
---------- Begin Simulation Statistics ----------
simSeconds                                   0.412688                       # Number of seconds simulated (Second)
simTicks                                 412687963125                       # Number of ticks simulated (Tick)
finalTick                                412687963125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    239.98                       # Real time elapsed on the host (Second)
hostTickRate                               1719663122                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8620992                       # Number of bytes of host memory used (Byte)
simInsts                                     53334168                       # Number of instructions simulated (Count)
simOps                                       80988098                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222242                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     337476                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        660300742                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              12.380445                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.080773                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        81707482                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    50313                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       89815648                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1414                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               769691                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2449408                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 195                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           468183166                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.191839                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.651759                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 417828725     89.24%     89.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  28470008      6.08%     95.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9613445      2.05%     97.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7635618      1.63%     99.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4063197      0.87%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    505757      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     37365      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     26275      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2776      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             468183166                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4816      8.05%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      8.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.16%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      8.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  43901     73.38%     81.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6514     10.89%     92.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              4418      7.38%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               87      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2499855      2.78%      2.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      49107820     54.68%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       278969      0.31%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         44746      0.05%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        24915      0.03%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     57.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.01%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12377      0.01%     57.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     57.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11788      0.01%     57.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        30093      0.03%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1199      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     26821878     29.86%     87.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     10893709     12.13%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        47545      0.05%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        33862      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       89815648                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.136022                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               59831                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000666                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                647508059                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                82365448                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        81157109                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    367648                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   162773                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           150669                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    87189593                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       186031                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5663                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         8209900                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       192117576                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       18423483                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10931546                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2871322                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       328902                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1109      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2480547     40.51%     40.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2479655     40.50%     81.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          953      0.02%     81.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1109569     18.12%     99.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        33832      0.55%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        17100      0.28%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6122765                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1034      0.66%      0.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1378      0.88%      1.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1054      0.68%      2.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          380      0.24%      2.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       146831     94.30%     96.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1957      1.26%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3080      1.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        155714                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          149      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       545205     96.65%     96.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          265      0.05%     96.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        16814      2.98%     99.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          857      0.15%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          790      0.14%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       564090                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2479169     41.55%     41.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2478601     41.54%     83.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.01%     83.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       962737     16.13%     99.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        31875      0.53%     99.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        14020      0.23%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5967050                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       544918     96.91%     96.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          224      0.04%     96.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        15688      2.79%     99.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          610      0.11%     99.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          775      0.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       562292                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       245469      4.01%      4.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3382834     55.25%     59.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2480547     40.51%     99.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        13915      0.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6122765                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         6495      1.16%      1.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       554489     98.83%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           10      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           67      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       561061                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1110678                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       872094                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            564090                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2052                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       555620                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          8470                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6122765                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               554406                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3775632                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.616655                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2969                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           18053                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              13915                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4138                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1109      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2480547     40.51%     40.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2479655     40.50%     81.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          953      0.02%     81.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1109569     18.12%     99.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        33832      0.55%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        17100      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6122765                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          154      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2195953     93.56%     93.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1353      0.06%     93.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          769      0.03%     93.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       131097      5.59%     99.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          708      0.03%     99.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        17099      0.73%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2347133                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       545205     98.34%     98.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     98.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         8344      1.51%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          857      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       554406                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       545205     98.34%     98.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     98.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         8344      1.51%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          857      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       554406                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        18053                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        13915                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4138                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1055                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        19108                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.loop_predictor.used       289237                       # Number of times the loop predictor is the provider. (Count)
system.cpu.branchPred.loop_predictor.correct       289181                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong           56                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.ras.pushes              2481986                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2481981                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               2812                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2479169                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2479167                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.statistical_corrector.correct       951122                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.statistical_corrector.wrong        11690                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       463245                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         6809                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          646                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       470940                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        15681                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         3447                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          186                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         1858                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1470                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         2011                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1         9711                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        14919                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        28364                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        22587                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5         8981                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        22209                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        24091                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        57049                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        29009                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        13048                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        35433                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12          844                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::13        35300                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::14        44342                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::15       143295                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        27911                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        26457                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        10580                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        13982                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        16381                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        19671                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        27839                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7        48532                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8        36660                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         2309                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        35432                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        35138                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12         1244                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::13        44499                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::14       142547                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          769637                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           50118                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15895                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    468073679                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.173024                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.922143                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       441546078     94.33%     94.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11052523      2.36%     96.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4685759      1.00%     97.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3129304      0.67%     98.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          763361      0.16%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          473657      0.10%     98.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1697880      0.36%     98.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2233800      0.48%     99.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2491317      0.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    468073679                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       32950                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2479174                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2490807      3.08%      3.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48811360     60.27%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       278964      0.34%     63.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.04%     63.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        24196      0.03%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.01%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11646      0.01%     63.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.01%     63.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        29936      0.04%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     18346426     22.65%     86.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     10888866     13.45%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        17074      0.02%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        33321      0.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     80988098                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2491317                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             53334168                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               80988098                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       53334168                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         80988098                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 12.380445                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.080773                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           29285687                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             148227                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          78382186                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         18363500                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        10922187                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2490807      3.08%      3.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     48811360     60.27%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       278964      0.34%     63.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.04%     63.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        24196      0.03%     63.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     63.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.01%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11646      0.01%     63.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     63.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.01%     63.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        29936      0.04%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     18346426     22.65%     86.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     10888866     13.45%     99.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        17074      0.02%     99.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        33321      0.04%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     80988098                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5967050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      3473213                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2493762                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       962737                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      5004238                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2479174                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2479169                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                452223393                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2530784                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13227322                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                184590                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17077                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3346249                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                550358                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               81832760                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 14153                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            89809985                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          5978778                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        26868169                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       10927462                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.136014                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       10339531                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      18940976                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         170250                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        109434                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     107351567                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     60629372                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          37795631                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     47355385                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5877296                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16065290                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1134730                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                10781                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14449                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       429660                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8201979                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                555485                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          468183166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.175439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.101863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                454672197     97.11%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   840696      0.18%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1394342      0.30%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   592310      0.13%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1253102      0.27%     97.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    77694      0.02%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1447677      0.31%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   596935      0.13%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7308213      1.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            468183166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              53837240                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.081534                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6122765                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009273                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    451095621                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17077                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     974222                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   469808                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               81757795                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  273                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18423483                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10931546                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 17235                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     34129                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   415404                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            736                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8663                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7559                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                16222                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 81311267                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                81307778                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  48466261                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  73981158                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.123137                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.655116                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          10000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     7014099                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   59983                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 736                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9359                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   22                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                6467571                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18363500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             53.125029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            52.535970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7012350     38.19%     38.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1394012      7.59%     45.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               945678      5.15%     50.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  893      0.00%     50.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   28      0.00%     50.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   39      0.00%     50.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              4816099     26.23%     77.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              1776199      9.67%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1197054      6.52%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             332840      1.81%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             563414      3.07%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             106530      0.58%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              96751      0.53%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              17428      0.09%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              17149      0.09%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5321      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1841      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1972      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3506      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                883      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                618      0.00%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                709      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                365      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                241      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                225      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                292      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                376      0.00%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                124      0.00%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            70563      0.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18363500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                18418437                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10927482                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2295                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       217                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8204200                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2556                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17077                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                452291691                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1617561                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          75479                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13330181                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                851177                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               81786889                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   520                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 538166                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  53855                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 240764                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             680                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           110794493                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   249451687                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                100033115                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    179480                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             108864916                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1929568                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     751                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 740                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1154395                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        547334195                       # The number of ROB reads (Count)
system.cpu.rob.writes                       163625241                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 53334168                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   80988098                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples   8200442.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9069210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.059122281250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           626                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           626                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             45300150                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9440                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     19601830                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    10922197                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   19601830                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  10922197                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2342248                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               10912127                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 159329                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13833                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                4223359                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                7004867                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                8200442                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   887                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1091                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               1183252                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               9736967                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  7089447                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  6289681                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2889685                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   712803                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   186249                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    38390                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    22681                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    19368                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     4718                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2806                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     445                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     429                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     360                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     330                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     312                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     429                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     337                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     267                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     119                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     615                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     635                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     630                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     627                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     626                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     627                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     627                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          626                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    27571.057508                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   86672.190254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-16383          574     91.69%     91.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-32767            1      0.16%     91.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::180224-196607            1      0.16%     92.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::245760-262143            2      0.32%     92.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::262144-278527            3      0.48%     92.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::278528-294911            9      1.44%     94.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::294912-311295           12      1.92%     96.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::311296-327679            7      1.12%     97.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::327680-344063            3      0.48%     97.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::344064-360447            5      0.80%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::360448-376831            5      0.80%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::376832-393215            3      0.48%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::393216-409599            1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            626                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          626                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.051118                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.047992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.330731                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               611     97.60%     97.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                13      2.08%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.32%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            626                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                149903872                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                597947580                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              82631801                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1448909668.87465596                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               200228279.91949809                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   412687883750                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       13520.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    524828288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     56945137                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        69344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1271731513.625546455383                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 137985941.166769027710                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 168030.100696191716                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      8200442                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     11401388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     10922197                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 182802512625                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 250135895250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 10518548994500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     22291.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     21939.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data    963043.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    524828288                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     73119292                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       597947580                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    524828288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    524828288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     82631801                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     82631801                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       8200442                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      11401388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         19601830                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     10922197                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        10922197                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1271731514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       177178155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1448909669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1271731514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1271731514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      200228280                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         200228280                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1271731514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      377406435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1649137949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              17259582                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                10048                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       7912268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         99698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       6491130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        340679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        142935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        475330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        140555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        141056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        935165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         46520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       303340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       123280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        19674                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        60048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        12571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        15333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           508                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             109321245375                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            86297910000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        432938407875                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6333.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25083.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             15433437                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9056                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1827131                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   604.913176                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   385.136994                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   426.223040                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       305693     16.73%     16.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       328366     17.97%     34.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       145744      7.98%     42.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        76178      4.17%     46.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        12935      0.71%     47.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        36975      2.02%     49.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        42719      2.34%     51.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        12562      0.69%     52.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       865959     47.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1827131                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1104613248                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          643072                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2676.630643                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 1.558252                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    20.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.91                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       8515442460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4526057415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    112409668140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       39823380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 32577149280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 187394175270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    666556800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   346128872745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    838.718120                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    264114125                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13780520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 398643329000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4530315720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2407904730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     10823747340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       12627180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 32577149280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 177612745560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8903550240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   236868040050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    573.964014                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  20472190375                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13780520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 378435252750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             19585351                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            19585350                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            10905722                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           10905722                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  4                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 4                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq        16475                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp        16475                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq        16475                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp        16475                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     16400883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     16400883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     44647170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     44647170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                61048053                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    524828224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    524828224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    155751093                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    155751093                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                680579317                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           30524027                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 30524027    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             30524027                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 412687963125                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         54792119250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        43086252125                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        37263846261                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
