
Motor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000808c  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008808c  0008808c  0001808c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b50  20070000  00088094  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000100  20070b50  00088be4  00020b50  2**2
                  ALLOC
  4 .stack        00002000  20070c50  00088ce4  00020b50  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b79  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001447c  00000000  00000000  00020bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002b5a  00000000  00000000  0003504e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000061dc  00000000  00000000  00037ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ae8  00000000  00000000  0003dd84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a60  00000000  00000000  0003e86c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000662c  00000000  00000000  0003f2cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000eebc  00000000  00000000  000458f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00067ae2  00000000  00000000  000547b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003ab0  00000000  00000000  000bc298  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	50 2c 07 20 15 27 08 00 0d 27 08 00 0d 27 08 00     P,. .'...'...'..
   80010:	0d 27 08 00 0d 27 08 00 0d 27 08 00 00 00 00 00     .'...'...'......
	...
   8002c:	0d 27 08 00 0d 27 08 00 00 00 00 00 0d 27 08 00     .'...'.......'..
   8003c:	e5 17 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .....'...'...'..
   8004c:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
   8005c:	0d 27 08 00 0d 27 08 00 0d 27 08 00 00 00 00 00     .'...'...'......
   8006c:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
	...
   80084:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
   80094:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
   800a4:	00 00 00 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .....'...'...'..
   800b4:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
   800c4:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..
   800d4:	0d 27 08 00 0d 27 08 00 f1 06 08 00 0d 27 08 00     .'...'.......'..
   800e4:	0d 27 08 00 0d 27 08 00 0d 27 08 00 0d 27 08 00     .'...'...'...'..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b50 	.word	0x20070b50
   80110:	00000000 	.word	0x00000000
   80114:	00088094 	.word	0x00088094

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00088094 	.word	0x00088094
   80154:	20070b54 	.word	0x20070b54
   80158:	00088094 	.word	0x00088094
   8015c:	00000000 	.word	0x00000000

00080160 <usart_spi_enable>:
/*! \brief Enable the USART for the specified USART in SPI mode.
 *
 * \param p_usart Base address of the USART instance.
 */
void usart_spi_enable(Usart *p_usart)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	usart_enable_tx(p_usart);
   80168:	6878      	ldr	r0, [r7, #4]
   8016a:	4b04      	ldr	r3, [pc, #16]	; (8017c <usart_spi_enable+0x1c>)
   8016c:	4798      	blx	r3
	usart_enable_rx(p_usart);
   8016e:	6878      	ldr	r0, [r7, #4]
   80170:	4b03      	ldr	r3, [pc, #12]	; (80180 <usart_spi_enable+0x20>)
   80172:	4798      	blx	r3
}
   80174:	bf00      	nop
   80176:	3708      	adds	r7, #8
   80178:	46bd      	mov	sp, r7
   8017a:	bd80      	pop	{r7, pc}
   8017c:	0008034d 	.word	0x0008034d
   80180:	00080395 	.word	0x00080395

00080184 <usart_spi_disable>:
 *
 * \param p_usart Base address of the USART instance.
 *
 */
void usart_spi_disable(Usart *p_usart)
{
   80184:	b580      	push	{r7, lr}
   80186:	b082      	sub	sp, #8
   80188:	af00      	add	r7, sp, #0
   8018a:	6078      	str	r0, [r7, #4]
	usart_disable_tx(p_usart);
   8018c:	6878      	ldr	r0, [r7, #4]
   8018e:	4b04      	ldr	r3, [pc, #16]	; (801a0 <usart_spi_disable+0x1c>)
   80190:	4798      	blx	r3
	usart_disable_rx(p_usart);
   80192:	6878      	ldr	r0, [r7, #4]
   80194:	4b03      	ldr	r3, [pc, #12]	; (801a4 <usart_spi_disable+0x20>)
   80196:	4798      	blx	r3
}
   80198:	bf00      	nop
   8019a:	3708      	adds	r7, #8
   8019c:	46bd      	mov	sp, r7
   8019e:	bd80      	pop	{r7, pc}
   801a0:	00080365 	.word	0x00080365
   801a4:	000803ad 	.word	0x000803ad

000801a8 <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   801a8:	b480      	push	{r7}
   801aa:	b087      	sub	sp, #28
   801ac:	af00      	add	r7, sp, #0
   801ae:	60f8      	str	r0, [r7, #12]
   801b0:	60b9      	str	r1, [r7, #8]
   801b2:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   801b4:	68bb      	ldr	r3, [r7, #8]
   801b6:	085a      	lsrs	r2, r3, #1
   801b8:	687b      	ldr	r3, [r7, #4]
   801ba:	441a      	add	r2, r3
   801bc:	68bb      	ldr	r3, [r7, #8]
   801be:	fbb2 f3f3 	udiv	r3, r2, r3
   801c2:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   801c4:	697b      	ldr	r3, [r7, #20]
   801c6:	2b03      	cmp	r3, #3
   801c8:	d903      	bls.n	801d2 <usart_set_spi_master_baudrate+0x2a>
   801ca:	697b      	ldr	r3, [r7, #20]
   801cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   801d0:	d301      	bcc.n	801d6 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   801d2:	2301      	movs	r3, #1
   801d4:	e003      	b.n	801de <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   801d6:	68fb      	ldr	r3, [r7, #12]
   801d8:	697a      	ldr	r2, [r7, #20]
   801da:	621a      	str	r2, [r3, #32]

	return 0;
   801dc:	2300      	movs	r3, #0
}
   801de:	4618      	mov	r0, r3
   801e0:	371c      	adds	r7, #28
   801e2:	46bd      	mov	sp, r7
   801e4:	bc80      	pop	{r7}
   801e6:	4770      	bx	lr

000801e8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   801e8:	b580      	push	{r7, lr}
   801ea:	b082      	sub	sp, #8
   801ec:	af00      	add	r7, sp, #0
   801ee:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   801f0:	6878      	ldr	r0, [r7, #4]
   801f2:	4b0d      	ldr	r3, [pc, #52]	; (80228 <usart_reset+0x40>)
   801f4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801f6:	687b      	ldr	r3, [r7, #4]
   801f8:	2200      	movs	r2, #0
   801fa:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   801fc:	687b      	ldr	r3, [r7, #4]
   801fe:	2200      	movs	r2, #0
   80200:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80202:	687b      	ldr	r3, [r7, #4]
   80204:	2200      	movs	r2, #0
   80206:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   80208:	6878      	ldr	r0, [r7, #4]
   8020a:	4b08      	ldr	r3, [pc, #32]	; (8022c <usart_reset+0x44>)
   8020c:	4798      	blx	r3
	usart_reset_rx(p_usart);
   8020e:	6878      	ldr	r0, [r7, #4]
   80210:	4b07      	ldr	r3, [pc, #28]	; (80230 <usart_reset+0x48>)
   80212:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   80214:	6878      	ldr	r0, [r7, #4]
   80216:	4b07      	ldr	r3, [pc, #28]	; (80234 <usart_reset+0x4c>)
   80218:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   8021a:	6878      	ldr	r0, [r7, #4]
   8021c:	4b06      	ldr	r3, [pc, #24]	; (80238 <usart_reset+0x50>)
   8021e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   80220:	bf00      	nop
   80222:	3708      	adds	r7, #8
   80224:	46bd      	mov	sp, r7
   80226:	bd80      	pop	{r7, pc}
   80228:	00080445 	.word	0x00080445
   8022c:	0008037d 	.word	0x0008037d
   80230:	000803c5 	.word	0x000803c5
   80234:	000803dd 	.word	0x000803dd
   80238:	000803f7 	.word	0x000803f7

0008023c <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   8023c:	b580      	push	{r7, lr}
   8023e:	b084      	sub	sp, #16
   80240:	af00      	add	r7, sp, #0
   80242:	60f8      	str	r0, [r7, #12]
   80244:	60b9      	str	r1, [r7, #8]
   80246:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   80248:	68f8      	ldr	r0, [r7, #12]
   8024a:	4b3d      	ldr	r3, [pc, #244]	; (80340 <usart_init_spi_master+0x104>)
   8024c:	4798      	blx	r3

	ul_reg_val = 0;
   8024e:	4b3d      	ldr	r3, [pc, #244]	; (80344 <usart_init_spi_master+0x108>)
   80250:	2200      	movs	r2, #0
   80252:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80254:	68bb      	ldr	r3, [r7, #8]
   80256:	2b00      	cmp	r3, #0
   80258:	d00d      	beq.n	80276 <usart_init_spi_master+0x3a>
   8025a:	68bb      	ldr	r3, [r7, #8]
   8025c:	689b      	ldr	r3, [r3, #8]
   8025e:	2b03      	cmp	r3, #3
   80260:	d809      	bhi.n	80276 <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   80262:	68bb      	ldr	r3, [r7, #8]
   80264:	681b      	ldr	r3, [r3, #0]
   80266:	687a      	ldr	r2, [r7, #4]
   80268:	4619      	mov	r1, r3
   8026a:	68f8      	ldr	r0, [r7, #12]
   8026c:	4b36      	ldr	r3, [pc, #216]	; (80348 <usart_init_spi_master+0x10c>)
   8026e:	4798      	blx	r3
   80270:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80272:	2b00      	cmp	r3, #0
   80274:	d001      	beq.n	8027a <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   80276:	2301      	movs	r3, #1
   80278:	e05d      	b.n	80336 <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   8027a:	68bb      	ldr	r3, [r7, #8]
   8027c:	685a      	ldr	r2, [r3, #4]
   8027e:	4b31      	ldr	r3, [pc, #196]	; (80344 <usart_init_spi_master+0x108>)
   80280:	681b      	ldr	r3, [r3, #0]
   80282:	4313      	orrs	r3, r2
   80284:	4a2f      	ldr	r2, [pc, #188]	; (80344 <usart_init_spi_master+0x108>)
   80286:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   80288:	68bb      	ldr	r3, [r7, #8]
   8028a:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   8028c:	4b2d      	ldr	r3, [pc, #180]	; (80344 <usart_init_spi_master+0x108>)
   8028e:	681b      	ldr	r3, [r3, #0]
   80290:	4313      	orrs	r3, r2
   80292:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   80296:	f043 030e 	orr.w	r3, r3, #14
   8029a:	4a2a      	ldr	r2, [pc, #168]	; (80344 <usart_init_spi_master+0x108>)
   8029c:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   8029e:	68bb      	ldr	r3, [r7, #8]
   802a0:	689b      	ldr	r3, [r3, #8]
   802a2:	2b03      	cmp	r3, #3
   802a4:	d83e      	bhi.n	80324 <usart_init_spi_master+0xe8>
   802a6:	a201      	add	r2, pc, #4	; (adr r2, 802ac <usart_init_spi_master+0x70>)
   802a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   802ac:	000802bd 	.word	0x000802bd
   802b0:	000802d7 	.word	0x000802d7
   802b4:	000802f1 	.word	0x000802f1
   802b8:	0008030b 	.word	0x0008030b
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   802bc:	4b21      	ldr	r3, [pc, #132]	; (80344 <usart_init_spi_master+0x108>)
   802be:	681b      	ldr	r3, [r3, #0]
   802c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802c4:	4a1f      	ldr	r2, [pc, #124]	; (80344 <usart_init_spi_master+0x108>)
   802c6:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802c8:	4b1e      	ldr	r3, [pc, #120]	; (80344 <usart_init_spi_master+0x108>)
   802ca:	681b      	ldr	r3, [r3, #0]
   802cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802d0:	4a1c      	ldr	r2, [pc, #112]	; (80344 <usart_init_spi_master+0x108>)
   802d2:	6013      	str	r3, [r2, #0]
		break;
   802d4:	e027      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   802d6:	4b1b      	ldr	r3, [pc, #108]	; (80344 <usart_init_spi_master+0x108>)
   802d8:	681b      	ldr	r3, [r3, #0]
   802da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   802de:	4a19      	ldr	r2, [pc, #100]	; (80344 <usart_init_spi_master+0x108>)
   802e0:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802e2:	4b18      	ldr	r3, [pc, #96]	; (80344 <usart_init_spi_master+0x108>)
   802e4:	681b      	ldr	r3, [r3, #0]
   802e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802ea:	4a16      	ldr	r2, [pc, #88]	; (80344 <usart_init_spi_master+0x108>)
   802ec:	6013      	str	r3, [r2, #0]
		break;
   802ee:	e01a      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   802f0:	4b14      	ldr	r3, [pc, #80]	; (80344 <usart_init_spi_master+0x108>)
   802f2:	681b      	ldr	r3, [r3, #0]
   802f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802f8:	4a12      	ldr	r2, [pc, #72]	; (80344 <usart_init_spi_master+0x108>)
   802fa:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   802fc:	4b11      	ldr	r3, [pc, #68]	; (80344 <usart_init_spi_master+0x108>)
   802fe:	681b      	ldr	r3, [r3, #0]
   80300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80304:	4a0f      	ldr	r2, [pc, #60]	; (80344 <usart_init_spi_master+0x108>)
   80306:	6013      	str	r3, [r2, #0]
		break;
   80308:	e00d      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   8030a:	4b0e      	ldr	r3, [pc, #56]	; (80344 <usart_init_spi_master+0x108>)
   8030c:	681b      	ldr	r3, [r3, #0]
   8030e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80312:	4a0c      	ldr	r2, [pc, #48]	; (80344 <usart_init_spi_master+0x108>)
   80314:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   80316:	4b0b      	ldr	r3, [pc, #44]	; (80344 <usart_init_spi_master+0x108>)
   80318:	681b      	ldr	r3, [r3, #0]
   8031a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8031e:	4a09      	ldr	r2, [pc, #36]	; (80344 <usart_init_spi_master+0x108>)
   80320:	6013      	str	r3, [r2, #0]
		break;
   80322:	e000      	b.n	80326 <usart_init_spi_master+0xea>

	default:
		break;
   80324:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   80326:	68fb      	ldr	r3, [r7, #12]
   80328:	685a      	ldr	r2, [r3, #4]
   8032a:	4b06      	ldr	r3, [pc, #24]	; (80344 <usart_init_spi_master+0x108>)
   8032c:	681b      	ldr	r3, [r3, #0]
   8032e:	431a      	orrs	r2, r3
   80330:	68fb      	ldr	r3, [r7, #12]
   80332:	605a      	str	r2, [r3, #4]

	return 0;
   80334:	2300      	movs	r3, #0
}
   80336:	4618      	mov	r0, r3
   80338:	3710      	adds	r7, #16
   8033a:	46bd      	mov	sp, r7
   8033c:	bd80      	pop	{r7, pc}
   8033e:	bf00      	nop
   80340:	000801e9 	.word	0x000801e9
   80344:	20070b6c 	.word	0x20070b6c
   80348:	000801a9 	.word	0x000801a9

0008034c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   8034c:	b480      	push	{r7}
   8034e:	b083      	sub	sp, #12
   80350:	af00      	add	r7, sp, #0
   80352:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   80354:	687b      	ldr	r3, [r7, #4]
   80356:	2240      	movs	r2, #64	; 0x40
   80358:	601a      	str	r2, [r3, #0]
}
   8035a:	bf00      	nop
   8035c:	370c      	adds	r7, #12
   8035e:	46bd      	mov	sp, r7
   80360:	bc80      	pop	{r7}
   80362:	4770      	bx	lr

00080364 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
   80364:	b480      	push	{r7}
   80366:	b083      	sub	sp, #12
   80368:	af00      	add	r7, sp, #0
   8036a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
   8036c:	687b      	ldr	r3, [r7, #4]
   8036e:	2280      	movs	r2, #128	; 0x80
   80370:	601a      	str	r2, [r3, #0]
}
   80372:	bf00      	nop
   80374:	370c      	adds	r7, #12
   80376:	46bd      	mov	sp, r7
   80378:	bc80      	pop	{r7}
   8037a:	4770      	bx	lr

0008037c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   8037c:	b480      	push	{r7}
   8037e:	b083      	sub	sp, #12
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2288      	movs	r2, #136	; 0x88
   80388:	601a      	str	r2, [r3, #0]
}
   8038a:	bf00      	nop
   8038c:	370c      	adds	r7, #12
   8038e:	46bd      	mov	sp, r7
   80390:	bc80      	pop	{r7}
   80392:	4770      	bx	lr

00080394 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   80394:	b480      	push	{r7}
   80396:	b083      	sub	sp, #12
   80398:	af00      	add	r7, sp, #0
   8039a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   8039c:	687b      	ldr	r3, [r7, #4]
   8039e:	2210      	movs	r2, #16
   803a0:	601a      	str	r2, [r3, #0]
}
   803a2:	bf00      	nop
   803a4:	370c      	adds	r7, #12
   803a6:	46bd      	mov	sp, r7
   803a8:	bc80      	pop	{r7}
   803aa:	4770      	bx	lr

000803ac <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
   803ac:	b480      	push	{r7}
   803ae:	b083      	sub	sp, #12
   803b0:	af00      	add	r7, sp, #0
   803b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
   803b4:	687b      	ldr	r3, [r7, #4]
   803b6:	2220      	movs	r2, #32
   803b8:	601a      	str	r2, [r3, #0]
}
   803ba:	bf00      	nop
   803bc:	370c      	adds	r7, #12
   803be:	46bd      	mov	sp, r7
   803c0:	bc80      	pop	{r7}
   803c2:	4770      	bx	lr

000803c4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   803c4:	b480      	push	{r7}
   803c6:	b083      	sub	sp, #12
   803c8:	af00      	add	r7, sp, #0
   803ca:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   803cc:	687b      	ldr	r3, [r7, #4]
   803ce:	2224      	movs	r2, #36	; 0x24
   803d0:	601a      	str	r2, [r3, #0]
}
   803d2:	bf00      	nop
   803d4:	370c      	adds	r7, #12
   803d6:	46bd      	mov	sp, r7
   803d8:	bc80      	pop	{r7}
   803da:	4770      	bx	lr

000803dc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   803dc:	b480      	push	{r7}
   803de:	b083      	sub	sp, #12
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   803e4:	687b      	ldr	r3, [r7, #4]
   803e6:	f44f 7280 	mov.w	r2, #256	; 0x100
   803ea:	601a      	str	r2, [r3, #0]
}
   803ec:	bf00      	nop
   803ee:	370c      	adds	r7, #12
   803f0:	46bd      	mov	sp, r7
   803f2:	bc80      	pop	{r7}
   803f4:	4770      	bx	lr

000803f6 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   803f6:	b480      	push	{r7}
   803f8:	b083      	sub	sp, #12
   803fa:	af00      	add	r7, sp, #0
   803fc:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   803fe:	687b      	ldr	r3, [r7, #4]
   80400:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80404:	601a      	str	r2, [r3, #0]
}
   80406:	bf00      	nop
   80408:	370c      	adds	r7, #12
   8040a:	46bd      	mov	sp, r7
   8040c:	bc80      	pop	{r7}
   8040e:	4770      	bx	lr

00080410 <usart_spi_force_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 0 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_force_chip_select(Usart *p_usart)
{
   80410:	b480      	push	{r7}
   80412:	b083      	sub	sp, #12
   80414:	af00      	add	r7, sp, #0
   80416:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_FCS;
   80418:	687b      	ldr	r3, [r7, #4]
   8041a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   8041e:	601a      	str	r2, [r3, #0]
}
   80420:	bf00      	nop
   80422:	370c      	adds	r7, #12
   80424:	46bd      	mov	sp, r7
   80426:	bc80      	pop	{r7}
   80428:	4770      	bx	lr

0008042a <usart_spi_release_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 1 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_release_chip_select(Usart *p_usart)
{
   8042a:	b480      	push	{r7}
   8042c:	b083      	sub	sp, #12
   8042e:	af00      	add	r7, sp, #0
   80430:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RCS;
   80432:	687b      	ldr	r3, [r7, #4]
   80434:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80438:	601a      	str	r2, [r3, #0]
}
   8043a:	bf00      	nop
   8043c:	370c      	adds	r7, #12
   8043e:	46bd      	mov	sp, r7
   80440:	bc80      	pop	{r7}
   80442:	4770      	bx	lr

00080444 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   80444:	b480      	push	{r7}
   80446:	b083      	sub	sp, #12
   80448:	af00      	add	r7, sp, #0
   8044a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   8044c:	687b      	ldr	r3, [r7, #4]
   8044e:	4a04      	ldr	r2, [pc, #16]	; (80460 <usart_disable_writeprotect+0x1c>)
   80450:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   80454:	bf00      	nop
   80456:	370c      	adds	r7, #12
   80458:	46bd      	mov	sp, r7
   8045a:	bc80      	pop	{r7}
   8045c:	4770      	bx	lr
   8045e:	bf00      	nop
   80460:	55534100 	.word	0x55534100

00080464 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80464:	b480      	push	{r7}
   80466:	b083      	sub	sp, #12
   80468:	af00      	add	r7, sp, #0
   8046a:	4603      	mov	r3, r0
   8046c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8046e:	4908      	ldr	r1, [pc, #32]	; (80490 <NVIC_EnableIRQ+0x2c>)
   80470:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80474:	095b      	lsrs	r3, r3, #5
   80476:	79fa      	ldrb	r2, [r7, #7]
   80478:	f002 021f 	and.w	r2, r2, #31
   8047c:	2001      	movs	r0, #1
   8047e:	fa00 f202 	lsl.w	r2, r0, r2
   80482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80486:	bf00      	nop
   80488:	370c      	adds	r7, #12
   8048a:	46bd      	mov	sp, r7
   8048c:	bc80      	pop	{r7}
   8048e:	4770      	bx	lr
   80490:	e000e100 	.word	0xe000e100

00080494 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80494:	b480      	push	{r7}
   80496:	b083      	sub	sp, #12
   80498:	af00      	add	r7, sp, #0
   8049a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8049c:	687b      	ldr	r3, [r7, #4]
   8049e:	2b07      	cmp	r3, #7
   804a0:	d825      	bhi.n	804ee <osc_get_rate+0x5a>
   804a2:	a201      	add	r2, pc, #4	; (adr r2, 804a8 <osc_get_rate+0x14>)
   804a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   804a8:	000804c9 	.word	0x000804c9
   804ac:	000804cf 	.word	0x000804cf
   804b0:	000804d5 	.word	0x000804d5
   804b4:	000804db 	.word	0x000804db
   804b8:	000804df 	.word	0x000804df
   804bc:	000804e3 	.word	0x000804e3
   804c0:	000804e7 	.word	0x000804e7
   804c4:	000804eb 	.word	0x000804eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   804c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   804cc:	e010      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   804ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d2:	e00d      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   804d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d8:	e00a      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   804da:	4b08      	ldr	r3, [pc, #32]	; (804fc <osc_get_rate+0x68>)
   804dc:	e008      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   804de:	4b08      	ldr	r3, [pc, #32]	; (80500 <osc_get_rate+0x6c>)
   804e0:	e006      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   804e2:	4b08      	ldr	r3, [pc, #32]	; (80504 <osc_get_rate+0x70>)
   804e4:	e004      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   804e6:	4b07      	ldr	r3, [pc, #28]	; (80504 <osc_get_rate+0x70>)
   804e8:	e002      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   804ea:	4b06      	ldr	r3, [pc, #24]	; (80504 <osc_get_rate+0x70>)
   804ec:	e000      	b.n	804f0 <osc_get_rate+0x5c>
	}

	return 0;
   804ee:	2300      	movs	r3, #0
}
   804f0:	4618      	mov	r0, r3
   804f2:	370c      	adds	r7, #12
   804f4:	46bd      	mov	sp, r7
   804f6:	bc80      	pop	{r7}
   804f8:	4770      	bx	lr
   804fa:	bf00      	nop
   804fc:	003d0900 	.word	0x003d0900
   80500:	007a1200 	.word	0x007a1200
   80504:	00b71b00 	.word	0x00b71b00

00080508 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80508:	b580      	push	{r7, lr}
   8050a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   8050c:	2006      	movs	r0, #6
   8050e:	4b04      	ldr	r3, [pc, #16]	; (80520 <sysclk_get_main_hz+0x18>)
   80510:	4798      	blx	r3
   80512:	4602      	mov	r2, r0
   80514:	4613      	mov	r3, r2
   80516:	00db      	lsls	r3, r3, #3
   80518:	1a9b      	subs	r3, r3, r2
   8051a:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8051c:	4618      	mov	r0, r3
   8051e:	bd80      	pop	{r7, pc}
   80520:	00080495 	.word	0x00080495

00080524 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   80524:	b580      	push	{r7, lr}
   80526:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   80528:	4b02      	ldr	r3, [pc, #8]	; (80534 <sysclk_get_peripheral_hz+0x10>)
   8052a:	4798      	blx	r3
   8052c:	4603      	mov	r3, r0
   8052e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80530:	4618      	mov	r0, r3
   80532:	bd80      	pop	{r7, pc}
   80534:	00080509 	.word	0x00080509

00080538 <spi_init>:
sensor_to_motor_t stm;

uint8_t sens_buf[sizeof(mts)];

void spi_init(void)
{
   80538:	b580      	push	{r7, lr}
   8053a:	af00      	add	r7, sp, #0
    configure_dmac();
   8053c:	4b02      	ldr	r3, [pc, #8]	; (80548 <spi_init+0x10>)
   8053e:	4798      	blx	r3
    spi_master_initialize();
   80540:	4b02      	ldr	r3, [pc, #8]	; (8054c <spi_init+0x14>)
   80542:	4798      	blx	r3
}
   80544:	bf00      	nop
   80546:	bd80      	pop	{r7, pc}
   80548:	00080665 	.word	0x00080665
   8054c:	00080551 	.word	0x00080551

00080550 <spi_master_initialize>:

void spi_master_initialize(void)
{
   80550:	b590      	push	{r4, r7, lr}
   80552:	b085      	sub	sp, #20
   80554:	af00      	add	r7, sp, #0
    dmac_channel_disable(DMAC, 1);
   80556:	2101      	movs	r1, #1
   80558:	4810      	ldr	r0, [pc, #64]	; (8059c <spi_master_initialize+0x4c>)
   8055a:	4b11      	ldr	r3, [pc, #68]	; (805a0 <spi_master_initialize+0x50>)
   8055c:	4798      	blx	r3
    dmac_channel_disable(DMAC, 0);
   8055e:	2100      	movs	r1, #0
   80560:	480e      	ldr	r0, [pc, #56]	; (8059c <spi_master_initialize+0x4c>)
   80562:	4b0f      	ldr	r3, [pc, #60]	; (805a0 <spi_master_initialize+0x50>)
   80564:	4798      	blx	r3
    pmc_enable_periph_clk(ID_USART1);
   80566:	2012      	movs	r0, #18
   80568:	4b0e      	ldr	r3, [pc, #56]	; (805a4 <spi_master_initialize+0x54>)
   8056a:	4798      	blx	r3
    usart_spi_disable(USART1);
   8056c:	480e      	ldr	r0, [pc, #56]	; (805a8 <spi_master_initialize+0x58>)
   8056e:	4b0f      	ldr	r3, [pc, #60]	; (805ac <spi_master_initialize+0x5c>)
   80570:	4798      	blx	r3

    usart_spi_opt_t spi_settings =
   80572:	4b0f      	ldr	r3, [pc, #60]	; (805b0 <spi_master_initialize+0x60>)
   80574:	463c      	mov	r4, r7
   80576:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   80578:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .baudrate = 1000000,
        .char_length = US_MR_CHRL_8_BIT,
        .spi_mode = SPI_MODE_0,
        .channel_mode = US_MR_CHMODE_NORMAL
    };
    usart_init_spi_master(USART1, &spi_settings, sysclk_get_peripheral_hz());
   8057c:	4b0d      	ldr	r3, [pc, #52]	; (805b4 <spi_master_initialize+0x64>)
   8057e:	4798      	blx	r3
   80580:	4602      	mov	r2, r0
   80582:	463b      	mov	r3, r7
   80584:	4619      	mov	r1, r3
   80586:	4808      	ldr	r0, [pc, #32]	; (805a8 <spi_master_initialize+0x58>)
   80588:	4b0b      	ldr	r3, [pc, #44]	; (805b8 <spi_master_initialize+0x68>)
   8058a:	4798      	blx	r3
    usart_spi_enable(USART1);
   8058c:	4806      	ldr	r0, [pc, #24]	; (805a8 <spi_master_initialize+0x58>)
   8058e:	4b0b      	ldr	r3, [pc, #44]	; (805bc <spi_master_initialize+0x6c>)
   80590:	4798      	blx	r3
}
   80592:	bf00      	nop
   80594:	3714      	adds	r7, #20
   80596:	46bd      	mov	sp, r7
   80598:	bd90      	pop	{r4, r7, pc}
   8059a:	bf00      	nop
   8059c:	400c4000 	.word	0x400c4000
   805a0:	00081efb 	.word	0x00081efb
   805a4:	000822b9 	.word	0x000822b9
   805a8:	4009c000 	.word	0x4009c000
   805ac:	00080185 	.word	0x00080185
   805b0:	00087cb0 	.word	0x00087cb0
   805b4:	00080525 	.word	0x00080525
   805b8:	0008023d 	.word	0x0008023d
   805bc:	00080161 	.word	0x00080161

000805c0 <spi_master_transfer>:

void spi_master_transfer(void *p_buf, uint32_t ul_size)
{
   805c0:	b580      	push	{r7, lr}
   805c2:	b088      	sub	sp, #32
   805c4:	af00      	add	r7, sp, #0
   805c6:	6078      	str	r0, [r7, #4]
   805c8:	6039      	str	r1, [r7, #0]
    dma_transfer_descriptor_t dmac_trans;

    usart_spi_force_chip_select(USART1);
   805ca:	481c      	ldr	r0, [pc, #112]	; (8063c <spi_master_transfer+0x7c>)
   805cc:	4b1c      	ldr	r3, [pc, #112]	; (80640 <spi_master_transfer+0x80>)
   805ce:	4798      	blx	r3

    dmac_channel_disable(DMAC, 1);
   805d0:	2101      	movs	r1, #1
   805d2:	481c      	ldr	r0, [pc, #112]	; (80644 <spi_master_transfer+0x84>)
   805d4:	4b1c      	ldr	r3, [pc, #112]	; (80648 <spi_master_transfer+0x88>)
   805d6:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) p_buf;
   805d8:	687b      	ldr	r3, [r7, #4]
   805da:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) & USART1->US_THR;
   805dc:	4b1b      	ldr	r3, [pc, #108]	; (8064c <spi_master_transfer+0x8c>)
   805de:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   805e0:	683b      	ldr	r3, [r7, #0]
   805e2:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   805e4:	4b1a      	ldr	r3, [pc, #104]	; (80650 <spi_master_transfer+0x90>)
   805e6:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   805e8:	2300      	movs	r3, #0
   805ea:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   805ec:	f107 030c 	add.w	r3, r7, #12
   805f0:	461a      	mov	r2, r3
   805f2:	2101      	movs	r1, #1
   805f4:	4813      	ldr	r0, [pc, #76]	; (80644 <spi_master_transfer+0x84>)
   805f6:	4b17      	ldr	r3, [pc, #92]	; (80654 <spi_master_transfer+0x94>)
   805f8:	4798      	blx	r3
    dmac_channel_enable(DMAC, 1);
   805fa:	2101      	movs	r1, #1
   805fc:	4811      	ldr	r0, [pc, #68]	; (80644 <spi_master_transfer+0x84>)
   805fe:	4b16      	ldr	r3, [pc, #88]	; (80658 <spi_master_transfer+0x98>)
   80600:	4798      	blx	r3

    dmac_channel_disable(DMAC, 0);
   80602:	2100      	movs	r1, #0
   80604:	480f      	ldr	r0, [pc, #60]	; (80644 <spi_master_transfer+0x84>)
   80606:	4b10      	ldr	r3, [pc, #64]	; (80648 <spi_master_transfer+0x88>)
   80608:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) & USART1->US_RHR;
   8060a:	4b14      	ldr	r3, [pc, #80]	; (8065c <spi_master_transfer+0x9c>)
   8060c:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   8060e:	687b      	ldr	r3, [r7, #4]
   80610:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80612:	683b      	ldr	r3, [r7, #0]
   80614:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   80616:	4b12      	ldr	r3, [pc, #72]	; (80660 <spi_master_transfer+0xa0>)
   80618:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   8061a:	2300      	movs	r3, #0
   8061c:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   8061e:	f107 030c 	add.w	r3, r7, #12
   80622:	461a      	mov	r2, r3
   80624:	2100      	movs	r1, #0
   80626:	4807      	ldr	r0, [pc, #28]	; (80644 <spi_master_transfer+0x84>)
   80628:	4b0a      	ldr	r3, [pc, #40]	; (80654 <spi_master_transfer+0x94>)
   8062a:	4798      	blx	r3
    dmac_channel_enable(DMAC, 0);
   8062c:	2100      	movs	r1, #0
   8062e:	4805      	ldr	r0, [pc, #20]	; (80644 <spi_master_transfer+0x84>)
   80630:	4b09      	ldr	r3, [pc, #36]	; (80658 <spi_master_transfer+0x98>)
   80632:	4798      	blx	r3
}
   80634:	bf00      	nop
   80636:	3720      	adds	r7, #32
   80638:	46bd      	mov	sp, r7
   8063a:	bd80      	pop	{r7, pc}
   8063c:	4009c000 	.word	0x4009c000
   80640:	00080411 	.word	0x00080411
   80644:	400c4000 	.word	0x400c4000
   80648:	00081efb 	.word	0x00081efb
   8064c:	4009c01c 	.word	0x4009c01c
   80650:	20310000 	.word	0x20310000
   80654:	00082015 	.word	0x00082015
   80658:	00081edd 	.word	0x00081edd
   8065c:	4009c018 	.word	0x4009c018
   80660:	02510000 	.word	0x02510000

00080664 <configure_dmac>:

void configure_dmac(void)
{
   80664:	b580      	push	{r7, lr}
   80666:	b082      	sub	sp, #8
   80668:	af00      	add	r7, sp, #0
    uint32_t ul_cfg;

    /* Initialize and enable DMA controller. */
    pmc_enable_periph_clk(ID_DMAC);
   8066a:	2027      	movs	r0, #39	; 0x27
   8066c:	4b18      	ldr	r3, [pc, #96]	; (806d0 <configure_dmac+0x6c>)
   8066e:	4798      	blx	r3
    dmac_init(DMAC);
   80670:	4818      	ldr	r0, [pc, #96]	; (806d4 <configure_dmac+0x70>)
   80672:	4b19      	ldr	r3, [pc, #100]	; (806d8 <configure_dmac+0x74>)
   80674:	4798      	blx	r3
    dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   80676:	2110      	movs	r1, #16
   80678:	4816      	ldr	r0, [pc, #88]	; (806d4 <configure_dmac+0x70>)
   8067a:	4b18      	ldr	r3, [pc, #96]	; (806dc <configure_dmac+0x78>)
   8067c:	4798      	blx	r3
    dmac_enable(DMAC);
   8067e:	4815      	ldr	r0, [pc, #84]	; (806d4 <configure_dmac+0x70>)
   80680:	4b17      	ldr	r3, [pc, #92]	; (806e0 <configure_dmac+0x7c>)
   80682:	4798      	blx	r3

    /* Configure DMA RX channel. */
    ul_cfg = 0;
   80684:	2300      	movs	r3, #0
   80686:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_SRC_PER(14) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80688:	687b      	ldr	r3, [r7, #4]
   8068a:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   8068e:	f043 030e 	orr.w	r3, r3, #14
   80692:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   80694:	687a      	ldr	r2, [r7, #4]
   80696:	2100      	movs	r1, #0
   80698:	480e      	ldr	r0, [pc, #56]	; (806d4 <configure_dmac+0x70>)
   8069a:	4b12      	ldr	r3, [pc, #72]	; (806e4 <configure_dmac+0x80>)
   8069c:	4798      	blx	r3

    /* Configure DMA TX channel. */
    ul_cfg = 0;
   8069e:	2300      	movs	r3, #0
   806a0:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_DST_PER(13) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   806a2:	687b      	ldr	r3, [r7, #4]
   806a4:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   806a8:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
   806ac:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   806ae:	687a      	ldr	r2, [r7, #4]
   806b0:	2101      	movs	r1, #1
   806b2:	4808      	ldr	r0, [pc, #32]	; (806d4 <configure_dmac+0x70>)
   806b4:	4b0b      	ldr	r3, [pc, #44]	; (806e4 <configure_dmac+0x80>)
   806b6:	4798      	blx	r3
    ul_cfg = 0;
    ul_cfg |= DMAC_CFG_DST_PER(1) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
    dmac_channel_set_configuration(DMAC, 4, ul_cfg);
    #endif
    /* Enable receive channel interrupt for DMAC. */
    NVIC_EnableIRQ(DMAC_IRQn);
   806b8:	2027      	movs	r0, #39	; 0x27
   806ba:	4b0b      	ldr	r3, [pc, #44]	; (806e8 <configure_dmac+0x84>)
   806bc:	4798      	blx	r3
    dmac_enable_interrupt(DMAC, (1 << 0));
   806be:	2101      	movs	r1, #1
   806c0:	4804      	ldr	r0, [pc, #16]	; (806d4 <configure_dmac+0x70>)
   806c2:	4b0a      	ldr	r3, [pc, #40]	; (806ec <configure_dmac+0x88>)
   806c4:	4798      	blx	r3
}
   806c6:	bf00      	nop
   806c8:	3708      	adds	r7, #8
   806ca:	46bd      	mov	sp, r7
   806cc:	bd80      	pop	{r7, pc}
   806ce:	bf00      	nop
   806d0:	000822b9 	.word	0x000822b9
   806d4:	400c4000 	.word	0x400c4000
   806d8:	00081e35 	.word	0x00081e35
   806dc:	00081e51 	.word	0x00081e51
   806e0:	00081e77 	.word	0x00081e77
   806e4:	00081feb 	.word	0x00081feb
   806e8:	00080465 	.word	0x00080465
   806ec:	00081ead 	.word	0x00081ead

000806f0 <DMAC_Handler>:

void DMAC_Handler(void)
{
   806f0:	b580      	push	{r7, lr}
   806f2:	af00      	add	r7, sp, #0
    static uint32_t ul_status;

    ul_status = dmac_get_status(DMAC);
   806f4:	480a      	ldr	r0, [pc, #40]	; (80720 <DMAC_Handler+0x30>)
   806f6:	4b0b      	ldr	r3, [pc, #44]	; (80724 <DMAC_Handler+0x34>)
   806f8:	4798      	blx	r3
   806fa:	4602      	mov	r2, r0
   806fc:	4b0a      	ldr	r3, [pc, #40]	; (80728 <DMAC_Handler+0x38>)
   806fe:	601a      	str	r2, [r3, #0]
    
    if (ul_status & (1 << 0))
   80700:	4b09      	ldr	r3, [pc, #36]	; (80728 <DMAC_Handler+0x38>)
   80702:	681b      	ldr	r3, [r3, #0]
   80704:	f003 0301 	and.w	r3, r3, #1
   80708:	2b00      	cmp	r3, #0
   8070a:	d007      	beq.n	8071c <DMAC_Handler+0x2c>
    {
        usart_spi_release_chip_select(USART1);
   8070c:	4807      	ldr	r0, [pc, #28]	; (8072c <DMAC_Handler+0x3c>)
   8070e:	4b08      	ldr	r3, [pc, #32]	; (80730 <DMAC_Handler+0x40>)
   80710:	4798      	blx	r3
        memcpy(&stm, &sens_buf, sizeof(stm));
   80712:	4b08      	ldr	r3, [pc, #32]	; (80734 <DMAC_Handler+0x44>)
   80714:	881b      	ldrh	r3, [r3, #0]
   80716:	b29b      	uxth	r3, r3
   80718:	4a07      	ldr	r2, [pc, #28]	; (80738 <DMAC_Handler+0x48>)
   8071a:	8013      	strh	r3, [r2, #0]
    }
}
   8071c:	bf00      	nop
   8071e:	bd80      	pop	{r7, pc}
   80720:	400c4000 	.word	0x400c4000
   80724:	00081ec7 	.word	0x00081ec7
   80728:	20070b70 	.word	0x20070b70
   8072c:	4009c000 	.word	0x4009c000
   80730:	0008042b 	.word	0x0008042b
   80734:	20070bd8 	.word	0x20070bd8
   80738:	20070be0 	.word	0x20070be0

0008073c <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
   8073c:	b480      	push	{r7}
   8073e:	b083      	sub	sp, #12
   80740:	af00      	add	r7, sp, #0
   80742:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80744:	687b      	ldr	r3, [r7, #4]
   80746:	2208      	movs	r2, #8
   80748:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   8074a:	687b      	ldr	r3, [r7, #4]
   8074c:	2220      	movs	r2, #32
   8074e:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80750:	687b      	ldr	r3, [r7, #4]
   80752:	2204      	movs	r2, #4
   80754:	601a      	str	r2, [r3, #0]
}
   80756:	bf00      	nop
   80758:	370c      	adds	r7, #12
   8075a:	46bd      	mov	sp, r7
   8075c:	bc80      	pop	{r7}
   8075e:	4770      	bx	lr

00080760 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80760:	b580      	push	{r7, lr}
   80762:	b084      	sub	sp, #16
   80764:	af00      	add	r7, sp, #0
   80766:	6078      	str	r0, [r7, #4]
   80768:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
   8076a:	2300      	movs	r3, #0
   8076c:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   8076e:	687b      	ldr	r3, [r7, #4]
   80770:	f04f 32ff 	mov.w	r2, #4294967295
   80774:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80776:	687b      	ldr	r3, [r7, #4]
   80778:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   8077a:	6878      	ldr	r0, [r7, #4]
   8077c:	4b0e      	ldr	r3, [pc, #56]	; (807b8 <twi_master_init+0x58>)
   8077e:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
   80780:	6878      	ldr	r0, [r7, #4]
   80782:	4b0e      	ldr	r3, [pc, #56]	; (807bc <twi_master_init+0x5c>)
   80784:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80786:	683b      	ldr	r3, [r7, #0]
   80788:	6859      	ldr	r1, [r3, #4]
   8078a:	683b      	ldr	r3, [r7, #0]
   8078c:	681b      	ldr	r3, [r3, #0]
   8078e:	461a      	mov	r2, r3
   80790:	6878      	ldr	r0, [r7, #4]
   80792:	4b0b      	ldr	r3, [pc, #44]	; (807c0 <twi_master_init+0x60>)
   80794:	4798      	blx	r3
   80796:	4603      	mov	r3, r0
   80798:	2b01      	cmp	r3, #1
   8079a:	d101      	bne.n	807a0 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
   8079c:	2301      	movs	r3, #1
   8079e:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
   807a0:	683b      	ldr	r3, [r7, #0]
   807a2:	7a5b      	ldrb	r3, [r3, #9]
   807a4:	2b01      	cmp	r3, #1
   807a6:	d102      	bne.n	807ae <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
   807a8:	687b      	ldr	r3, [r7, #4]
   807aa:	2240      	movs	r2, #64	; 0x40
   807ac:	601a      	str	r2, [r3, #0]
	}

	return status;
   807ae:	68fb      	ldr	r3, [r7, #12]
}
   807b0:	4618      	mov	r0, r3
   807b2:	3710      	adds	r7, #16
   807b4:	46bd      	mov	sp, r7
   807b6:	bd80      	pop	{r7, pc}
   807b8:	000809f1 	.word	0x000809f1
   807bc:	0008073d 	.word	0x0008073d
   807c0:	000807c5 	.word	0x000807c5

000807c4 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   807c4:	b480      	push	{r7}
   807c6:	b089      	sub	sp, #36	; 0x24
   807c8:	af00      	add	r7, sp, #0
   807ca:	60f8      	str	r0, [r7, #12]
   807cc:	60b9      	str	r1, [r7, #8]
   807ce:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
   807d0:	2300      	movs	r3, #0
   807d2:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   807d4:	68bb      	ldr	r3, [r7, #8]
   807d6:	4a34      	ldr	r2, [pc, #208]	; (808a8 <twi_set_speed+0xe4>)
   807d8:	4293      	cmp	r3, r2
   807da:	d901      	bls.n	807e0 <twi_set_speed+0x1c>
		return FAIL;
   807dc:	2301      	movs	r3, #1
   807de:	e05d      	b.n	8089c <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   807e0:	68bb      	ldr	r3, [r7, #8]
   807e2:	4a32      	ldr	r2, [pc, #200]	; (808ac <twi_set_speed+0xe8>)
   807e4:	4293      	cmp	r3, r2
   807e6:	d937      	bls.n	80858 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807e8:	687b      	ldr	r3, [r7, #4]
   807ea:	4a31      	ldr	r2, [pc, #196]	; (808b0 <twi_set_speed+0xec>)
   807ec:	fba2 2303 	umull	r2, r3, r2, r3
   807f0:	0b9b      	lsrs	r3, r3, #14
   807f2:	3b04      	subs	r3, #4
   807f4:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807f6:	68ba      	ldr	r2, [r7, #8]
   807f8:	4b2e      	ldr	r3, [pc, #184]	; (808b4 <twi_set_speed+0xf0>)
   807fa:	4413      	add	r3, r2
   807fc:	009b      	lsls	r3, r3, #2
   807fe:	687a      	ldr	r2, [r7, #4]
   80800:	fbb2 f3f3 	udiv	r3, r2, r3
   80804:	3b04      	subs	r3, #4
   80806:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80808:	e005      	b.n	80816 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
   8080a:	69fb      	ldr	r3, [r7, #28]
   8080c:	3301      	adds	r3, #1
   8080e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80810:	697b      	ldr	r3, [r7, #20]
   80812:	085b      	lsrs	r3, r3, #1
   80814:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80816:	697b      	ldr	r3, [r7, #20]
   80818:	2bff      	cmp	r3, #255	; 0xff
   8081a:	d909      	bls.n	80830 <twi_set_speed+0x6c>
   8081c:	69fb      	ldr	r3, [r7, #28]
   8081e:	2b06      	cmp	r3, #6
   80820:	d9f3      	bls.n	8080a <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80822:	e005      	b.n	80830 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
   80824:	69fb      	ldr	r3, [r7, #28]
   80826:	3301      	adds	r3, #1
   80828:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   8082a:	693b      	ldr	r3, [r7, #16]
   8082c:	085b      	lsrs	r3, r3, #1
   8082e:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80830:	693b      	ldr	r3, [r7, #16]
   80832:	2bff      	cmp	r3, #255	; 0xff
   80834:	d902      	bls.n	8083c <twi_set_speed+0x78>
   80836:	69fb      	ldr	r3, [r7, #28]
   80838:	2b06      	cmp	r3, #6
   8083a:	d9f3      	bls.n	80824 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   8083c:	697b      	ldr	r3, [r7, #20]
   8083e:	b2da      	uxtb	r2, r3
   80840:	693b      	ldr	r3, [r7, #16]
   80842:	021b      	lsls	r3, r3, #8
   80844:	b29b      	uxth	r3, r3
   80846:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
   80848:	69fb      	ldr	r3, [r7, #28]
   8084a:	041b      	lsls	r3, r3, #16
   8084c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80850:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80852:	68fb      	ldr	r3, [r7, #12]
   80854:	611a      	str	r2, [r3, #16]
   80856:	e020      	b.n	8089a <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80858:	68bb      	ldr	r3, [r7, #8]
   8085a:	005b      	lsls	r3, r3, #1
   8085c:	687a      	ldr	r2, [r7, #4]
   8085e:	fbb2 f3f3 	udiv	r3, r2, r3
   80862:	3b04      	subs	r3, #4
   80864:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80866:	e005      	b.n	80874 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
   80868:	69fb      	ldr	r3, [r7, #28]
   8086a:	3301      	adds	r3, #1
   8086c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   8086e:	69bb      	ldr	r3, [r7, #24]
   80870:	085b      	lsrs	r3, r3, #1
   80872:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80874:	69bb      	ldr	r3, [r7, #24]
   80876:	2bff      	cmp	r3, #255	; 0xff
   80878:	d902      	bls.n	80880 <twi_set_speed+0xbc>
   8087a:	69fb      	ldr	r3, [r7, #28]
   8087c:	2b06      	cmp	r3, #6
   8087e:	d9f3      	bls.n	80868 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80880:	69bb      	ldr	r3, [r7, #24]
   80882:	b2da      	uxtb	r2, r3
   80884:	69bb      	ldr	r3, [r7, #24]
   80886:	021b      	lsls	r3, r3, #8
   80888:	b29b      	uxth	r3, r3
   8088a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
   8088c:	69fb      	ldr	r3, [r7, #28]
   8088e:	041b      	lsls	r3, r3, #16
   80890:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80894:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80896:	68fb      	ldr	r3, [r7, #12]
   80898:	611a      	str	r2, [r3, #16]
	}

	return PASS;
   8089a:	2300      	movs	r3, #0
}
   8089c:	4618      	mov	r0, r3
   8089e:	3724      	adds	r7, #36	; 0x24
   808a0:	46bd      	mov	sp, r7
   808a2:	bc80      	pop	{r7}
   808a4:	4770      	bx	lr
   808a6:	bf00      	nop
   808a8:	00061a80 	.word	0x00061a80
   808ac:	0005dc00 	.word	0x0005dc00
   808b0:	057619f1 	.word	0x057619f1
   808b4:	3ffd1200 	.word	0x3ffd1200

000808b8 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   808b8:	b480      	push	{r7}
   808ba:	b085      	sub	sp, #20
   808bc:	af00      	add	r7, sp, #0
   808be:	6078      	str	r0, [r7, #4]
   808c0:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
   808c2:	683b      	ldr	r3, [r7, #0]
   808c4:	2b00      	cmp	r3, #0
   808c6:	d101      	bne.n	808cc <twi_mk_addr+0x14>
		return 0;
   808c8:	2300      	movs	r3, #0
   808ca:	e01d      	b.n	80908 <twi_mk_addr+0x50>

	val = addr[0];
   808cc:	687b      	ldr	r3, [r7, #4]
   808ce:	781b      	ldrb	r3, [r3, #0]
   808d0:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
   808d2:	683b      	ldr	r3, [r7, #0]
   808d4:	2b01      	cmp	r3, #1
   808d6:	dd09      	ble.n	808ec <twi_mk_addr+0x34>
		val <<= 8;
   808d8:	68fb      	ldr	r3, [r7, #12]
   808da:	021b      	lsls	r3, r3, #8
   808dc:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
   808de:	687b      	ldr	r3, [r7, #4]
   808e0:	3301      	adds	r3, #1
   808e2:	781b      	ldrb	r3, [r3, #0]
   808e4:	461a      	mov	r2, r3
   808e6:	68fb      	ldr	r3, [r7, #12]
   808e8:	4313      	orrs	r3, r2
   808ea:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
   808ec:	683b      	ldr	r3, [r7, #0]
   808ee:	2b02      	cmp	r3, #2
   808f0:	dd09      	ble.n	80906 <twi_mk_addr+0x4e>
		val <<= 8;
   808f2:	68fb      	ldr	r3, [r7, #12]
   808f4:	021b      	lsls	r3, r3, #8
   808f6:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
   808f8:	687b      	ldr	r3, [r7, #4]
   808fa:	3302      	adds	r3, #2
   808fc:	781b      	ldrb	r3, [r3, #0]
   808fe:	461a      	mov	r2, r3
   80900:	68fb      	ldr	r3, [r7, #12]
   80902:	4313      	orrs	r3, r2
   80904:	60fb      	str	r3, [r7, #12]
	}
	return val;
   80906:	68fb      	ldr	r3, [r7, #12]
}
   80908:	4618      	mov	r0, r3
   8090a:	3714      	adds	r7, #20
   8090c:	46bd      	mov	sp, r7
   8090e:	bc80      	pop	{r7}
   80910:	4770      	bx	lr
	...

00080914 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80914:	b580      	push	{r7, lr}
   80916:	b086      	sub	sp, #24
   80918:	af00      	add	r7, sp, #0
   8091a:	6078      	str	r0, [r7, #4]
   8091c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8091e:	683b      	ldr	r3, [r7, #0]
   80920:	68db      	ldr	r3, [r3, #12]
   80922:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
   80924:	683b      	ldr	r3, [r7, #0]
   80926:	689b      	ldr	r3, [r3, #8]
   80928:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
   8092a:	697b      	ldr	r3, [r7, #20]
   8092c:	2b00      	cmp	r3, #0
   8092e:	d101      	bne.n	80934 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
   80930:	2301      	movs	r3, #1
   80932:	e056      	b.n	809e2 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80934:	687b      	ldr	r3, [r7, #4]
   80936:	2200      	movs	r2, #0
   80938:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8093a:	683b      	ldr	r3, [r7, #0]
   8093c:	7c1b      	ldrb	r3, [r3, #16]
   8093e:	041b      	lsls	r3, r3, #16
   80940:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80944:	683b      	ldr	r3, [r7, #0]
   80946:	685b      	ldr	r3, [r3, #4]
   80948:	021b      	lsls	r3, r3, #8
   8094a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8094e:	431a      	orrs	r2, r3
   80950:	687b      	ldr	r3, [r7, #4]
   80952:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80954:	687b      	ldr	r3, [r7, #4]
   80956:	2200      	movs	r2, #0
   80958:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8095a:	683a      	ldr	r2, [r7, #0]
   8095c:	683b      	ldr	r3, [r7, #0]
   8095e:	685b      	ldr	r3, [r3, #4]
   80960:	4619      	mov	r1, r3
   80962:	4610      	mov	r0, r2
   80964:	4b21      	ldr	r3, [pc, #132]	; (809ec <twi_master_write+0xd8>)
   80966:	4798      	blx	r3
   80968:	4602      	mov	r2, r0
   8096a:	687b      	ldr	r3, [r7, #4]
   8096c:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
   8096e:	e019      	b.n	809a4 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
   80970:	687b      	ldr	r3, [r7, #4]
   80972:	6a1b      	ldr	r3, [r3, #32]
   80974:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   80976:	68fb      	ldr	r3, [r7, #12]
   80978:	f403 7380 	and.w	r3, r3, #256	; 0x100
   8097c:	2b00      	cmp	r3, #0
   8097e:	d001      	beq.n	80984 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
   80980:	2305      	movs	r3, #5
   80982:	e02e      	b.n	809e2 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
   80984:	68fb      	ldr	r3, [r7, #12]
   80986:	f003 0304 	and.w	r3, r3, #4
   8098a:	2b00      	cmp	r3, #0
   8098c:	d100      	bne.n	80990 <twi_master_write+0x7c>
			continue;
   8098e:	e009      	b.n	809a4 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
   80990:	693b      	ldr	r3, [r7, #16]
   80992:	1c5a      	adds	r2, r3, #1
   80994:	613a      	str	r2, [r7, #16]
   80996:	781b      	ldrb	r3, [r3, #0]
   80998:	461a      	mov	r2, r3
   8099a:	687b      	ldr	r3, [r7, #4]
   8099c:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
   8099e:	697b      	ldr	r3, [r7, #20]
   809a0:	3b01      	subs	r3, #1
   809a2:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
   809a4:	697b      	ldr	r3, [r7, #20]
   809a6:	2b00      	cmp	r3, #0
   809a8:	d1e2      	bne.n	80970 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
   809aa:	687b      	ldr	r3, [r7, #4]
   809ac:	6a1b      	ldr	r3, [r3, #32]
   809ae:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   809b0:	68fb      	ldr	r3, [r7, #12]
   809b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
   809b6:	2b00      	cmp	r3, #0
   809b8:	d001      	beq.n	809be <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
   809ba:	2305      	movs	r3, #5
   809bc:	e011      	b.n	809e2 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
   809be:	68fb      	ldr	r3, [r7, #12]
   809c0:	f003 0304 	and.w	r3, r3, #4
   809c4:	2b00      	cmp	r3, #0
   809c6:	d100      	bne.n	809ca <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
   809c8:	e7ef      	b.n	809aa <twi_master_write+0x96>
			break;
   809ca:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   809cc:	687b      	ldr	r3, [r7, #4]
   809ce:	2202      	movs	r2, #2
   809d0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809d2:	bf00      	nop
   809d4:	687b      	ldr	r3, [r7, #4]
   809d6:	6a1b      	ldr	r3, [r3, #32]
   809d8:	f003 0301 	and.w	r3, r3, #1
   809dc:	2b00      	cmp	r3, #0
   809de:	d0f9      	beq.n	809d4 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
   809e0:	2300      	movs	r3, #0
}
   809e2:	4618      	mov	r0, r3
   809e4:	3718      	adds	r7, #24
   809e6:	46bd      	mov	sp, r7
   809e8:	bd80      	pop	{r7, pc}
   809ea:	bf00      	nop
   809ec:	000808b9 	.word	0x000808b9

000809f0 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
   809f0:	b480      	push	{r7}
   809f2:	b083      	sub	sp, #12
   809f4:	af00      	add	r7, sp, #0
   809f6:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   809f8:	687b      	ldr	r3, [r7, #4]
   809fa:	2280      	movs	r2, #128	; 0x80
   809fc:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
   809fe:	687b      	ldr	r3, [r7, #4]
   80a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   80a02:	bf00      	nop
   80a04:	370c      	adds	r7, #12
   80a06:	46bd      	mov	sp, r7
   80a08:	bc80      	pop	{r7}
   80a0a:	4770      	bx	lr

00080a0c <osc_get_rate>:
{
   80a0c:	b480      	push	{r7}
   80a0e:	b083      	sub	sp, #12
   80a10:	af00      	add	r7, sp, #0
   80a12:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80a14:	687b      	ldr	r3, [r7, #4]
   80a16:	2b07      	cmp	r3, #7
   80a18:	d825      	bhi.n	80a66 <osc_get_rate+0x5a>
   80a1a:	a201      	add	r2, pc, #4	; (adr r2, 80a20 <osc_get_rate+0x14>)
   80a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80a20:	00080a41 	.word	0x00080a41
   80a24:	00080a47 	.word	0x00080a47
   80a28:	00080a4d 	.word	0x00080a4d
   80a2c:	00080a53 	.word	0x00080a53
   80a30:	00080a57 	.word	0x00080a57
   80a34:	00080a5b 	.word	0x00080a5b
   80a38:	00080a5f 	.word	0x00080a5f
   80a3c:	00080a63 	.word	0x00080a63
		return OSC_SLCK_32K_RC_HZ;
   80a40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80a44:	e010      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   80a46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a4a:	e00d      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   80a4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a50:	e00a      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   80a52:	4b08      	ldr	r3, [pc, #32]	; (80a74 <osc_get_rate+0x68>)
   80a54:	e008      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   80a56:	4b08      	ldr	r3, [pc, #32]	; (80a78 <osc_get_rate+0x6c>)
   80a58:	e006      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   80a5a:	4b08      	ldr	r3, [pc, #32]	; (80a7c <osc_get_rate+0x70>)
   80a5c:	e004      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   80a5e:	4b07      	ldr	r3, [pc, #28]	; (80a7c <osc_get_rate+0x70>)
   80a60:	e002      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   80a62:	4b06      	ldr	r3, [pc, #24]	; (80a7c <osc_get_rate+0x70>)
   80a64:	e000      	b.n	80a68 <osc_get_rate+0x5c>
	return 0;
   80a66:	2300      	movs	r3, #0
}
   80a68:	4618      	mov	r0, r3
   80a6a:	370c      	adds	r7, #12
   80a6c:	46bd      	mov	sp, r7
   80a6e:	bc80      	pop	{r7}
   80a70:	4770      	bx	lr
   80a72:	bf00      	nop
   80a74:	003d0900 	.word	0x003d0900
   80a78:	007a1200 	.word	0x007a1200
   80a7c:	00b71b00 	.word	0x00b71b00

00080a80 <sysclk_get_main_hz>:
{
   80a80:	b580      	push	{r7, lr}
   80a82:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   80a84:	2006      	movs	r0, #6
   80a86:	4b04      	ldr	r3, [pc, #16]	; (80a98 <sysclk_get_main_hz+0x18>)
   80a88:	4798      	blx	r3
   80a8a:	4602      	mov	r2, r0
   80a8c:	4613      	mov	r3, r2
   80a8e:	00db      	lsls	r3, r3, #3
   80a90:	1a9b      	subs	r3, r3, r2
   80a92:	005b      	lsls	r3, r3, #1
}
   80a94:	4618      	mov	r0, r3
   80a96:	bd80      	pop	{r7, pc}
   80a98:	00080a0d 	.word	0x00080a0d

00080a9c <sysclk_get_peripheral_hz>:
{
   80a9c:	b580      	push	{r7, lr}
   80a9e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <sysclk_get_peripheral_hz+0x10>)
   80aa2:	4798      	blx	r3
   80aa4:	4603      	mov	r3, r0
   80aa6:	085b      	lsrs	r3, r3, #1
}
   80aa8:	4618      	mov	r0, r3
   80aaa:	bd80      	pop	{r7, pc}
   80aac:	00080a81 	.word	0x00080a81

00080ab0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80ab0:	b580      	push	{r7, lr}
   80ab2:	b082      	sub	sp, #8
   80ab4:	af00      	add	r7, sp, #0
   80ab6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80ab8:	6878      	ldr	r0, [r7, #4]
   80aba:	4b03      	ldr	r3, [pc, #12]	; (80ac8 <sysclk_enable_peripheral_clock+0x18>)
   80abc:	4798      	blx	r3
}
   80abe:	bf00      	nop
   80ac0:	3708      	adds	r7, #8
   80ac2:	46bd      	mov	sp, r7
   80ac4:	bd80      	pop	{r7, pc}
   80ac6:	bf00      	nop
   80ac8:	000822b9 	.word	0x000822b9

00080acc <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
   80acc:	b580      	push	{r7, lr}
   80ace:	b082      	sub	sp, #8
   80ad0:	af00      	add	r7, sp, #0
   80ad2:	6078      	str	r0, [r7, #4]
   80ad4:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80ad6:	4b10      	ldr	r3, [pc, #64]	; (80b18 <twi_master_setup+0x4c>)
   80ad8:	4798      	blx	r3
   80ada:	4602      	mov	r2, r0
   80adc:	683b      	ldr	r3, [r7, #0]
   80ade:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
   80ae0:	683b      	ldr	r3, [r7, #0]
   80ae2:	2200      	movs	r2, #0
   80ae4:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
   80ae6:	687b      	ldr	r3, [r7, #4]
   80ae8:	4a0c      	ldr	r2, [pc, #48]	; (80b1c <twi_master_setup+0x50>)
   80aea:	4293      	cmp	r3, r2
   80aec:	d103      	bne.n	80af6 <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
   80aee:	2016      	movs	r0, #22
   80af0:	4b0b      	ldr	r3, [pc, #44]	; (80b20 <twi_master_setup+0x54>)
   80af2:	4798      	blx	r3
   80af4:	e006      	b.n	80b04 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
   80af6:	687b      	ldr	r3, [r7, #4]
   80af8:	4a0a      	ldr	r2, [pc, #40]	; (80b24 <twi_master_setup+0x58>)
   80afa:	4293      	cmp	r3, r2
   80afc:	d102      	bne.n	80b04 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
   80afe:	2017      	movs	r0, #23
   80b00:	4b07      	ldr	r3, [pc, #28]	; (80b20 <twi_master_setup+0x54>)
   80b02:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80b04:	6839      	ldr	r1, [r7, #0]
   80b06:	6878      	ldr	r0, [r7, #4]
   80b08:	4b07      	ldr	r3, [pc, #28]	; (80b28 <twi_master_setup+0x5c>)
   80b0a:	4798      	blx	r3
   80b0c:	4603      	mov	r3, r0
}
   80b0e:	4618      	mov	r0, r3
   80b10:	3708      	adds	r7, #8
   80b12:	46bd      	mov	sp, r7
   80b14:	bd80      	pop	{r7, pc}
   80b16:	bf00      	nop
   80b18:	00080a9d 	.word	0x00080a9d
   80b1c:	4008c000 	.word	0x4008c000
   80b20:	00080ab1 	.word	0x00080ab1
   80b24:	40090000 	.word	0x40090000
   80b28:	00080761 	.word	0x00080761

00080b2c <lcd_init>:

static void send_nibble(uint8_t cmd, uint8_t byte);
static void send_byte(uint8_t cmd, uint8_t byte);

void lcd_init(void)
{
   80b2c:	b580      	push	{r7, lr}
   80b2e:	af00      	add	r7, sp, #0
    backlight = LCD_LIGHT_OFF;
   80b30:	4b1a      	ldr	r3, [pc, #104]	; (80b9c <lcd_init+0x70>)
   80b32:	2200      	movs	r2, #0
   80b34:	701a      	strb	r2, [r3, #0]

    send_nibble(LCD_FUNTION_WRITE, 3);
   80b36:	2103      	movs	r1, #3
   80b38:	2000      	movs	r0, #0
   80b3a:	4b19      	ldr	r3, [pc, #100]	; (80ba0 <lcd_init+0x74>)
   80b3c:	4798      	blx	r3
    mdelay(5);
   80b3e:	2005      	movs	r0, #5
   80b40:	4b18      	ldr	r3, [pc, #96]	; (80ba4 <lcd_init+0x78>)
   80b42:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 3);
   80b44:	2103      	movs	r1, #3
   80b46:	2000      	movs	r0, #0
   80b48:	4b15      	ldr	r3, [pc, #84]	; (80ba0 <lcd_init+0x74>)
   80b4a:	4798      	blx	r3
    mdelay(5);
   80b4c:	2005      	movs	r0, #5
   80b4e:	4b15      	ldr	r3, [pc, #84]	; (80ba4 <lcd_init+0x78>)
   80b50:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 3);
   80b52:	2103      	movs	r1, #3
   80b54:	2000      	movs	r0, #0
   80b56:	4b12      	ldr	r3, [pc, #72]	; (80ba0 <lcd_init+0x74>)
   80b58:	4798      	blx	r3
    mdelay(5);
   80b5a:	2005      	movs	r0, #5
   80b5c:	4b11      	ldr	r3, [pc, #68]	; (80ba4 <lcd_init+0x78>)
   80b5e:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 2);                /* Interface auf 4-Bit setzen        */
   80b60:	2102      	movs	r1, #2
   80b62:	2000      	movs	r0, #0
   80b64:	4b0e      	ldr	r3, [pc, #56]	; (80ba0 <lcd_init+0x74>)
   80b66:	4798      	blx	r3
    /*-----------------------------------*/
    send_byte(LCD_FUNTION_WRITE, 0x28);               /* Funktion Set:                     */
   80b68:	2128      	movs	r1, #40	; 0x28
   80b6a:	2000      	movs	r0, #0
   80b6c:	4b0e      	ldr	r3, [pc, #56]	; (80ba8 <lcd_init+0x7c>)
   80b6e:	4798      	blx	r3
    /*   - Interface: 4-Bit              */
    /*   - LCD: 2-zeilig                 */
    /*   - Darstellung: 5x8-Punkte       */
    /*-----------------------------------*/
    send_byte(LCD_FUNTION_WRITE, 0x08);               /* Display ein/aus:                  */
   80b70:	2108      	movs	r1, #8
   80b72:	2000      	movs	r0, #0
   80b74:	4b0c      	ldr	r3, [pc, #48]	; (80ba8 <lcd_init+0x7c>)
   80b76:	4798      	blx	r3
    /*   - Display: aus                  */
    /*   - Kursor: aus                   */
    /*   - Kursor als Untersrtich        */
    /*-----------------------------------*/
    send_byte(LCD_FUNTION_WRITE, 0x01);               /* Display lschen                   */
   80b78:	2101      	movs	r1, #1
   80b7a:	2000      	movs	r0, #0
   80b7c:	4b0a      	ldr	r3, [pc, #40]	; (80ba8 <lcd_init+0x7c>)
   80b7e:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);                      /*-----------------------------------*/
   80b80:	200a      	movs	r0, #10
   80b82:	4b08      	ldr	r3, [pc, #32]	; (80ba4 <lcd_init+0x78>)
   80b84:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x06);               /* Entry Mode Set:                   */
   80b86:	2106      	movs	r1, #6
   80b88:	2000      	movs	r0, #0
   80b8a:	4b07      	ldr	r3, [pc, #28]	; (80ba8 <lcd_init+0x7c>)
   80b8c:	4798      	blx	r3
    /*   - Kuror Laufrichtung: rechts    */
    /*   - kein Shift                    */
    /*-----------------------------------*/
    send_byte(LCD_FUNTION_WRITE, 0x0C);               /* Display ein/aus:                  */
   80b8e:	210c      	movs	r1, #12
   80b90:	2000      	movs	r0, #0
   80b92:	4b05      	ldr	r3, [pc, #20]	; (80ba8 <lcd_init+0x7c>)
   80b94:	4798      	blx	r3
    /*   - Display: ein                  */
    /*   - Kursor: aus                   */
    /*   - Kursor als Untersrtich        */
}
   80b96:	bf00      	nop
   80b98:	bd80      	pop	{r7, pc}
   80b9a:	bf00      	nop
   80b9c:	20070b74 	.word	0x20070b74
   80ba0:	00080cad 	.word	0x00080cad
   80ba4:	00081815 	.word	0x00081815
   80ba8:	00080d41 	.word	0x00080d41

00080bac <set_backlight>:

void set_backlight(backlight_t state)
{
   80bac:	b580      	push	{r7, lr}
   80bae:	b082      	sub	sp, #8
   80bb0:	af00      	add	r7, sp, #0
   80bb2:	4603      	mov	r3, r0
   80bb4:	71fb      	strb	r3, [r7, #7]
    backlight = state;
   80bb6:	4a07      	ldr	r2, [pc, #28]	; (80bd4 <set_backlight+0x28>)
   80bb8:	79fb      	ldrb	r3, [r7, #7]
   80bba:	7013      	strb	r3, [r2, #0]
    send_byte(LCD_FUNTION_WRITE, 0x01);               /* clear dislplay */
   80bbc:	2101      	movs	r1, #1
   80bbe:	2000      	movs	r0, #0
   80bc0:	4b05      	ldr	r3, [pc, #20]	; (80bd8 <set_backlight+0x2c>)
   80bc2:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   80bc4:	200a      	movs	r0, #10
   80bc6:	4b05      	ldr	r3, [pc, #20]	; (80bdc <set_backlight+0x30>)
   80bc8:	4798      	blx	r3
}
   80bca:	bf00      	nop
   80bcc:	3708      	adds	r7, #8
   80bce:	46bd      	mov	sp, r7
   80bd0:	bd80      	pop	{r7, pc}
   80bd2:	bf00      	nop
   80bd4:	20070b74 	.word	0x20070b74
   80bd8:	00080d41 	.word	0x00080d41
   80bdc:	00081815 	.word	0x00081815

00080be0 <lcd_clear>:

void lcd_clear(void)
{
   80be0:	b580      	push	{r7, lr}
   80be2:	af00      	add	r7, sp, #0
    send_byte(0, 0x01);
   80be4:	2101      	movs	r1, #1
   80be6:	2000      	movs	r0, #0
   80be8:	4b03      	ldr	r3, [pc, #12]	; (80bf8 <lcd_clear+0x18>)
   80bea:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   80bec:	200a      	movs	r0, #10
   80bee:	4b03      	ldr	r3, [pc, #12]	; (80bfc <lcd_clear+0x1c>)
   80bf0:	4798      	blx	r3
}
   80bf2:	bf00      	nop
   80bf4:	bd80      	pop	{r7, pc}
   80bf6:	bf00      	nop
   80bf8:	00080d41 	.word	0x00080d41
   80bfc:	00081815 	.word	0x00081815

00080c00 <print_s>:

void print_s(uint8_t line, uint8_t col, const char* data)
{
   80c00:	b580      	push	{r7, lr}
   80c02:	b086      	sub	sp, #24
   80c04:	af00      	add	r7, sp, #0
   80c06:	4603      	mov	r3, r0
   80c08:	603a      	str	r2, [r7, #0]
   80c0a:	71fb      	strb	r3, [r7, #7]
   80c0c:	460b      	mov	r3, r1
   80c0e:	71bb      	strb	r3, [r7, #6]
    int len=strlen(data);
   80c10:	6838      	ldr	r0, [r7, #0]
   80c12:	4b24      	ldr	r3, [pc, #144]	; (80ca4 <print_s+0xa4>)
   80c14:	4798      	blx	r3
   80c16:	4603      	mov	r3, r0
   80c18:	60fb      	str	r3, [r7, #12]
    uint8_t addr;
	
    if (line > 4 || line < 1)
   80c1a:	79fb      	ldrb	r3, [r7, #7]
   80c1c:	2b04      	cmp	r3, #4
   80c1e:	d83c      	bhi.n	80c9a <print_s+0x9a>
   80c20:	79fb      	ldrb	r3, [r7, #7]
   80c22:	2b00      	cmp	r3, #0
   80c24:	d039      	beq.n	80c9a <print_s+0x9a>
    {
        return;
    }
	
    switch (line)
   80c26:	79fb      	ldrb	r3, [r7, #7]
   80c28:	3b01      	subs	r3, #1
   80c2a:	2b03      	cmp	r3, #3
   80c2c:	d816      	bhi.n	80c5c <print_s+0x5c>
   80c2e:	a201      	add	r2, pc, #4	; (adr r2, 80c34 <print_s+0x34>)
   80c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80c34:	00080c45 	.word	0x00080c45
   80c38:	00080c4b 	.word	0x00080c4b
   80c3c:	00080c51 	.word	0x00080c51
   80c40:	00080c57 	.word	0x00080c57
    {
        case 1:
            addr = 0x80;
   80c44:	2380      	movs	r3, #128	; 0x80
   80c46:	75fb      	strb	r3, [r7, #23]
            break;
   80c48:	e00b      	b.n	80c62 <print_s+0x62>
        case 2:
            addr = 0x80 | 0x40;                             /* set address to start of line 2           */
   80c4a:	23c0      	movs	r3, #192	; 0xc0
   80c4c:	75fb      	strb	r3, [r7, #23]
            break;
   80c4e:	e008      	b.n	80c62 <print_s+0x62>
        case 3:
            addr = 0x80 | 0x14;                             /* set address to start of line 3           */
   80c50:	2394      	movs	r3, #148	; 0x94
   80c52:	75fb      	strb	r3, [r7, #23]
            break;
   80c54:	e005      	b.n	80c62 <print_s+0x62>
        case 4:
            addr = 0x80 | 0x54;                             /* set address to start of line 4           */
   80c56:	23d4      	movs	r3, #212	; 0xd4
   80c58:	75fb      	strb	r3, [r7, #23]
            break;
   80c5a:	e002      	b.n	80c62 <print_s+0x62>
        default:
            addr = 0x80;
   80c5c:	2380      	movs	r3, #128	; 0x80
   80c5e:	75fb      	strb	r3, [r7, #23]
            break;
   80c60:	bf00      	nop
    }
	
    addr += col;                                        /* set column in the selected  line         */
   80c62:	7dfa      	ldrb	r2, [r7, #23]
   80c64:	79bb      	ldrb	r3, [r7, #6]
   80c66:	4413      	add	r3, r2
   80c68:	75fb      	strb	r3, [r7, #23]
    send_byte(LCD_FUNTION_WRITE, addr);               /* set cursor to the address                */
   80c6a:	7dfb      	ldrb	r3, [r7, #23]
   80c6c:	4619      	mov	r1, r3
   80c6e:	2000      	movs	r0, #0
   80c70:	4b0d      	ldr	r3, [pc, #52]	; (80ca8 <print_s+0xa8>)
   80c72:	4798      	blx	r3
	
    for (int i=0; i<len; i++)
   80c74:	2300      	movs	r3, #0
   80c76:	613b      	str	r3, [r7, #16]
   80c78:	e00a      	b.n	80c90 <print_s+0x90>
    {                         /* write sting.....                         */
        send_byte(LCD_WRITE_DDR, data[i]);
   80c7a:	693b      	ldr	r3, [r7, #16]
   80c7c:	683a      	ldr	r2, [r7, #0]
   80c7e:	4413      	add	r3, r2
   80c80:	781b      	ldrb	r3, [r3, #0]
   80c82:	4619      	mov	r1, r3
   80c84:	2001      	movs	r0, #1
   80c86:	4b08      	ldr	r3, [pc, #32]	; (80ca8 <print_s+0xa8>)
   80c88:	4798      	blx	r3
    for (int i=0; i<len; i++)
   80c8a:	693b      	ldr	r3, [r7, #16]
   80c8c:	3301      	adds	r3, #1
   80c8e:	613b      	str	r3, [r7, #16]
   80c90:	693a      	ldr	r2, [r7, #16]
   80c92:	68fb      	ldr	r3, [r7, #12]
   80c94:	429a      	cmp	r2, r3
   80c96:	dbf0      	blt.n	80c7a <print_s+0x7a>
   80c98:	e000      	b.n	80c9c <print_s+0x9c>
        return;
   80c9a:	bf00      	nop
    }
}
   80c9c:	3718      	adds	r7, #24
   80c9e:	46bd      	mov	sp, r7
   80ca0:	bd80      	pop	{r7, pc}
   80ca2:	bf00      	nop
   80ca4:	000838bd 	.word	0x000838bd
   80ca8:	00080d41 	.word	0x00080d41

00080cac <send_nibble>:
    send_byte(LCD_FUNTION_WRITE, addr);             /* set cursor to the address                */
    lcd_print_c(data);
}

static void send_nibble(uint8_t cmd, uint8_t byte)
{
   80cac:	b580      	push	{r7, lr}
   80cae:	b084      	sub	sp, #16
   80cb0:	af00      	add	r7, sp, #0
   80cb2:	4603      	mov	r3, r0
   80cb4:	460a      	mov	r2, r1
   80cb6:	71fb      	strb	r3, [r7, #7]
   80cb8:	4613      	mov	r3, r2
   80cba:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
	
    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cc0:	f003 030f 	and.w	r3, r3, #15
   80cc4:	b25a      	sxtb	r2, r3
   80cc6:	4b1a      	ldr	r3, [pc, #104]	; (80d30 <send_nibble+0x84>)
   80cc8:	781b      	ldrb	r3, [r3, #0]
   80cca:	b25b      	sxtb	r3, r3
   80ccc:	4313      	orrs	r3, r2
   80cce:	b25b      	sxtb	r3, r3
   80cd0:	71fb      	strb	r3, [r7, #7]
    data[0] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80cd2:	79bb      	ldrb	r3, [r7, #6]
   80cd4:	011b      	lsls	r3, r3, #4
   80cd6:	b2da      	uxtb	r2, r3
   80cd8:	79fb      	ldrb	r3, [r7, #7]
   80cda:	4313      	orrs	r3, r2
   80cdc:	b2db      	uxtb	r3, r3
   80cde:	f043 0304 	orr.w	r3, r3, #4
   80ce2:	b2db      	uxtb	r3, r3
   80ce4:	733b      	strb	r3, [r7, #12]
    data[1] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80ce6:	79bb      	ldrb	r3, [r7, #6]
   80ce8:	011b      	lsls	r3, r3, #4
   80cea:	b25a      	sxtb	r2, r3
   80cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cf0:	4313      	orrs	r3, r2
   80cf2:	b25b      	sxtb	r3, r3
   80cf4:	b2db      	uxtb	r3, r3
   80cf6:	737b      	strb	r3, [r7, #13]

    tx_packet.chip = 0x27;
   80cf8:	4b0e      	ldr	r3, [pc, #56]	; (80d34 <send_nibble+0x88>)
   80cfa:	2227      	movs	r2, #39	; 0x27
   80cfc:	741a      	strb	r2, [r3, #16]
    tx_packet.addr[0] = 0x00;
   80cfe:	4b0d      	ldr	r3, [pc, #52]	; (80d34 <send_nibble+0x88>)
   80d00:	2200      	movs	r2, #0
   80d02:	701a      	strb	r2, [r3, #0]
    tx_packet.addr_length = 0;
   80d04:	4b0b      	ldr	r3, [pc, #44]	; (80d34 <send_nibble+0x88>)
   80d06:	2200      	movs	r2, #0
   80d08:	605a      	str	r2, [r3, #4]
    tx_packet.buffer = data;
   80d0a:	4a0a      	ldr	r2, [pc, #40]	; (80d34 <send_nibble+0x88>)
   80d0c:	f107 030c 	add.w	r3, r7, #12
   80d10:	6093      	str	r3, [r2, #8]
    tx_packet.length = 2;
   80d12:	4b08      	ldr	r3, [pc, #32]	; (80d34 <send_nibble+0x88>)
   80d14:	2202      	movs	r2, #2
   80d16:	60da      	str	r2, [r3, #12]
	
    while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80d18:	bf00      	nop
   80d1a:	4906      	ldr	r1, [pc, #24]	; (80d34 <send_nibble+0x88>)
   80d1c:	4806      	ldr	r0, [pc, #24]	; (80d38 <send_nibble+0x8c>)
   80d1e:	4b07      	ldr	r3, [pc, #28]	; (80d3c <send_nibble+0x90>)
   80d20:	4798      	blx	r3
   80d22:	4603      	mov	r3, r0
   80d24:	2b00      	cmp	r3, #0
   80d26:	d1f8      	bne.n	80d1a <send_nibble+0x6e>
}
   80d28:	bf00      	nop
   80d2a:	3710      	adds	r7, #16
   80d2c:	46bd      	mov	sp, r7
   80d2e:	bd80      	pop	{r7, pc}
   80d30:	20070b74 	.word	0x20070b74
   80d34:	20070b78 	.word	0x20070b78
   80d38:	4008c000 	.word	0x4008c000
   80d3c:	00080915 	.word	0x00080915

00080d40 <send_byte>:

static void send_byte(uint8_t cmd, uint8_t byte)
{
   80d40:	b580      	push	{r7, lr}
   80d42:	b084      	sub	sp, #16
   80d44:	af00      	add	r7, sp, #0
   80d46:	4603      	mov	r3, r0
   80d48:	460a      	mov	r2, r1
   80d4a:	71fb      	strb	r3, [r7, #7]
   80d4c:	4613      	mov	r3, r2
   80d4e:	71bb      	strb	r3, [r7, #6]
    uint8_t data[4];
	
    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d54:	f003 030f 	and.w	r3, r3, #15
   80d58:	b25a      	sxtb	r2, r3
   80d5a:	4b25      	ldr	r3, [pc, #148]	; (80df0 <send_byte+0xb0>)
   80d5c:	781b      	ldrb	r3, [r3, #0]
   80d5e:	b25b      	sxtb	r3, r3
   80d60:	4313      	orrs	r3, r2
   80d62:	b25b      	sxtb	r3, r3
   80d64:	71fb      	strb	r3, [r7, #7]
    data[0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0) ;
   80d66:	79bb      	ldrb	r3, [r7, #6]
   80d68:	f023 030f 	bic.w	r3, r3, #15
   80d6c:	b2da      	uxtb	r2, r3
   80d6e:	79fb      	ldrb	r3, [r7, #7]
   80d70:	4313      	orrs	r3, r2
   80d72:	b2db      	uxtb	r3, r3
   80d74:	f043 0304 	orr.w	r3, r3, #4
   80d78:	b2db      	uxtb	r3, r3
   80d7a:	733b      	strb	r3, [r7, #12]
    data[1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0) ;
   80d7c:	f997 3006 	ldrsb.w	r3, [r7, #6]
   80d80:	f023 030f 	bic.w	r3, r3, #15
   80d84:	b25a      	sxtb	r2, r3
   80d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d8a:	4313      	orrs	r3, r2
   80d8c:	b25b      	sxtb	r3, r3
   80d8e:	b2db      	uxtb	r3, r3
   80d90:	737b      	strb	r3, [r7, #13]
    data[2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80d92:	79bb      	ldrb	r3, [r7, #6]
   80d94:	011b      	lsls	r3, r3, #4
   80d96:	b2da      	uxtb	r2, r3
   80d98:	79fb      	ldrb	r3, [r7, #7]
   80d9a:	4313      	orrs	r3, r2
   80d9c:	b2db      	uxtb	r3, r3
   80d9e:	f043 0304 	orr.w	r3, r3, #4
   80da2:	b2db      	uxtb	r3, r3
   80da4:	73bb      	strb	r3, [r7, #14]
    data[3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80da6:	79bb      	ldrb	r3, [r7, #6]
   80da8:	011b      	lsls	r3, r3, #4
   80daa:	b25a      	sxtb	r2, r3
   80dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80db0:	4313      	orrs	r3, r2
   80db2:	b25b      	sxtb	r3, r3
   80db4:	b2db      	uxtb	r3, r3
   80db6:	73fb      	strb	r3, [r7, #15]
	
    tx_packet.chip = 0x27;
   80db8:	4b0e      	ldr	r3, [pc, #56]	; (80df4 <send_byte+0xb4>)
   80dba:	2227      	movs	r2, #39	; 0x27
   80dbc:	741a      	strb	r2, [r3, #16]
    tx_packet.addr[0] = 0x00;
   80dbe:	4b0d      	ldr	r3, [pc, #52]	; (80df4 <send_byte+0xb4>)
   80dc0:	2200      	movs	r2, #0
   80dc2:	701a      	strb	r2, [r3, #0]
    tx_packet.addr_length = 0;
   80dc4:	4b0b      	ldr	r3, [pc, #44]	; (80df4 <send_byte+0xb4>)
   80dc6:	2200      	movs	r2, #0
   80dc8:	605a      	str	r2, [r3, #4]
    tx_packet.buffer = data;
   80dca:	4a0a      	ldr	r2, [pc, #40]	; (80df4 <send_byte+0xb4>)
   80dcc:	f107 030c 	add.w	r3, r7, #12
   80dd0:	6093      	str	r3, [r2, #8]
    tx_packet.length = 4;
   80dd2:	4b08      	ldr	r3, [pc, #32]	; (80df4 <send_byte+0xb4>)
   80dd4:	2204      	movs	r2, #4
   80dd6:	60da      	str	r2, [r3, #12]
	
    while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80dd8:	bf00      	nop
   80dda:	4906      	ldr	r1, [pc, #24]	; (80df4 <send_byte+0xb4>)
   80ddc:	4806      	ldr	r0, [pc, #24]	; (80df8 <send_byte+0xb8>)
   80dde:	4b07      	ldr	r3, [pc, #28]	; (80dfc <send_byte+0xbc>)
   80de0:	4798      	blx	r3
   80de2:	4603      	mov	r3, r0
   80de4:	2b00      	cmp	r3, #0
   80de6:	d1f8      	bne.n	80dda <send_byte+0x9a>
}
   80de8:	bf00      	nop
   80dea:	3710      	adds	r7, #16
   80dec:	46bd      	mov	sp, r7
   80dee:	bd80      	pop	{r7, pc}
   80df0:	20070b74 	.word	0x20070b74
   80df4:	20070b78 	.word	0x20070b78
   80df8:	4008c000 	.word	0x4008c000
   80dfc:	00080915 	.word	0x00080915

00080e00 <twi_init>:

void twi_init(void)
{
   80e00:	b580      	push	{r7, lr}
   80e02:	b084      	sub	sp, #16
   80e04:	af00      	add	r7, sp, #0
    twi_master_options_t opt =
   80e06:	1d3b      	adds	r3, r7, #4
   80e08:	2200      	movs	r2, #0
   80e0a:	601a      	str	r2, [r3, #0]
   80e0c:	605a      	str	r2, [r3, #4]
   80e0e:	609a      	str	r2, [r3, #8]
   80e10:	4b05      	ldr	r3, [pc, #20]	; (80e28 <twi_init+0x28>)
   80e12:	60bb      	str	r3, [r7, #8]
    {
        .speed = 100000,
        .chip  = 0x00
    };
    
    twi_master_setup(TWI0, &opt);
   80e14:	1d3b      	adds	r3, r7, #4
   80e16:	4619      	mov	r1, r3
   80e18:	4804      	ldr	r0, [pc, #16]	; (80e2c <twi_init+0x2c>)
   80e1a:	4b05      	ldr	r3, [pc, #20]	; (80e30 <twi_init+0x30>)
   80e1c:	4798      	blx	r3
}
   80e1e:	bf00      	nop
   80e20:	3710      	adds	r7, #16
   80e22:	46bd      	mov	sp, r7
   80e24:	bd80      	pop	{r7, pc}
   80e26:	bf00      	nop
   80e28:	000186a0 	.word	0x000186a0
   80e2c:	4008c000 	.word	0x4008c000
   80e30:	00080acd 	.word	0x00080acd

00080e34 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
   80e34:	b480      	push	{r7}
   80e36:	b089      	sub	sp, #36	; 0x24
   80e38:	af00      	add	r7, sp, #0
   80e3a:	6078      	str	r0, [r7, #4]
   80e3c:	687b      	ldr	r3, [r7, #4]
   80e3e:	61fb      	str	r3, [r7, #28]
   80e40:	69fb      	ldr	r3, [r7, #28]
   80e42:	61bb      	str	r3, [r7, #24]
   80e44:	69bb      	ldr	r3, [r7, #24]
   80e46:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80e48:	697b      	ldr	r3, [r7, #20]
   80e4a:	095b      	lsrs	r3, r3, #5
   80e4c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80e4e:	693b      	ldr	r3, [r7, #16]
   80e50:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e54:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e58:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80e5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   80e5c:	69fb      	ldr	r3, [r7, #28]
   80e5e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   80e60:	68fb      	ldr	r3, [r7, #12]
   80e62:	f003 031f 	and.w	r3, r3, #31
   80e66:	2101      	movs	r1, #1
   80e68:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80e6c:	4013      	ands	r3, r2
   80e6e:	2b00      	cmp	r3, #0
   80e70:	bf14      	ite	ne
   80e72:	2301      	movne	r3, #1
   80e74:	2300      	moveq	r3, #0
   80e76:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
   80e78:	4618      	mov	r0, r3
   80e7a:	3724      	adds	r7, #36	; 0x24
   80e7c:	46bd      	mov	sp, r7
   80e7e:	bc80      	pop	{r7}
   80e80:	4770      	bx	lr
	...

00080e84 <menu>:

uint32_t cnt = 0;


void menu(event_t event1)
{
   80e84:	b580      	push	{r7, lr}
   80e86:	b082      	sub	sp, #8
   80e88:	af00      	add	r7, sp, #0
   80e8a:	4603      	mov	r3, r0
   80e8c:	71fb      	strb	r3, [r7, #7]
    switch (event1)
   80e8e:	79fb      	ldrb	r3, [r7, #7]
   80e90:	2b01      	cmp	r3, #1
   80e92:	d002      	beq.n	80e9a <menu+0x16>
   80e94:	2b0d      	cmp	r3, #13
   80e96:	d026      	beq.n	80ee6 <menu+0x62>
                    print_cursor();
                }
            }
            break;
        default:
            break;
   80e98:	e04e      	b.n	80f38 <menu+0xb4>
            if (act_cursor_line > min_cursor_line)
   80e9a:	4b32      	ldr	r3, [pc, #200]	; (80f64 <menu+0xe0>)
   80e9c:	781a      	ldrb	r2, [r3, #0]
   80e9e:	4b32      	ldr	r3, [pc, #200]	; (80f68 <menu+0xe4>)
   80ea0:	781b      	ldrb	r3, [r3, #0]
   80ea2:	429a      	cmp	r2, r3
   80ea4:	d945      	bls.n	80f32 <menu+0xae>
                act_cursor_line--;
   80ea6:	4b2f      	ldr	r3, [pc, #188]	; (80f64 <menu+0xe0>)
   80ea8:	781b      	ldrb	r3, [r3, #0]
   80eaa:	3b01      	subs	r3, #1
   80eac:	b2da      	uxtb	r2, r3
   80eae:	4b2d      	ldr	r3, [pc, #180]	; (80f64 <menu+0xe0>)
   80eb0:	701a      	strb	r2, [r3, #0]
                if (act_cursor_line_on_lcd == 1)
   80eb2:	4b2e      	ldr	r3, [pc, #184]	; (80f6c <menu+0xe8>)
   80eb4:	781b      	ldrb	r3, [r3, #0]
   80eb6:	2b01      	cmp	r3, #1
   80eb8:	d10c      	bne.n	80ed4 <menu+0x50>
                    if (act_menu == MENU_MAIN)
   80eba:	4b2d      	ldr	r3, [pc, #180]	; (80f70 <menu+0xec>)
   80ebc:	781b      	ldrb	r3, [r3, #0]
   80ebe:	2b00      	cmp	r3, #0
   80ec0:	d137      	bne.n	80f32 <menu+0xae>
                        menu_main_scroll--;
   80ec2:	4b2c      	ldr	r3, [pc, #176]	; (80f74 <menu+0xf0>)
   80ec4:	781b      	ldrb	r3, [r3, #0]
   80ec6:	3b01      	subs	r3, #1
   80ec8:	b2da      	uxtb	r2, r3
   80eca:	4b2a      	ldr	r3, [pc, #168]	; (80f74 <menu+0xf0>)
   80ecc:	701a      	strb	r2, [r3, #0]
                        print_menu_main();
   80ece:	4b2a      	ldr	r3, [pc, #168]	; (80f78 <menu+0xf4>)
   80ed0:	4798      	blx	r3
            break;
   80ed2:	e02e      	b.n	80f32 <menu+0xae>
                    act_cursor_line_on_lcd--;
   80ed4:	4b25      	ldr	r3, [pc, #148]	; (80f6c <menu+0xe8>)
   80ed6:	781b      	ldrb	r3, [r3, #0]
   80ed8:	3b01      	subs	r3, #1
   80eda:	b2da      	uxtb	r2, r3
   80edc:	4b23      	ldr	r3, [pc, #140]	; (80f6c <menu+0xe8>)
   80ede:	701a      	strb	r2, [r3, #0]
                    print_cursor();
   80ee0:	4b26      	ldr	r3, [pc, #152]	; (80f7c <menu+0xf8>)
   80ee2:	4798      	blx	r3
            break;
   80ee4:	e025      	b.n	80f32 <menu+0xae>
            if (act_cursor_line < max_cursor_line)
   80ee6:	4b1f      	ldr	r3, [pc, #124]	; (80f64 <menu+0xe0>)
   80ee8:	781a      	ldrb	r2, [r3, #0]
   80eea:	4b25      	ldr	r3, [pc, #148]	; (80f80 <menu+0xfc>)
   80eec:	781b      	ldrb	r3, [r3, #0]
   80eee:	429a      	cmp	r2, r3
   80ef0:	d221      	bcs.n	80f36 <menu+0xb2>
                act_cursor_line++;
   80ef2:	4b1c      	ldr	r3, [pc, #112]	; (80f64 <menu+0xe0>)
   80ef4:	781b      	ldrb	r3, [r3, #0]
   80ef6:	3301      	adds	r3, #1
   80ef8:	b2da      	uxtb	r2, r3
   80efa:	4b1a      	ldr	r3, [pc, #104]	; (80f64 <menu+0xe0>)
   80efc:	701a      	strb	r2, [r3, #0]
                if (act_cursor_line_on_lcd == 4)
   80efe:	4b1b      	ldr	r3, [pc, #108]	; (80f6c <menu+0xe8>)
   80f00:	781b      	ldrb	r3, [r3, #0]
   80f02:	2b04      	cmp	r3, #4
   80f04:	d10c      	bne.n	80f20 <menu+0x9c>
                    if (act_menu == MENU_MAIN)
   80f06:	4b1a      	ldr	r3, [pc, #104]	; (80f70 <menu+0xec>)
   80f08:	781b      	ldrb	r3, [r3, #0]
   80f0a:	2b00      	cmp	r3, #0
   80f0c:	d113      	bne.n	80f36 <menu+0xb2>
                        menu_main_scroll++;
   80f0e:	4b19      	ldr	r3, [pc, #100]	; (80f74 <menu+0xf0>)
   80f10:	781b      	ldrb	r3, [r3, #0]
   80f12:	3301      	adds	r3, #1
   80f14:	b2da      	uxtb	r2, r3
   80f16:	4b17      	ldr	r3, [pc, #92]	; (80f74 <menu+0xf0>)
   80f18:	701a      	strb	r2, [r3, #0]
                        print_menu_main();
   80f1a:	4b17      	ldr	r3, [pc, #92]	; (80f78 <menu+0xf4>)
   80f1c:	4798      	blx	r3
            break;
   80f1e:	e00a      	b.n	80f36 <menu+0xb2>
                    act_cursor_line_on_lcd++;
   80f20:	4b12      	ldr	r3, [pc, #72]	; (80f6c <menu+0xe8>)
   80f22:	781b      	ldrb	r3, [r3, #0]
   80f24:	3301      	adds	r3, #1
   80f26:	b2da      	uxtb	r2, r3
   80f28:	4b10      	ldr	r3, [pc, #64]	; (80f6c <menu+0xe8>)
   80f2a:	701a      	strb	r2, [r3, #0]
                    print_cursor();
   80f2c:	4b13      	ldr	r3, [pc, #76]	; (80f7c <menu+0xf8>)
   80f2e:	4798      	blx	r3
            break;
   80f30:	e001      	b.n	80f36 <menu+0xb2>
            break;
   80f32:	bf00      	nop
   80f34:	e000      	b.n	80f38 <menu+0xb4>
            break;
   80f36:	bf00      	nop
    }
	
    switch (act_menu)
   80f38:	4b0d      	ldr	r3, [pc, #52]	; (80f70 <menu+0xec>)
   80f3a:	781b      	ldrb	r3, [r3, #0]
   80f3c:	2b00      	cmp	r3, #0
   80f3e:	d002      	beq.n	80f46 <menu+0xc2>
   80f40:	2b01      	cmp	r3, #1
   80f42:	d005      	beq.n	80f50 <menu+0xcc>
            break;
        case MENU_SETTINGS:
            menu_settings(event1);
            break;
        default:
            break;
   80f44:	e009      	b.n	80f5a <menu+0xd6>
            menu_main(event1);
   80f46:	79fb      	ldrb	r3, [r7, #7]
   80f48:	4618      	mov	r0, r3
   80f4a:	4b0e      	ldr	r3, [pc, #56]	; (80f84 <menu+0x100>)
   80f4c:	4798      	blx	r3
            break;
   80f4e:	e004      	b.n	80f5a <menu+0xd6>
            menu_settings(event1);
   80f50:	79fb      	ldrb	r3, [r7, #7]
   80f52:	4618      	mov	r0, r3
   80f54:	4b0c      	ldr	r3, [pc, #48]	; (80f88 <menu+0x104>)
   80f56:	4798      	blx	r3
            break;
   80f58:	bf00      	nop
    }
}
   80f5a:	bf00      	nop
   80f5c:	3708      	adds	r7, #8
   80f5e:	46bd      	mov	sp, r7
   80f60:	bd80      	pop	{r7, pc}
   80f62:	bf00      	nop
   80f64:	20070190 	.word	0x20070190
   80f68:	20070192 	.word	0x20070192
   80f6c:	2007018e 	.word	0x2007018e
   80f70:	20070b8c 	.word	0x20070b8c
   80f74:	20070b8d 	.word	0x20070b8d
   80f78:	000810d9 	.word	0x000810d9
   80f7c:	00081379 	.word	0x00081379
   80f80:	20070193 	.word	0x20070193
   80f84:	00080f8d 	.word	0x00080f8d
   80f88:	000810c5 	.word	0x000810c5

00080f8c <menu_main>:

void menu_main(event_t event1)
{
   80f8c:	b580      	push	{r7, lr}
   80f8e:	b082      	sub	sp, #8
   80f90:	af00      	add	r7, sp, #0
   80f92:	4603      	mov	r3, r0
   80f94:	71fb      	strb	r3, [r7, #7]
    switch (event1)
   80f96:	79fb      	ldrb	r3, [r7, #7]
   80f98:	2b07      	cmp	r3, #7
   80f9a:	d004      	beq.n	80fa6 <menu_main+0x1a>
   80f9c:	2b0a      	cmp	r3, #10
   80f9e:	d066      	beq.n	8106e <menu_main+0xe2>
   80fa0:	2b04      	cmp	r3, #4
   80fa2:	d052      	beq.n	8104a <menu_main+0xbe>
                }
                print_menu = 1;
            }
            break;
        default:
            break;
   80fa4:	e078      	b.n	81098 <menu_main+0x10c>
            switch (menu_main_column)
   80fa6:	4b43      	ldr	r3, [pc, #268]	; (810b4 <menu_main+0x128>)
   80fa8:	781b      	ldrb	r3, [r3, #0]
   80faa:	2b01      	cmp	r3, #1
   80fac:	d01c      	beq.n	80fe8 <menu_main+0x5c>
   80fae:	2b02      	cmp	r3, #2
   80fb0:	d032      	beq.n	81018 <menu_main+0x8c>
   80fb2:	2b00      	cmp	r3, #0
   80fb4:	d000      	beq.n	80fb8 <menu_main+0x2c>
            break;
   80fb6:	e06f      	b.n	81098 <menu_main+0x10c>
                    switch (act_cursor_line)
   80fb8:	4b3f      	ldr	r3, [pc, #252]	; (810b8 <menu_main+0x12c>)
   80fba:	781b      	ldrb	r3, [r3, #0]
   80fbc:	3b02      	subs	r3, #2
   80fbe:	2b06      	cmp	r3, #6
   80fc0:	d810      	bhi.n	80fe4 <menu_main+0x58>
   80fc2:	a201      	add	r2, pc, #4	; (adr r2, 80fc8 <menu_main+0x3c>)
   80fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80fc8:	00080fe5 	.word	0x00080fe5
   80fcc:	00080fe5 	.word	0x00080fe5
   80fd0:	00080fe5 	.word	0x00080fe5
   80fd4:	00080fe5 	.word	0x00080fe5
   80fd8:	00080fe5 	.word	0x00080fe5
   80fdc:	00080fe5 	.word	0x00080fe5
   80fe0:	00080fe5 	.word	0x00080fe5
                            break;
   80fe4:	bf00      	nop
                    break;
   80fe6:	e02f      	b.n	81048 <menu_main+0xbc>
                    switch (act_cursor_line)
   80fe8:	4b33      	ldr	r3, [pc, #204]	; (810b8 <menu_main+0x12c>)
   80fea:	781b      	ldrb	r3, [r3, #0]
   80fec:	3b02      	subs	r3, #2
   80fee:	2b06      	cmp	r3, #6
   80ff0:	d810      	bhi.n	81014 <menu_main+0x88>
   80ff2:	a201      	add	r2, pc, #4	; (adr r2, 80ff8 <menu_main+0x6c>)
   80ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ff8:	00081015 	.word	0x00081015
   80ffc:	00081015 	.word	0x00081015
   81000:	00081015 	.word	0x00081015
   81004:	00081015 	.word	0x00081015
   81008:	00081015 	.word	0x00081015
   8100c:	00081015 	.word	0x00081015
   81010:	00081015 	.word	0x00081015
                            break;
   81014:	bf00      	nop
                    break;
   81016:	e017      	b.n	81048 <menu_main+0xbc>
                    switch (act_cursor_line)
   81018:	4b27      	ldr	r3, [pc, #156]	; (810b8 <menu_main+0x12c>)
   8101a:	781b      	ldrb	r3, [r3, #0]
   8101c:	3b02      	subs	r3, #2
   8101e:	2b06      	cmp	r3, #6
   81020:	d810      	bhi.n	81044 <menu_main+0xb8>
   81022:	a201      	add	r2, pc, #4	; (adr r2, 81028 <menu_main+0x9c>)
   81024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81028:	00081045 	.word	0x00081045
   8102c:	00081045 	.word	0x00081045
   81030:	00081045 	.word	0x00081045
   81034:	00081045 	.word	0x00081045
   81038:	00081045 	.word	0x00081045
   8103c:	00081045 	.word	0x00081045
   81040:	00081045 	.word	0x00081045
                            break;
   81044:	bf00      	nop
                    break;
   81046:	bf00      	nop
            break;
   81048:	e026      	b.n	81098 <menu_main+0x10c>
            if (act_cursor_line == 1)
   8104a:	4b1b      	ldr	r3, [pc, #108]	; (810b8 <menu_main+0x12c>)
   8104c:	781b      	ldrb	r3, [r3, #0]
   8104e:	2b01      	cmp	r3, #1
   81050:	d11f      	bne.n	81092 <menu_main+0x106>
                if (menu_main_column >= 1)
   81052:	4b18      	ldr	r3, [pc, #96]	; (810b4 <menu_main+0x128>)
   81054:	781b      	ldrb	r3, [r3, #0]
   81056:	2b00      	cmp	r3, #0
   81058:	d005      	beq.n	81066 <menu_main+0xda>
                    menu_main_column--;
   8105a:	4b16      	ldr	r3, [pc, #88]	; (810b4 <menu_main+0x128>)
   8105c:	781b      	ldrb	r3, [r3, #0]
   8105e:	3b01      	subs	r3, #1
   81060:	b2da      	uxtb	r2, r3
   81062:	4b14      	ldr	r3, [pc, #80]	; (810b4 <menu_main+0x128>)
   81064:	701a      	strb	r2, [r3, #0]
                print_menu = 1;
   81066:	4b15      	ldr	r3, [pc, #84]	; (810bc <menu_main+0x130>)
   81068:	2201      	movs	r2, #1
   8106a:	701a      	strb	r2, [r3, #0]
            break;
   8106c:	e011      	b.n	81092 <menu_main+0x106>
            if (act_cursor_line == 1)
   8106e:	4b12      	ldr	r3, [pc, #72]	; (810b8 <menu_main+0x12c>)
   81070:	781b      	ldrb	r3, [r3, #0]
   81072:	2b01      	cmp	r3, #1
   81074:	d10f      	bne.n	81096 <menu_main+0x10a>
                if (menu_main_column <= 1)
   81076:	4b0f      	ldr	r3, [pc, #60]	; (810b4 <menu_main+0x128>)
   81078:	781b      	ldrb	r3, [r3, #0]
   8107a:	2b01      	cmp	r3, #1
   8107c:	d805      	bhi.n	8108a <menu_main+0xfe>
                    menu_main_column++;
   8107e:	4b0d      	ldr	r3, [pc, #52]	; (810b4 <menu_main+0x128>)
   81080:	781b      	ldrb	r3, [r3, #0]
   81082:	3301      	adds	r3, #1
   81084:	b2da      	uxtb	r2, r3
   81086:	4b0b      	ldr	r3, [pc, #44]	; (810b4 <menu_main+0x128>)
   81088:	701a      	strb	r2, [r3, #0]
                print_menu = 1;
   8108a:	4b0c      	ldr	r3, [pc, #48]	; (810bc <menu_main+0x130>)
   8108c:	2201      	movs	r2, #1
   8108e:	701a      	strb	r2, [r3, #0]
            break;
   81090:	e001      	b.n	81096 <menu_main+0x10a>
            break;
   81092:	bf00      	nop
   81094:	e000      	b.n	81098 <menu_main+0x10c>
            break;
   81096:	bf00      	nop
    }
	
    if (print_menu)
   81098:	4b08      	ldr	r3, [pc, #32]	; (810bc <menu_main+0x130>)
   8109a:	781b      	ldrb	r3, [r3, #0]
   8109c:	2b00      	cmp	r3, #0
   8109e:	d004      	beq.n	810aa <menu_main+0x11e>
    {
        print_menu = 0;
   810a0:	4b06      	ldr	r3, [pc, #24]	; (810bc <menu_main+0x130>)
   810a2:	2200      	movs	r2, #0
   810a4:	701a      	strb	r2, [r3, #0]
        print_menu_main();
   810a6:	4b06      	ldr	r3, [pc, #24]	; (810c0 <menu_main+0x134>)
   810a8:	4798      	blx	r3
    }
}
   810aa:	bf00      	nop
   810ac:	3708      	adds	r7, #8
   810ae:	46bd      	mov	sp, r7
   810b0:	bd80      	pop	{r7, pc}
   810b2:	bf00      	nop
   810b4:	20070194 	.word	0x20070194
   810b8:	20070190 	.word	0x20070190
   810bc:	2007018c 	.word	0x2007018c
   810c0:	000810d9 	.word	0x000810d9

000810c4 <menu_settings>:

void menu_settings(event_t event1)
{
   810c4:	b480      	push	{r7}
   810c6:	b083      	sub	sp, #12
   810c8:	af00      	add	r7, sp, #0
   810ca:	4603      	mov	r3, r0
   810cc:	71fb      	strb	r3, [r7, #7]
	
}
   810ce:	bf00      	nop
   810d0:	370c      	adds	r7, #12
   810d2:	46bd      	mov	sp, r7
   810d4:	bc80      	pop	{r7}
   810d6:	4770      	bx	lr

000810d8 <print_menu_main>:

void print_menu_main(void)
{
   810d8:	b580      	push	{r7, lr}
   810da:	af00      	add	r7, sp, #0
    lcd_clear();
   810dc:	4b8b      	ldr	r3, [pc, #556]	; (8130c <print_menu_main+0x234>)
   810de:	4798      	blx	r3
	
    switch(menu_main_column)
   810e0:	4b8b      	ldr	r3, [pc, #556]	; (81310 <print_menu_main+0x238>)
   810e2:	781b      	ldrb	r3, [r3, #0]
   810e4:	2b01      	cmp	r3, #1
   810e6:	d068      	beq.n	811ba <print_menu_main+0xe2>
   810e8:	2b02      	cmp	r3, #2
   810ea:	f000 80b7 	beq.w	8125c <print_menu_main+0x184>
   810ee:	2b00      	cmp	r3, #0
   810f0:	f040 8105 	bne.w	812fe <print_menu_main+0x226>
    {
        case 0:
            print_s(1 - menu_main_scroll, 3, "Settings  ");
   810f4:	4b87      	ldr	r3, [pc, #540]	; (81314 <print_menu_main+0x23c>)
   810f6:	781b      	ldrb	r3, [r3, #0]
   810f8:	f1c3 0301 	rsb	r3, r3, #1
   810fc:	b2db      	uxtb	r3, r3
   810fe:	4a86      	ldr	r2, [pc, #536]	; (81318 <print_menu_main+0x240>)
   81100:	2103      	movs	r1, #3
   81102:	4618      	mov	r0, r3
   81104:	4b85      	ldr	r3, [pc, #532]	; (8131c <print_menu_main+0x244>)
   81106:	4798      	blx	r3
            sprintf(sprintf_cache, "Robot ID: %1d", rbt_id);
   81108:	4b85      	ldr	r3, [pc, #532]	; (81320 <print_menu_main+0x248>)
   8110a:	f993 3000 	ldrsb.w	r3, [r3]
   8110e:	461a      	mov	r2, r3
   81110:	4984      	ldr	r1, [pc, #528]	; (81324 <print_menu_main+0x24c>)
   81112:	4885      	ldr	r0, [pc, #532]	; (81328 <print_menu_main+0x250>)
   81114:	4b85      	ldr	r3, [pc, #532]	; (8132c <print_menu_main+0x254>)
   81116:	4798      	blx	r3
            print_s(2 - menu_main_scroll, 1, sprintf_cache);
   81118:	4b7e      	ldr	r3, [pc, #504]	; (81314 <print_menu_main+0x23c>)
   8111a:	781b      	ldrb	r3, [r3, #0]
   8111c:	f1c3 0302 	rsb	r3, r3, #2
   81120:	b2db      	uxtb	r3, r3
   81122:	4a81      	ldr	r2, [pc, #516]	; (81328 <print_menu_main+0x250>)
   81124:	2101      	movs	r1, #1
   81126:	4618      	mov	r0, r3
   81128:	4b7c      	ldr	r3, [pc, #496]	; (8131c <print_menu_main+0x244>)
   8112a:	4798      	blx	r3
            sprintf(sprintf_cache, "Speed: %2d", 15);	//speed_preset
   8112c:	220f      	movs	r2, #15
   8112e:	4980      	ldr	r1, [pc, #512]	; (81330 <print_menu_main+0x258>)
   81130:	487d      	ldr	r0, [pc, #500]	; (81328 <print_menu_main+0x250>)
   81132:	4b7e      	ldr	r3, [pc, #504]	; (8132c <print_menu_main+0x254>)
   81134:	4798      	blx	r3
            print_s(3 - menu_main_scroll, 1, sprintf_cache);
   81136:	4b77      	ldr	r3, [pc, #476]	; (81314 <print_menu_main+0x23c>)
   81138:	781b      	ldrb	r3, [r3, #0]
   8113a:	f1c3 0303 	rsb	r3, r3, #3
   8113e:	b2db      	uxtb	r3, r3
   81140:	4a79      	ldr	r2, [pc, #484]	; (81328 <print_menu_main+0x250>)
   81142:	2101      	movs	r1, #1
   81144:	4618      	mov	r0, r3
   81146:	4b75      	ldr	r3, [pc, #468]	; (8131c <print_menu_main+0x244>)
   81148:	4798      	blx	r3
            sprintf(sprintf_cache, "WIFI: %1d", 1);	//rpi_tx.info.wifi
   8114a:	2201      	movs	r2, #1
   8114c:	4979      	ldr	r1, [pc, #484]	; (81334 <print_menu_main+0x25c>)
   8114e:	4876      	ldr	r0, [pc, #472]	; (81328 <print_menu_main+0x250>)
   81150:	4b76      	ldr	r3, [pc, #472]	; (8132c <print_menu_main+0x254>)
   81152:	4798      	blx	r3
            print_s(4 - menu_main_scroll, 1, sprintf_cache);
   81154:	4b6f      	ldr	r3, [pc, #444]	; (81314 <print_menu_main+0x23c>)
   81156:	781b      	ldrb	r3, [r3, #0]
   81158:	f1c3 0304 	rsb	r3, r3, #4
   8115c:	b2db      	uxtb	r3, r3
   8115e:	4a72      	ldr	r2, [pc, #456]	; (81328 <print_menu_main+0x250>)
   81160:	2101      	movs	r1, #1
   81162:	4618      	mov	r0, r3
   81164:	4b6d      	ldr	r3, [pc, #436]	; (8131c <print_menu_main+0x244>)
   81166:	4798      	blx	r3
            print_s(5 - menu_main_scroll, 1, "Calibrate");
   81168:	4b6a      	ldr	r3, [pc, #424]	; (81314 <print_menu_main+0x23c>)
   8116a:	781b      	ldrb	r3, [r3, #0]
   8116c:	f1c3 0305 	rsb	r3, r3, #5
   81170:	b2db      	uxtb	r3, r3
   81172:	4a71      	ldr	r2, [pc, #452]	; (81338 <print_menu_main+0x260>)
   81174:	2101      	movs	r1, #1
   81176:	4618      	mov	r0, r3
   81178:	4b68      	ldr	r3, [pc, #416]	; (8131c <print_menu_main+0x244>)
   8117a:	4798      	blx	r3
            print_s(6 - menu_main_scroll, 1, "Set field size ref");
   8117c:	4b65      	ldr	r3, [pc, #404]	; (81314 <print_menu_main+0x23c>)
   8117e:	781b      	ldrb	r3, [r3, #0]
   81180:	f1c3 0306 	rsb	r3, r3, #6
   81184:	b2db      	uxtb	r3, r3
   81186:	4a6d      	ldr	r2, [pc, #436]	; (8133c <print_menu_main+0x264>)
   81188:	2101      	movs	r1, #1
   8118a:	4618      	mov	r0, r3
   8118c:	4b63      	ldr	r3, [pc, #396]	; (8131c <print_menu_main+0x244>)
   8118e:	4798      	blx	r3
            print_s(7 - menu_main_scroll, 1, "");
   81190:	4b60      	ldr	r3, [pc, #384]	; (81314 <print_menu_main+0x23c>)
   81192:	781b      	ldrb	r3, [r3, #0]
   81194:	f1c3 0307 	rsb	r3, r3, #7
   81198:	b2db      	uxtb	r3, r3
   8119a:	4a69      	ldr	r2, [pc, #420]	; (81340 <print_menu_main+0x268>)
   8119c:	2101      	movs	r1, #1
   8119e:	4618      	mov	r0, r3
   811a0:	4b5e      	ldr	r3, [pc, #376]	; (8131c <print_menu_main+0x244>)
   811a2:	4798      	blx	r3
            print_s(8 - menu_main_scroll, 1, "");
   811a4:	4b5b      	ldr	r3, [pc, #364]	; (81314 <print_menu_main+0x23c>)
   811a6:	781b      	ldrb	r3, [r3, #0]
   811a8:	f1c3 0308 	rsb	r3, r3, #8
   811ac:	b2db      	uxtb	r3, r3
   811ae:	4a64      	ldr	r2, [pc, #400]	; (81340 <print_menu_main+0x268>)
   811b0:	2101      	movs	r1, #1
   811b2:	4618      	mov	r0, r3
   811b4:	4b59      	ldr	r3, [pc, #356]	; (8131c <print_menu_main+0x244>)
   811b6:	4798      	blx	r3
            break;
   811b8:	e0a1      	b.n	812fe <print_menu_main+0x226>
        case 1:
            print_s(1 - menu_main_scroll, 3, "  Match  ");
   811ba:	4b56      	ldr	r3, [pc, #344]	; (81314 <print_menu_main+0x23c>)
   811bc:	781b      	ldrb	r3, [r3, #0]
   811be:	f1c3 0301 	rsb	r3, r3, #1
   811c2:	b2db      	uxtb	r3, r3
   811c4:	4a5f      	ldr	r2, [pc, #380]	; (81344 <print_menu_main+0x26c>)
   811c6:	2103      	movs	r1, #3
   811c8:	4618      	mov	r0, r3
   811ca:	4b54      	ldr	r3, [pc, #336]	; (8131c <print_menu_main+0x244>)
   811cc:	4798      	blx	r3
            print_s(2 - menu_main_scroll, 1, "Start match");
   811ce:	4b51      	ldr	r3, [pc, #324]	; (81314 <print_menu_main+0x23c>)
   811d0:	781b      	ldrb	r3, [r3, #0]
   811d2:	f1c3 0302 	rsb	r3, r3, #2
   811d6:	b2db      	uxtb	r3, r3
   811d8:	4a5b      	ldr	r2, [pc, #364]	; (81348 <print_menu_main+0x270>)
   811da:	2101      	movs	r1, #1
   811dc:	4618      	mov	r0, r3
   811de:	4b4f      	ldr	r3, [pc, #316]	; (8131c <print_menu_main+0x244>)
   811e0:	4798      	blx	r3
            print_s(3 - menu_main_scroll, 1, "Sensor values");
   811e2:	4b4c      	ldr	r3, [pc, #304]	; (81314 <print_menu_main+0x23c>)
   811e4:	781b      	ldrb	r3, [r3, #0]
   811e6:	f1c3 0303 	rsb	r3, r3, #3
   811ea:	b2db      	uxtb	r3, r3
   811ec:	4a57      	ldr	r2, [pc, #348]	; (8134c <print_menu_main+0x274>)
   811ee:	2101      	movs	r1, #1
   811f0:	4618      	mov	r0, r3
   811f2:	4b4a      	ldr	r3, [pc, #296]	; (8131c <print_menu_main+0x244>)
   811f4:	4798      	blx	r3
            print_s(4 - menu_main_scroll, 1, "Drive angle pid");
   811f6:	4b47      	ldr	r3, [pc, #284]	; (81314 <print_menu_main+0x23c>)
   811f8:	781b      	ldrb	r3, [r3, #0]
   811fa:	f1c3 0304 	rsb	r3, r3, #4
   811fe:	b2db      	uxtb	r3, r3
   81200:	4a53      	ldr	r2, [pc, #332]	; (81350 <print_menu_main+0x278>)
   81202:	2101      	movs	r1, #1
   81204:	4618      	mov	r0, r3
   81206:	4b45      	ldr	r3, [pc, #276]	; (8131c <print_menu_main+0x244>)
   81208:	4798      	blx	r3
            print_s(5 - menu_main_scroll, 1, "");
   8120a:	4b42      	ldr	r3, [pc, #264]	; (81314 <print_menu_main+0x23c>)
   8120c:	781b      	ldrb	r3, [r3, #0]
   8120e:	f1c3 0305 	rsb	r3, r3, #5
   81212:	b2db      	uxtb	r3, r3
   81214:	4a4a      	ldr	r2, [pc, #296]	; (81340 <print_menu_main+0x268>)
   81216:	2101      	movs	r1, #1
   81218:	4618      	mov	r0, r3
   8121a:	4b40      	ldr	r3, [pc, #256]	; (8131c <print_menu_main+0x244>)
   8121c:	4798      	blx	r3
            print_s(6 - menu_main_scroll, 1, "");
   8121e:	4b3d      	ldr	r3, [pc, #244]	; (81314 <print_menu_main+0x23c>)
   81220:	781b      	ldrb	r3, [r3, #0]
   81222:	f1c3 0306 	rsb	r3, r3, #6
   81226:	b2db      	uxtb	r3, r3
   81228:	4a45      	ldr	r2, [pc, #276]	; (81340 <print_menu_main+0x268>)
   8122a:	2101      	movs	r1, #1
   8122c:	4618      	mov	r0, r3
   8122e:	4b3b      	ldr	r3, [pc, #236]	; (8131c <print_menu_main+0x244>)
   81230:	4798      	blx	r3
            print_s(7 - menu_main_scroll, 1, "");
   81232:	4b38      	ldr	r3, [pc, #224]	; (81314 <print_menu_main+0x23c>)
   81234:	781b      	ldrb	r3, [r3, #0]
   81236:	f1c3 0307 	rsb	r3, r3, #7
   8123a:	b2db      	uxtb	r3, r3
   8123c:	4a40      	ldr	r2, [pc, #256]	; (81340 <print_menu_main+0x268>)
   8123e:	2101      	movs	r1, #1
   81240:	4618      	mov	r0, r3
   81242:	4b36      	ldr	r3, [pc, #216]	; (8131c <print_menu_main+0x244>)
   81244:	4798      	blx	r3
            print_s(8 - menu_main_scroll, 1, "");
   81246:	4b33      	ldr	r3, [pc, #204]	; (81314 <print_menu_main+0x23c>)
   81248:	781b      	ldrb	r3, [r3, #0]
   8124a:	f1c3 0308 	rsb	r3, r3, #8
   8124e:	b2db      	uxtb	r3, r3
   81250:	4a3b      	ldr	r2, [pc, #236]	; (81340 <print_menu_main+0x268>)
   81252:	2101      	movs	r1, #1
   81254:	4618      	mov	r0, r3
   81256:	4b31      	ldr	r3, [pc, #196]	; (8131c <print_menu_main+0x244>)
   81258:	4798      	blx	r3
            break;
   8125a:	e050      	b.n	812fe <print_menu_main+0x226>
        case 2:
            print_s(1 - menu_main_scroll, 3, "  Tests");
   8125c:	4b2d      	ldr	r3, [pc, #180]	; (81314 <print_menu_main+0x23c>)
   8125e:	781b      	ldrb	r3, [r3, #0]
   81260:	f1c3 0301 	rsb	r3, r3, #1
   81264:	b2db      	uxtb	r3, r3
   81266:	4a3b      	ldr	r2, [pc, #236]	; (81354 <print_menu_main+0x27c>)
   81268:	2103      	movs	r1, #3
   8126a:	4618      	mov	r0, r3
   8126c:	4b2b      	ldr	r3, [pc, #172]	; (8131c <print_menu_main+0x244>)
   8126e:	4798      	blx	r3
            print_s(2 - menu_main_scroll, 1, "Turn to start");
   81270:	4b28      	ldr	r3, [pc, #160]	; (81314 <print_menu_main+0x23c>)
   81272:	781b      	ldrb	r3, [r3, #0]
   81274:	f1c3 0302 	rsb	r3, r3, #2
   81278:	b2db      	uxtb	r3, r3
   8127a:	4a37      	ldr	r2, [pc, #220]	; (81358 <print_menu_main+0x280>)
   8127c:	2101      	movs	r1, #1
   8127e:	4618      	mov	r0, r3
   81280:	4b26      	ldr	r3, [pc, #152]	; (8131c <print_menu_main+0x244>)
   81282:	4798      	blx	r3
            print_s(3 - menu_main_scroll, 1, "Move to middle");
   81284:	4b23      	ldr	r3, [pc, #140]	; (81314 <print_menu_main+0x23c>)
   81286:	781b      	ldrb	r3, [r3, #0]
   81288:	f1c3 0303 	rsb	r3, r3, #3
   8128c:	b2db      	uxtb	r3, r3
   8128e:	4a33      	ldr	r2, [pc, #204]	; (8135c <print_menu_main+0x284>)
   81290:	2101      	movs	r1, #1
   81292:	4618      	mov	r0, r3
   81294:	4b21      	ldr	r3, [pc, #132]	; (8131c <print_menu_main+0x244>)
   81296:	4798      	blx	r3
            print_s(4 - menu_main_scroll, 1, "Move to ball");
   81298:	4b1e      	ldr	r3, [pc, #120]	; (81314 <print_menu_main+0x23c>)
   8129a:	781b      	ldrb	r3, [r3, #0]
   8129c:	f1c3 0304 	rsb	r3, r3, #4
   812a0:	b2db      	uxtb	r3, r3
   812a2:	4a2f      	ldr	r2, [pc, #188]	; (81360 <print_menu_main+0x288>)
   812a4:	2101      	movs	r1, #1
   812a6:	4618      	mov	r0, r3
   812a8:	4b1c      	ldr	r3, [pc, #112]	; (8131c <print_menu_main+0x244>)
   812aa:	4798      	blx	r3
            print_s(5 - menu_main_scroll, 1, "RPI");
   812ac:	4b19      	ldr	r3, [pc, #100]	; (81314 <print_menu_main+0x23c>)
   812ae:	781b      	ldrb	r3, [r3, #0]
   812b0:	f1c3 0305 	rsb	r3, r3, #5
   812b4:	b2db      	uxtb	r3, r3
   812b6:	4a2b      	ldr	r2, [pc, #172]	; (81364 <print_menu_main+0x28c>)
   812b8:	2101      	movs	r1, #1
   812ba:	4618      	mov	r0, r3
   812bc:	4b17      	ldr	r3, [pc, #92]	; (8131c <print_menu_main+0x244>)
   812be:	4798      	blx	r3
            print_s(6 - menu_main_scroll, 1, "Stop on line");
   812c0:	4b14      	ldr	r3, [pc, #80]	; (81314 <print_menu_main+0x23c>)
   812c2:	781b      	ldrb	r3, [r3, #0]
   812c4:	f1c3 0306 	rsb	r3, r3, #6
   812c8:	b2db      	uxtb	r3, r3
   812ca:	4a27      	ldr	r2, [pc, #156]	; (81368 <print_menu_main+0x290>)
   812cc:	2101      	movs	r1, #1
   812ce:	4618      	mov	r0, r3
   812d0:	4b12      	ldr	r3, [pc, #72]	; (8131c <print_menu_main+0x244>)
   812d2:	4798      	blx	r3
            print_s(7 - menu_main_scroll, 1, "Encoder test");
   812d4:	4b0f      	ldr	r3, [pc, #60]	; (81314 <print_menu_main+0x23c>)
   812d6:	781b      	ldrb	r3, [r3, #0]
   812d8:	f1c3 0307 	rsb	r3, r3, #7
   812dc:	b2db      	uxtb	r3, r3
   812de:	4a23      	ldr	r2, [pc, #140]	; (8136c <print_menu_main+0x294>)
   812e0:	2101      	movs	r1, #1
   812e2:	4618      	mov	r0, r3
   812e4:	4b0d      	ldr	r3, [pc, #52]	; (8131c <print_menu_main+0x244>)
   812e6:	4798      	blx	r3
            print_s(8 - menu_main_scroll, 1, "");
   812e8:	4b0a      	ldr	r3, [pc, #40]	; (81314 <print_menu_main+0x23c>)
   812ea:	781b      	ldrb	r3, [r3, #0]
   812ec:	f1c3 0308 	rsb	r3, r3, #8
   812f0:	b2db      	uxtb	r3, r3
   812f2:	4a13      	ldr	r2, [pc, #76]	; (81340 <print_menu_main+0x268>)
   812f4:	2101      	movs	r1, #1
   812f6:	4618      	mov	r0, r3
   812f8:	4b08      	ldr	r3, [pc, #32]	; (8131c <print_menu_main+0x244>)
   812fa:	4798      	blx	r3
            break;
   812fc:	bf00      	nop
    }
    
    print_cursor();
   812fe:	4b1c      	ldr	r3, [pc, #112]	; (81370 <print_menu_main+0x298>)
   81300:	4798      	blx	r3
    update_battery(1);
   81302:	2001      	movs	r0, #1
   81304:	4b1b      	ldr	r3, [pc, #108]	; (81374 <print_menu_main+0x29c>)
   81306:	4798      	blx	r3
}
   81308:	bf00      	nop
   8130a:	bd80      	pop	{r7, pc}
   8130c:	00080be1 	.word	0x00080be1
   81310:	20070194 	.word	0x20070194
   81314:	20070b8d 	.word	0x20070b8d
   81318:	00087cc0 	.word	0x00087cc0
   8131c:	00080c01 	.word	0x00080c01
   81320:	2007018d 	.word	0x2007018d
   81324:	00087ccc 	.word	0x00087ccc
   81328:	20070c04 	.word	0x20070c04
   8132c:	00083871 	.word	0x00083871
   81330:	00087cdc 	.word	0x00087cdc
   81334:	00087ce8 	.word	0x00087ce8
   81338:	00087cf4 	.word	0x00087cf4
   8133c:	00087d00 	.word	0x00087d00
   81340:	00087d14 	.word	0x00087d14
   81344:	00087d18 	.word	0x00087d18
   81348:	00087d24 	.word	0x00087d24
   8134c:	00087d30 	.word	0x00087d30
   81350:	00087d40 	.word	0x00087d40
   81354:	00087d50 	.word	0x00087d50
   81358:	00087d58 	.word	0x00087d58
   8135c:	00087d68 	.word	0x00087d68
   81360:	00087d78 	.word	0x00087d78
   81364:	00087d88 	.word	0x00087d88
   81368:	00087d8c 	.word	0x00087d8c
   8136c:	00087d9c 	.word	0x00087d9c
   81370:	00081379 	.word	0x00081379
   81374:	00081889 	.word	0x00081889

00081378 <print_cursor>:

void print_cursor(void)
{
   81378:	b580      	push	{r7, lr}
   8137a:	af00      	add	r7, sp, #0
    if (act_menu == MENU_MAIN && act_cursor_line == 1)
   8137c:	4b39      	ldr	r3, [pc, #228]	; (81464 <print_cursor+0xec>)
   8137e:	781b      	ldrb	r3, [r3, #0]
   81380:	2b00      	cmp	r3, #0
   81382:	d133      	bne.n	813ec <print_cursor+0x74>
   81384:	4b38      	ldr	r3, [pc, #224]	; (81468 <print_cursor+0xf0>)
   81386:	781b      	ldrb	r3, [r3, #0]
   81388:	2b01      	cmp	r3, #1
   8138a:	d12f      	bne.n	813ec <print_cursor+0x74>
    {
        switch (menu_main_column)
   8138c:	4b37      	ldr	r3, [pc, #220]	; (8146c <print_cursor+0xf4>)
   8138e:	781b      	ldrb	r3, [r3, #0]
   81390:	2b01      	cmp	r3, #1
   81392:	d00f      	beq.n	813b4 <print_cursor+0x3c>
   81394:	2b02      	cmp	r3, #2
   81396:	d01d      	beq.n	813d4 <print_cursor+0x5c>
   81398:	2b00      	cmp	r3, #0
   8139a:	d000      	beq.n	8139e <print_cursor+0x26>
            case 2:
                print_s(1, 3, "<");
                print_s(2, 0, " ");
                break;
            default:
                break;
   8139c:	e025      	b.n	813ea <print_cursor+0x72>
                print_s(1, 12, ">");
   8139e:	4a34      	ldr	r2, [pc, #208]	; (81470 <print_cursor+0xf8>)
   813a0:	210c      	movs	r1, #12
   813a2:	2001      	movs	r0, #1
   813a4:	4b33      	ldr	r3, [pc, #204]	; (81474 <print_cursor+0xfc>)
   813a6:	4798      	blx	r3
                print_s(2, 0, " ");
   813a8:	4a33      	ldr	r2, [pc, #204]	; (81478 <print_cursor+0x100>)
   813aa:	2100      	movs	r1, #0
   813ac:	2002      	movs	r0, #2
   813ae:	4b31      	ldr	r3, [pc, #196]	; (81474 <print_cursor+0xfc>)
   813b0:	4798      	blx	r3
                break;
   813b2:	e01a      	b.n	813ea <print_cursor+0x72>
                print_s(1, 3, "<");
   813b4:	4a31      	ldr	r2, [pc, #196]	; (8147c <print_cursor+0x104>)
   813b6:	2103      	movs	r1, #3
   813b8:	2001      	movs	r0, #1
   813ba:	4b2e      	ldr	r3, [pc, #184]	; (81474 <print_cursor+0xfc>)
   813bc:	4798      	blx	r3
                print_s(1, 11, ">");
   813be:	4a2c      	ldr	r2, [pc, #176]	; (81470 <print_cursor+0xf8>)
   813c0:	210b      	movs	r1, #11
   813c2:	2001      	movs	r0, #1
   813c4:	4b2b      	ldr	r3, [pc, #172]	; (81474 <print_cursor+0xfc>)
   813c6:	4798      	blx	r3
                print_s(2, 0, " ");
   813c8:	4a2b      	ldr	r2, [pc, #172]	; (81478 <print_cursor+0x100>)
   813ca:	2100      	movs	r1, #0
   813cc:	2002      	movs	r0, #2
   813ce:	4b29      	ldr	r3, [pc, #164]	; (81474 <print_cursor+0xfc>)
   813d0:	4798      	blx	r3
                break;
   813d2:	e00a      	b.n	813ea <print_cursor+0x72>
                print_s(1, 3, "<");
   813d4:	4a29      	ldr	r2, [pc, #164]	; (8147c <print_cursor+0x104>)
   813d6:	2103      	movs	r1, #3
   813d8:	2001      	movs	r0, #1
   813da:	4b26      	ldr	r3, [pc, #152]	; (81474 <print_cursor+0xfc>)
   813dc:	4798      	blx	r3
                print_s(2, 0, " ");
   813de:	4a26      	ldr	r2, [pc, #152]	; (81478 <print_cursor+0x100>)
   813e0:	2100      	movs	r1, #0
   813e2:	2002      	movs	r0, #2
   813e4:	4b23      	ldr	r3, [pc, #140]	; (81474 <print_cursor+0xfc>)
   813e6:	4798      	blx	r3
                break;
   813e8:	bf00      	nop
        }
    }
   813ea:	e031      	b.n	81450 <print_cursor+0xd8>
    else
    {
        if (prev_cursor_line == 1)
   813ec:	4b24      	ldr	r3, [pc, #144]	; (81480 <print_cursor+0x108>)
   813ee:	781b      	ldrb	r3, [r3, #0]
   813f0:	2b01      	cmp	r3, #1
   813f2:	d11f      	bne.n	81434 <print_cursor+0xbc>
        {
            switch (menu_main_column)
   813f4:	4b1d      	ldr	r3, [pc, #116]	; (8146c <print_cursor+0xf4>)
   813f6:	781b      	ldrb	r3, [r3, #0]
   813f8:	2b01      	cmp	r3, #1
   813fa:	d00a      	beq.n	81412 <print_cursor+0x9a>
   813fc:	2b02      	cmp	r3, #2
   813fe:	d013      	beq.n	81428 <print_cursor+0xb0>
   81400:	2b00      	cmp	r3, #0
   81402:	d000      	beq.n	81406 <print_cursor+0x8e>
                    break;
                case 2:
                    print_s(1, 3, " ");
                    break;
                default:
                    break;
   81404:	e016      	b.n	81434 <print_cursor+0xbc>
                    print_s(1, 12, " ");
   81406:	4a1c      	ldr	r2, [pc, #112]	; (81478 <print_cursor+0x100>)
   81408:	210c      	movs	r1, #12
   8140a:	2001      	movs	r0, #1
   8140c:	4b19      	ldr	r3, [pc, #100]	; (81474 <print_cursor+0xfc>)
   8140e:	4798      	blx	r3
                    break;
   81410:	e010      	b.n	81434 <print_cursor+0xbc>
                    print_s(1, 3, " ");
   81412:	4a19      	ldr	r2, [pc, #100]	; (81478 <print_cursor+0x100>)
   81414:	2103      	movs	r1, #3
   81416:	2001      	movs	r0, #1
   81418:	4b16      	ldr	r3, [pc, #88]	; (81474 <print_cursor+0xfc>)
   8141a:	4798      	blx	r3
                    print_s(1, 11, " ");
   8141c:	4a16      	ldr	r2, [pc, #88]	; (81478 <print_cursor+0x100>)
   8141e:	210b      	movs	r1, #11
   81420:	2001      	movs	r0, #1
   81422:	4b14      	ldr	r3, [pc, #80]	; (81474 <print_cursor+0xfc>)
   81424:	4798      	blx	r3
                    break;
   81426:	e005      	b.n	81434 <print_cursor+0xbc>
                    print_s(1, 3, " ");
   81428:	4a13      	ldr	r2, [pc, #76]	; (81478 <print_cursor+0x100>)
   8142a:	2103      	movs	r1, #3
   8142c:	2001      	movs	r0, #1
   8142e:	4b11      	ldr	r3, [pc, #68]	; (81474 <print_cursor+0xfc>)
   81430:	4798      	blx	r3
                    break;
   81432:	bf00      	nop
            }
        }
        
        print_s(prev_cursor_line_on_lcd, 0, " ");
   81434:	4b13      	ldr	r3, [pc, #76]	; (81484 <print_cursor+0x10c>)
   81436:	781b      	ldrb	r3, [r3, #0]
   81438:	4a0f      	ldr	r2, [pc, #60]	; (81478 <print_cursor+0x100>)
   8143a:	2100      	movs	r1, #0
   8143c:	4618      	mov	r0, r3
   8143e:	4b0d      	ldr	r3, [pc, #52]	; (81474 <print_cursor+0xfc>)
   81440:	4798      	blx	r3
        print_s(act_cursor_line_on_lcd, 0, ">");
   81442:	4b11      	ldr	r3, [pc, #68]	; (81488 <print_cursor+0x110>)
   81444:	781b      	ldrb	r3, [r3, #0]
   81446:	4a0a      	ldr	r2, [pc, #40]	; (81470 <print_cursor+0xf8>)
   81448:	2100      	movs	r1, #0
   8144a:	4618      	mov	r0, r3
   8144c:	4b09      	ldr	r3, [pc, #36]	; (81474 <print_cursor+0xfc>)
   8144e:	4798      	blx	r3
    }
    
    prev_cursor_line = act_cursor_line;
   81450:	4b05      	ldr	r3, [pc, #20]	; (81468 <print_cursor+0xf0>)
   81452:	781a      	ldrb	r2, [r3, #0]
   81454:	4b0a      	ldr	r3, [pc, #40]	; (81480 <print_cursor+0x108>)
   81456:	701a      	strb	r2, [r3, #0]
    prev_cursor_line_on_lcd = act_cursor_line_on_lcd;
   81458:	4b0b      	ldr	r3, [pc, #44]	; (81488 <print_cursor+0x110>)
   8145a:	781a      	ldrb	r2, [r3, #0]
   8145c:	4b09      	ldr	r3, [pc, #36]	; (81484 <print_cursor+0x10c>)
   8145e:	701a      	strb	r2, [r3, #0]
}
   81460:	bf00      	nop
   81462:	bd80      	pop	{r7, pc}
   81464:	20070b8c 	.word	0x20070b8c
   81468:	20070190 	.word	0x20070190
   8146c:	20070194 	.word	0x20070194
   81470:	00087dac 	.word	0x00087dac
   81474:	00080c01 	.word	0x00080c01
   81478:	00087db0 	.word	0x00087db0
   8147c:	00087db4 	.word	0x00087db4
   81480:	20070191 	.word	0x20070191
   81484:	2007018f 	.word	0x2007018f
   81488:	2007018e 	.word	0x2007018e

0008148c <button_events>:

event_t button_events(void)
{
   8148c:	b580      	push	{r7, lr}
   8148e:	b082      	sub	sp, #8
   81490:	af00      	add	r7, sp, #0
    event_t nextEvent = EVENT_NO_EVENT;
   81492:	2300      	movs	r3, #0
   81494:	71fb      	strb	r3, [r7, #7]

    if (getTicks() >= (ticks_button_update + 30))
   81496:	4b88      	ldr	r3, [pc, #544]	; (816b8 <button_events+0x22c>)
   81498:	4798      	blx	r3
   8149a:	4602      	mov	r2, r0
   8149c:	4b87      	ldr	r3, [pc, #540]	; (816bc <button_events+0x230>)
   8149e:	681b      	ldr	r3, [r3, #0]
   814a0:	331e      	adds	r3, #30
   814a2:	429a      	cmp	r2, r3
   814a4:	f0c0 814a 	bcc.w	8173c <button_events+0x2b0>
    {
        ticks_button_update = getTicks();
   814a8:	4b83      	ldr	r3, [pc, #524]	; (816b8 <button_events+0x22c>)
   814aa:	4798      	blx	r3
   814ac:	4602      	mov	r2, r0
   814ae:	4b83      	ldr	r3, [pc, #524]	; (816bc <button_events+0x230>)
   814b0:	601a      	str	r2, [r3, #0]
        
        pb_up_act = ioport_get_pin_level(PB_UP);
   814b2:	2060      	movs	r0, #96	; 0x60
   814b4:	4b82      	ldr	r3, [pc, #520]	; (816c0 <button_events+0x234>)
   814b6:	4798      	blx	r3
   814b8:	4603      	mov	r3, r0
   814ba:	461a      	mov	r2, r3
   814bc:	4b81      	ldr	r3, [pc, #516]	; (816c4 <button_events+0x238>)
   814be:	701a      	strb	r2, [r3, #0]
        pb_left_act = ioport_get_pin_level(PB_LEFT);
   814c0:	2061      	movs	r0, #97	; 0x61
   814c2:	4b7f      	ldr	r3, [pc, #508]	; (816c0 <button_events+0x234>)
   814c4:	4798      	blx	r3
   814c6:	4603      	mov	r3, r0
   814c8:	461a      	mov	r2, r3
   814ca:	4b7f      	ldr	r3, [pc, #508]	; (816c8 <button_events+0x23c>)
   814cc:	701a      	strb	r2, [r3, #0]
        pb_mid_act = ioport_get_pin_level(PB_MID);
   814ce:	2062      	movs	r0, #98	; 0x62
   814d0:	4b7b      	ldr	r3, [pc, #492]	; (816c0 <button_events+0x234>)
   814d2:	4798      	blx	r3
   814d4:	4603      	mov	r3, r0
   814d6:	461a      	mov	r2, r3
   814d8:	4b7c      	ldr	r3, [pc, #496]	; (816cc <button_events+0x240>)
   814da:	701a      	strb	r2, [r3, #0]
        pb_right_act = ioport_get_pin_level(PB_RIGHT);
   814dc:	2063      	movs	r0, #99	; 0x63
   814de:	4b78      	ldr	r3, [pc, #480]	; (816c0 <button_events+0x234>)
   814e0:	4798      	blx	r3
   814e2:	4603      	mov	r3, r0
   814e4:	461a      	mov	r2, r3
   814e6:	4b7a      	ldr	r3, [pc, #488]	; (816d0 <button_events+0x244>)
   814e8:	701a      	strb	r2, [r3, #0]
        pb_down_act = ioport_get_pin_level(PB_DOWN);
   814ea:	2064      	movs	r0, #100	; 0x64
   814ec:	4b74      	ldr	r3, [pc, #464]	; (816c0 <button_events+0x234>)
   814ee:	4798      	blx	r3
   814f0:	4603      	mov	r3, r0
   814f2:	461a      	mov	r2, r3
   814f4:	4b77      	ldr	r3, [pc, #476]	; (816d4 <button_events+0x248>)
   814f6:	701a      	strb	r2, [r3, #0]
        pb_return_act = ioport_get_pin_level(PB_RETURN);
   814f8:	2065      	movs	r0, #101	; 0x65
   814fa:	4b71      	ldr	r3, [pc, #452]	; (816c0 <button_events+0x234>)
   814fc:	4798      	blx	r3
   814fe:	4603      	mov	r3, r0
   81500:	461a      	mov	r2, r3
   81502:	4b75      	ldr	r3, [pc, #468]	; (816d8 <button_events+0x24c>)
   81504:	701a      	strb	r2, [r3, #0]
        
        if (pb_up_act != pb_up_prev && pb_up_act == 0)
   81506:	4b6f      	ldr	r3, [pc, #444]	; (816c4 <button_events+0x238>)
   81508:	781a      	ldrb	r2, [r3, #0]
   8150a:	4b74      	ldr	r3, [pc, #464]	; (816dc <button_events+0x250>)
   8150c:	781b      	ldrb	r3, [r3, #0]
   8150e:	429a      	cmp	r2, r3
   81510:	d006      	beq.n	81520 <button_events+0x94>
   81512:	4b6c      	ldr	r3, [pc, #432]	; (816c4 <button_events+0x238>)
   81514:	781b      	ldrb	r3, [r3, #0]
   81516:	2b00      	cmp	r3, #0
   81518:	d102      	bne.n	81520 <button_events+0x94>
        {
            nextEvent = EVENT_BUTTON_UP_P;
   8151a:	2301      	movs	r3, #1
   8151c:	71fb      	strb	r3, [r7, #7]
   8151e:	e018      	b.n	81552 <button_events+0xc6>
        }
        else if (pb_up_act != pb_up_prev && pb_up_act == 1)
   81520:	4b68      	ldr	r3, [pc, #416]	; (816c4 <button_events+0x238>)
   81522:	781a      	ldrb	r2, [r3, #0]
   81524:	4b6d      	ldr	r3, [pc, #436]	; (816dc <button_events+0x250>)
   81526:	781b      	ldrb	r3, [r3, #0]
   81528:	429a      	cmp	r2, r3
   8152a:	d006      	beq.n	8153a <button_events+0xae>
   8152c:	4b65      	ldr	r3, [pc, #404]	; (816c4 <button_events+0x238>)
   8152e:	781b      	ldrb	r3, [r3, #0]
   81530:	2b01      	cmp	r3, #1
   81532:	d102      	bne.n	8153a <button_events+0xae>
        {
            nextEvent = EVENT_BUTTON_UP_R;
   81534:	2303      	movs	r3, #3
   81536:	71fb      	strb	r3, [r7, #7]
   81538:	e00b      	b.n	81552 <button_events+0xc6>
        }
        else if (pb_up_act == pb_up_prev && pb_up_act == 0)
   8153a:	4b62      	ldr	r3, [pc, #392]	; (816c4 <button_events+0x238>)
   8153c:	781a      	ldrb	r2, [r3, #0]
   8153e:	4b67      	ldr	r3, [pc, #412]	; (816dc <button_events+0x250>)
   81540:	781b      	ldrb	r3, [r3, #0]
   81542:	429a      	cmp	r2, r3
   81544:	d105      	bne.n	81552 <button_events+0xc6>
   81546:	4b5f      	ldr	r3, [pc, #380]	; (816c4 <button_events+0x238>)
   81548:	781b      	ldrb	r3, [r3, #0]
   8154a:	2b00      	cmp	r3, #0
   8154c:	d101      	bne.n	81552 <button_events+0xc6>
        {
            nextEvent = EVENT_BUTTON_UP_H;
   8154e:	2302      	movs	r3, #2
   81550:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_left_act != pb_left_prev && pb_left_act == 0)
   81552:	4b5d      	ldr	r3, [pc, #372]	; (816c8 <button_events+0x23c>)
   81554:	781a      	ldrb	r2, [r3, #0]
   81556:	4b62      	ldr	r3, [pc, #392]	; (816e0 <button_events+0x254>)
   81558:	781b      	ldrb	r3, [r3, #0]
   8155a:	429a      	cmp	r2, r3
   8155c:	d006      	beq.n	8156c <button_events+0xe0>
   8155e:	4b5a      	ldr	r3, [pc, #360]	; (816c8 <button_events+0x23c>)
   81560:	781b      	ldrb	r3, [r3, #0]
   81562:	2b00      	cmp	r3, #0
   81564:	d102      	bne.n	8156c <button_events+0xe0>
        {
            nextEvent = EVENT_BUTTON_LEFT_P;
   81566:	2304      	movs	r3, #4
   81568:	71fb      	strb	r3, [r7, #7]
   8156a:	e018      	b.n	8159e <button_events+0x112>
        }
        else if (pb_left_act != pb_left_prev && pb_left_act == 1)
   8156c:	4b56      	ldr	r3, [pc, #344]	; (816c8 <button_events+0x23c>)
   8156e:	781a      	ldrb	r2, [r3, #0]
   81570:	4b5b      	ldr	r3, [pc, #364]	; (816e0 <button_events+0x254>)
   81572:	781b      	ldrb	r3, [r3, #0]
   81574:	429a      	cmp	r2, r3
   81576:	d006      	beq.n	81586 <button_events+0xfa>
   81578:	4b53      	ldr	r3, [pc, #332]	; (816c8 <button_events+0x23c>)
   8157a:	781b      	ldrb	r3, [r3, #0]
   8157c:	2b01      	cmp	r3, #1
   8157e:	d102      	bne.n	81586 <button_events+0xfa>
        {
            nextEvent = EVENT_BUTTON_LEFT_R;
   81580:	2306      	movs	r3, #6
   81582:	71fb      	strb	r3, [r7, #7]
   81584:	e00b      	b.n	8159e <button_events+0x112>
        }
        else if (pb_left_act == pb_left_prev && pb_left_act == 0)
   81586:	4b50      	ldr	r3, [pc, #320]	; (816c8 <button_events+0x23c>)
   81588:	781a      	ldrb	r2, [r3, #0]
   8158a:	4b55      	ldr	r3, [pc, #340]	; (816e0 <button_events+0x254>)
   8158c:	781b      	ldrb	r3, [r3, #0]
   8158e:	429a      	cmp	r2, r3
   81590:	d105      	bne.n	8159e <button_events+0x112>
   81592:	4b4d      	ldr	r3, [pc, #308]	; (816c8 <button_events+0x23c>)
   81594:	781b      	ldrb	r3, [r3, #0]
   81596:	2b00      	cmp	r3, #0
   81598:	d101      	bne.n	8159e <button_events+0x112>
        {
            nextEvent = EVENT_BUTTON_LEFT_H;
   8159a:	2305      	movs	r3, #5
   8159c:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_mid_act != pb_mid_prev && pb_mid_act == 0)
   8159e:	4b4b      	ldr	r3, [pc, #300]	; (816cc <button_events+0x240>)
   815a0:	781a      	ldrb	r2, [r3, #0]
   815a2:	4b50      	ldr	r3, [pc, #320]	; (816e4 <button_events+0x258>)
   815a4:	781b      	ldrb	r3, [r3, #0]
   815a6:	429a      	cmp	r2, r3
   815a8:	d006      	beq.n	815b8 <button_events+0x12c>
   815aa:	4b48      	ldr	r3, [pc, #288]	; (816cc <button_events+0x240>)
   815ac:	781b      	ldrb	r3, [r3, #0]
   815ae:	2b00      	cmp	r3, #0
   815b0:	d102      	bne.n	815b8 <button_events+0x12c>
        {
            nextEvent = EVENT_BUTTON_MID_P;
   815b2:	2307      	movs	r3, #7
   815b4:	71fb      	strb	r3, [r7, #7]
   815b6:	e018      	b.n	815ea <button_events+0x15e>
        }
        else if (pb_mid_act != pb_mid_prev && pb_mid_act == 1)
   815b8:	4b44      	ldr	r3, [pc, #272]	; (816cc <button_events+0x240>)
   815ba:	781a      	ldrb	r2, [r3, #0]
   815bc:	4b49      	ldr	r3, [pc, #292]	; (816e4 <button_events+0x258>)
   815be:	781b      	ldrb	r3, [r3, #0]
   815c0:	429a      	cmp	r2, r3
   815c2:	d006      	beq.n	815d2 <button_events+0x146>
   815c4:	4b41      	ldr	r3, [pc, #260]	; (816cc <button_events+0x240>)
   815c6:	781b      	ldrb	r3, [r3, #0]
   815c8:	2b01      	cmp	r3, #1
   815ca:	d102      	bne.n	815d2 <button_events+0x146>
        {
            nextEvent = EVENT_BUTTON_MID_R;
   815cc:	2309      	movs	r3, #9
   815ce:	71fb      	strb	r3, [r7, #7]
   815d0:	e00b      	b.n	815ea <button_events+0x15e>
        }
        else if (pb_mid_act == pb_mid_prev && pb_mid_act == 0)
   815d2:	4b3e      	ldr	r3, [pc, #248]	; (816cc <button_events+0x240>)
   815d4:	781a      	ldrb	r2, [r3, #0]
   815d6:	4b43      	ldr	r3, [pc, #268]	; (816e4 <button_events+0x258>)
   815d8:	781b      	ldrb	r3, [r3, #0]
   815da:	429a      	cmp	r2, r3
   815dc:	d105      	bne.n	815ea <button_events+0x15e>
   815de:	4b3b      	ldr	r3, [pc, #236]	; (816cc <button_events+0x240>)
   815e0:	781b      	ldrb	r3, [r3, #0]
   815e2:	2b00      	cmp	r3, #0
   815e4:	d101      	bne.n	815ea <button_events+0x15e>
        {
            nextEvent = EVENT_BUTTON_MID_H;
   815e6:	2308      	movs	r3, #8
   815e8:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_right_act != pb_right_prev && pb_right_act == 0)
   815ea:	4b39      	ldr	r3, [pc, #228]	; (816d0 <button_events+0x244>)
   815ec:	781a      	ldrb	r2, [r3, #0]
   815ee:	4b3e      	ldr	r3, [pc, #248]	; (816e8 <button_events+0x25c>)
   815f0:	781b      	ldrb	r3, [r3, #0]
   815f2:	429a      	cmp	r2, r3
   815f4:	d006      	beq.n	81604 <button_events+0x178>
   815f6:	4b36      	ldr	r3, [pc, #216]	; (816d0 <button_events+0x244>)
   815f8:	781b      	ldrb	r3, [r3, #0]
   815fa:	2b00      	cmp	r3, #0
   815fc:	d102      	bne.n	81604 <button_events+0x178>
        {
            nextEvent = EVENT_BUTTON_RIGHT_P;
   815fe:	230a      	movs	r3, #10
   81600:	71fb      	strb	r3, [r7, #7]
   81602:	e018      	b.n	81636 <button_events+0x1aa>
        }
        else if (pb_right_act != pb_right_prev && pb_right_act == 1)
   81604:	4b32      	ldr	r3, [pc, #200]	; (816d0 <button_events+0x244>)
   81606:	781a      	ldrb	r2, [r3, #0]
   81608:	4b37      	ldr	r3, [pc, #220]	; (816e8 <button_events+0x25c>)
   8160a:	781b      	ldrb	r3, [r3, #0]
   8160c:	429a      	cmp	r2, r3
   8160e:	d006      	beq.n	8161e <button_events+0x192>
   81610:	4b2f      	ldr	r3, [pc, #188]	; (816d0 <button_events+0x244>)
   81612:	781b      	ldrb	r3, [r3, #0]
   81614:	2b01      	cmp	r3, #1
   81616:	d102      	bne.n	8161e <button_events+0x192>
        {
            nextEvent = EVENT_BUTTON_RIGHT_R;
   81618:	230c      	movs	r3, #12
   8161a:	71fb      	strb	r3, [r7, #7]
   8161c:	e00b      	b.n	81636 <button_events+0x1aa>
        }
        else if (pb_right_act == pb_right_prev && pb_right_act == 0)
   8161e:	4b2c      	ldr	r3, [pc, #176]	; (816d0 <button_events+0x244>)
   81620:	781a      	ldrb	r2, [r3, #0]
   81622:	4b31      	ldr	r3, [pc, #196]	; (816e8 <button_events+0x25c>)
   81624:	781b      	ldrb	r3, [r3, #0]
   81626:	429a      	cmp	r2, r3
   81628:	d105      	bne.n	81636 <button_events+0x1aa>
   8162a:	4b29      	ldr	r3, [pc, #164]	; (816d0 <button_events+0x244>)
   8162c:	781b      	ldrb	r3, [r3, #0]
   8162e:	2b00      	cmp	r3, #0
   81630:	d101      	bne.n	81636 <button_events+0x1aa>
        {
            nextEvent = EVENT_BUTTON_RIGHT_H;
   81632:	230b      	movs	r3, #11
   81634:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_down_act != pb_down_prev && pb_down_act == 0)
   81636:	4b27      	ldr	r3, [pc, #156]	; (816d4 <button_events+0x248>)
   81638:	781a      	ldrb	r2, [r3, #0]
   8163a:	4b2c      	ldr	r3, [pc, #176]	; (816ec <button_events+0x260>)
   8163c:	781b      	ldrb	r3, [r3, #0]
   8163e:	429a      	cmp	r2, r3
   81640:	d006      	beq.n	81650 <button_events+0x1c4>
   81642:	4b24      	ldr	r3, [pc, #144]	; (816d4 <button_events+0x248>)
   81644:	781b      	ldrb	r3, [r3, #0]
   81646:	2b00      	cmp	r3, #0
   81648:	d102      	bne.n	81650 <button_events+0x1c4>
        {
            nextEvent = EVENT_BUTTON_DOWN_P;
   8164a:	230d      	movs	r3, #13
   8164c:	71fb      	strb	r3, [r7, #7]
   8164e:	e018      	b.n	81682 <button_events+0x1f6>
        }
        else if (pb_down_act != pb_down_prev && pb_down_act == 1)
   81650:	4b20      	ldr	r3, [pc, #128]	; (816d4 <button_events+0x248>)
   81652:	781a      	ldrb	r2, [r3, #0]
   81654:	4b25      	ldr	r3, [pc, #148]	; (816ec <button_events+0x260>)
   81656:	781b      	ldrb	r3, [r3, #0]
   81658:	429a      	cmp	r2, r3
   8165a:	d006      	beq.n	8166a <button_events+0x1de>
   8165c:	4b1d      	ldr	r3, [pc, #116]	; (816d4 <button_events+0x248>)
   8165e:	781b      	ldrb	r3, [r3, #0]
   81660:	2b01      	cmp	r3, #1
   81662:	d102      	bne.n	8166a <button_events+0x1de>
        {
            nextEvent = EVENT_BUTTON_DOWN_R;
   81664:	230f      	movs	r3, #15
   81666:	71fb      	strb	r3, [r7, #7]
   81668:	e00b      	b.n	81682 <button_events+0x1f6>
        }
        else if (pb_down_act == pb_down_prev && pb_down_act == 0)
   8166a:	4b1a      	ldr	r3, [pc, #104]	; (816d4 <button_events+0x248>)
   8166c:	781a      	ldrb	r2, [r3, #0]
   8166e:	4b1f      	ldr	r3, [pc, #124]	; (816ec <button_events+0x260>)
   81670:	781b      	ldrb	r3, [r3, #0]
   81672:	429a      	cmp	r2, r3
   81674:	d105      	bne.n	81682 <button_events+0x1f6>
   81676:	4b17      	ldr	r3, [pc, #92]	; (816d4 <button_events+0x248>)
   81678:	781b      	ldrb	r3, [r3, #0]
   8167a:	2b00      	cmp	r3, #0
   8167c:	d101      	bne.n	81682 <button_events+0x1f6>
        {
            nextEvent = EVENT_BUTTON_DOWN_H;
   8167e:	230e      	movs	r3, #14
   81680:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_return_act != pb_return_prev && pb_return_act == 0)
   81682:	4b15      	ldr	r3, [pc, #84]	; (816d8 <button_events+0x24c>)
   81684:	781a      	ldrb	r2, [r3, #0]
   81686:	4b1a      	ldr	r3, [pc, #104]	; (816f0 <button_events+0x264>)
   81688:	781b      	ldrb	r3, [r3, #0]
   8168a:	429a      	cmp	r2, r3
   8168c:	d006      	beq.n	8169c <button_events+0x210>
   8168e:	4b12      	ldr	r3, [pc, #72]	; (816d8 <button_events+0x24c>)
   81690:	781b      	ldrb	r3, [r3, #0]
   81692:	2b00      	cmp	r3, #0
   81694:	d102      	bne.n	8169c <button_events+0x210>
        {
            nextEvent = EVENT_BUTTON_RETURN_P;
   81696:	2310      	movs	r3, #16
   81698:	71fb      	strb	r3, [r7, #7]
   8169a:	e037      	b.n	8170c <button_events+0x280>
        }
        else if (pb_return_act != pb_return_prev && pb_return_act == 1)
   8169c:	4b0e      	ldr	r3, [pc, #56]	; (816d8 <button_events+0x24c>)
   8169e:	781a      	ldrb	r2, [r3, #0]
   816a0:	4b13      	ldr	r3, [pc, #76]	; (816f0 <button_events+0x264>)
   816a2:	781b      	ldrb	r3, [r3, #0]
   816a4:	429a      	cmp	r2, r3
   816a6:	d025      	beq.n	816f4 <button_events+0x268>
   816a8:	4b0b      	ldr	r3, [pc, #44]	; (816d8 <button_events+0x24c>)
   816aa:	781b      	ldrb	r3, [r3, #0]
   816ac:	2b01      	cmp	r3, #1
   816ae:	d121      	bne.n	816f4 <button_events+0x268>
        {
            nextEvent = EVENT_BUTTON_RETURN_R;
   816b0:	2312      	movs	r3, #18
   816b2:	71fb      	strb	r3, [r7, #7]
   816b4:	e02a      	b.n	8170c <button_events+0x280>
   816b6:	bf00      	nop
   816b8:	00081801 	.word	0x00081801
   816bc:	20070bec 	.word	0x20070bec
   816c0:	00080e35 	.word	0x00080e35
   816c4:	20070c19 	.word	0x20070c19
   816c8:	20070c00 	.word	0x20070c00
   816cc:	20070c18 	.word	0x20070c18
   816d0:	20070c1a 	.word	0x20070c1a
   816d4:	20070bfc 	.word	0x20070bfc
   816d8:	20070bf8 	.word	0x20070bf8
   816dc:	20070bfd 	.word	0x20070bfd
   816e0:	20070bfb 	.word	0x20070bfb
   816e4:	20070bf9 	.word	0x20070bf9
   816e8:	20070bfe 	.word	0x20070bfe
   816ec:	20070bfa 	.word	0x20070bfa
   816f0:	20070bff 	.word	0x20070bff
        }
        else if (pb_return_act == pb_up_prev && pb_return_act == 0)
   816f4:	4b14      	ldr	r3, [pc, #80]	; (81748 <button_events+0x2bc>)
   816f6:	781a      	ldrb	r2, [r3, #0]
   816f8:	4b14      	ldr	r3, [pc, #80]	; (8174c <button_events+0x2c0>)
   816fa:	781b      	ldrb	r3, [r3, #0]
   816fc:	429a      	cmp	r2, r3
   816fe:	d105      	bne.n	8170c <button_events+0x280>
   81700:	4b11      	ldr	r3, [pc, #68]	; (81748 <button_events+0x2bc>)
   81702:	781b      	ldrb	r3, [r3, #0]
   81704:	2b00      	cmp	r3, #0
   81706:	d101      	bne.n	8170c <button_events+0x280>
        {
            nextEvent = EVENT_BUTTON_RETURN_H;
   81708:	2311      	movs	r3, #17
   8170a:	71fb      	strb	r3, [r7, #7]
        }
        
        pb_up_prev = pb_up_act;
   8170c:	4b10      	ldr	r3, [pc, #64]	; (81750 <button_events+0x2c4>)
   8170e:	781a      	ldrb	r2, [r3, #0]
   81710:	4b0e      	ldr	r3, [pc, #56]	; (8174c <button_events+0x2c0>)
   81712:	701a      	strb	r2, [r3, #0]
        pb_left_prev = pb_left_act;
   81714:	4b0f      	ldr	r3, [pc, #60]	; (81754 <button_events+0x2c8>)
   81716:	781a      	ldrb	r2, [r3, #0]
   81718:	4b0f      	ldr	r3, [pc, #60]	; (81758 <button_events+0x2cc>)
   8171a:	701a      	strb	r2, [r3, #0]
        pb_mid_prev = pb_mid_act;
   8171c:	4b0f      	ldr	r3, [pc, #60]	; (8175c <button_events+0x2d0>)
   8171e:	781a      	ldrb	r2, [r3, #0]
   81720:	4b0f      	ldr	r3, [pc, #60]	; (81760 <button_events+0x2d4>)
   81722:	701a      	strb	r2, [r3, #0]
        pb_right_prev = pb_right_act;
   81724:	4b0f      	ldr	r3, [pc, #60]	; (81764 <button_events+0x2d8>)
   81726:	781a      	ldrb	r2, [r3, #0]
   81728:	4b0f      	ldr	r3, [pc, #60]	; (81768 <button_events+0x2dc>)
   8172a:	701a      	strb	r2, [r3, #0]
        pb_down_prev = pb_down_act;
   8172c:	4b0f      	ldr	r3, [pc, #60]	; (8176c <button_events+0x2e0>)
   8172e:	781a      	ldrb	r2, [r3, #0]
   81730:	4b0f      	ldr	r3, [pc, #60]	; (81770 <button_events+0x2e4>)
   81732:	701a      	strb	r2, [r3, #0]
        pb_return_prev = pb_return_act;
   81734:	4b04      	ldr	r3, [pc, #16]	; (81748 <button_events+0x2bc>)
   81736:	781a      	ldrb	r2, [r3, #0]
   81738:	4b0e      	ldr	r3, [pc, #56]	; (81774 <button_events+0x2e8>)
   8173a:	701a      	strb	r2, [r3, #0]
    }

    return nextEvent;
   8173c:	79fb      	ldrb	r3, [r7, #7]
}
   8173e:	4618      	mov	r0, r3
   81740:	3708      	adds	r7, #8
   81742:	46bd      	mov	sp, r7
   81744:	bd80      	pop	{r7, pc}
   81746:	bf00      	nop
   81748:	20070bf8 	.word	0x20070bf8
   8174c:	20070bfd 	.word	0x20070bfd
   81750:	20070c19 	.word	0x20070c19
   81754:	20070c00 	.word	0x20070c00
   81758:	20070bfb 	.word	0x20070bfb
   8175c:	20070c18 	.word	0x20070c18
   81760:	20070bf9 	.word	0x20070bf9
   81764:	20070c1a 	.word	0x20070c1a
   81768:	20070bfe 	.word	0x20070bfe
   8176c:	20070bfc 	.word	0x20070bfc
   81770:	20070bfa 	.word	0x20070bfa
   81774:	20070bff 	.word	0x20070bff

00081778 <ioport_set_pin_level>:
{
   81778:	b480      	push	{r7}
   8177a:	b08b      	sub	sp, #44	; 0x2c
   8177c:	af00      	add	r7, sp, #0
   8177e:	6078      	str	r0, [r7, #4]
   81780:	460b      	mov	r3, r1
   81782:	70fb      	strb	r3, [r7, #3]
   81784:	687b      	ldr	r3, [r7, #4]
   81786:	627b      	str	r3, [r7, #36]	; 0x24
   81788:	78fb      	ldrb	r3, [r7, #3]
   8178a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   8178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81790:	61fb      	str	r3, [r7, #28]
   81792:	69fb      	ldr	r3, [r7, #28]
   81794:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   81796:	69bb      	ldr	r3, [r7, #24]
   81798:	095b      	lsrs	r3, r3, #5
   8179a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8179c:	697b      	ldr	r3, [r7, #20]
   8179e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   817a2:	f203 7307 	addw	r3, r3, #1799	; 0x707
   817a6:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   817a8:	613b      	str	r3, [r7, #16]
	if (level) {
   817aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   817ae:	2b00      	cmp	r3, #0
   817b0:	d009      	beq.n	817c6 <ioport_set_pin_level+0x4e>
   817b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817b4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   817b6:	68fb      	ldr	r3, [r7, #12]
   817b8:	f003 031f 	and.w	r3, r3, #31
   817bc:	2201      	movs	r2, #1
   817be:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817c0:	693b      	ldr	r3, [r7, #16]
   817c2:	631a      	str	r2, [r3, #48]	; 0x30
}
   817c4:	e008      	b.n	817d8 <ioport_set_pin_level+0x60>
   817c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817c8:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   817ca:	68bb      	ldr	r3, [r7, #8]
   817cc:	f003 031f 	and.w	r3, r3, #31
   817d0:	2201      	movs	r2, #1
   817d2:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817d4:	693b      	ldr	r3, [r7, #16]
   817d6:	635a      	str	r2, [r3, #52]	; 0x34
   817d8:	bf00      	nop
   817da:	372c      	adds	r7, #44	; 0x2c
   817dc:	46bd      	mov	sp, r7
   817de:	bc80      	pop	{r7}
   817e0:	4770      	bx	lr
	...

000817e4 <SysTick_Handler>:
static uint32_t g_ul_ms_ticks = 0;
float battery_voltage = 0;
float prev_battery_voltage = 0;

void SysTick_Handler(void)
{
   817e4:	b480      	push	{r7}
   817e6:	af00      	add	r7, sp, #0
    g_ul_ms_ticks++;
   817e8:	4b04      	ldr	r3, [pc, #16]	; (817fc <SysTick_Handler+0x18>)
   817ea:	681b      	ldr	r3, [r3, #0]
   817ec:	3301      	adds	r3, #1
   817ee:	4a03      	ldr	r2, [pc, #12]	; (817fc <SysTick_Handler+0x18>)
   817f0:	6013      	str	r3, [r2, #0]
}
   817f2:	bf00      	nop
   817f4:	46bd      	mov	sp, r7
   817f6:	bc80      	pop	{r7}
   817f8:	4770      	bx	lr
   817fa:	bf00      	nop
   817fc:	20070b90 	.word	0x20070b90

00081800 <getTicks>:

uint32_t getTicks(void)
{
   81800:	b480      	push	{r7}
   81802:	af00      	add	r7, sp, #0
    return g_ul_ms_ticks;
   81804:	4b02      	ldr	r3, [pc, #8]	; (81810 <getTicks+0x10>)
   81806:	681b      	ldr	r3, [r3, #0]
}
   81808:	4618      	mov	r0, r3
   8180a:	46bd      	mov	sp, r7
   8180c:	bc80      	pop	{r7}
   8180e:	4770      	bx	lr
   81810:	20070b90 	.word	0x20070b90

00081814 <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   81814:	b480      	push	{r7}
   81816:	b085      	sub	sp, #20
   81818:	af00      	add	r7, sp, #0
   8181a:	6078      	str	r0, [r7, #4]
    uint32_t ul_cur_ticks;

    ul_cur_ticks = g_ul_ms_ticks;
   8181c:	4b07      	ldr	r3, [pc, #28]	; (8183c <mdelay+0x28>)
   8181e:	681b      	ldr	r3, [r3, #0]
   81820:	60fb      	str	r3, [r7, #12]
    while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   81822:	bf00      	nop
   81824:	4b05      	ldr	r3, [pc, #20]	; (8183c <mdelay+0x28>)
   81826:	681a      	ldr	r2, [r3, #0]
   81828:	68fb      	ldr	r3, [r7, #12]
   8182a:	1ad2      	subs	r2, r2, r3
   8182c:	687b      	ldr	r3, [r7, #4]
   8182e:	429a      	cmp	r2, r3
   81830:	d3f8      	bcc.n	81824 <mdelay+0x10>
}
   81832:	bf00      	nop
   81834:	3714      	adds	r7, #20
   81836:	46bd      	mov	sp, r7
   81838:	bc80      	pop	{r7}
   8183a:	4770      	bx	lr
   8183c:	20070b90 	.word	0x20070b90

00081840 <update_comm>:

void update_comm(void)
{
   81840:	b580      	push	{r7, lr}
   81842:	af00      	add	r7, sp, #0
    if ((getTicks() - ticks_comm) > 5)
   81844:	4b0b      	ldr	r3, [pc, #44]	; (81874 <update_comm+0x34>)
   81846:	4798      	blx	r3
   81848:	4602      	mov	r2, r0
   8184a:	4b0b      	ldr	r3, [pc, #44]	; (81878 <update_comm+0x38>)
   8184c:	681b      	ldr	r3, [r3, #0]
   8184e:	1ad3      	subs	r3, r2, r3
   81850:	2b05      	cmp	r3, #5
   81852:	d90d      	bls.n	81870 <update_comm+0x30>
    {
        ticks_comm = getTicks();
   81854:	4b07      	ldr	r3, [pc, #28]	; (81874 <update_comm+0x34>)
   81856:	4798      	blx	r3
   81858:	4602      	mov	r2, r0
   8185a:	4b07      	ldr	r3, [pc, #28]	; (81878 <update_comm+0x38>)
   8185c:	601a      	str	r2, [r3, #0]
        
        memcpy(&sens_buf, &mts, sizeof(mts));
   8185e:	4b07      	ldr	r3, [pc, #28]	; (8187c <update_comm+0x3c>)
   81860:	881b      	ldrh	r3, [r3, #0]
   81862:	b29b      	uxth	r3, r3
   81864:	4a06      	ldr	r2, [pc, #24]	; (81880 <update_comm+0x40>)
   81866:	8013      	strh	r3, [r2, #0]
        spi_master_transfer(&sens_buf, sizeof(sens_buf));
   81868:	2102      	movs	r1, #2
   8186a:	4805      	ldr	r0, [pc, #20]	; (81880 <update_comm+0x40>)
   8186c:	4b05      	ldr	r3, [pc, #20]	; (81884 <update_comm+0x44>)
   8186e:	4798      	blx	r3
    }
}
   81870:	bf00      	nop
   81872:	bd80      	pop	{r7, pc}
   81874:	00081801 	.word	0x00081801
   81878:	20070be8 	.word	0x20070be8
   8187c:	20070bdc 	.word	0x20070bdc
   81880:	20070bd8 	.word	0x20070bd8
   81884:	000805c1 	.word	0x000805c1

00081888 <update_battery>:

void update_battery(Bool update_forced)
{
   81888:	b590      	push	{r4, r7, lr}
   8188a:	b085      	sub	sp, #20
   8188c:	af00      	add	r7, sp, #0
   8188e:	4603      	mov	r3, r0
   81890:	71fb      	strb	r3, [r7, #7]
    char tmp[7];
    
    if (menu_main_scroll == 0)
   81892:	4b56      	ldr	r3, [pc, #344]	; (819ec <update_battery+0x164>)
   81894:	781b      	ldrb	r3, [r3, #0]
   81896:	2b00      	cmp	r3, #0
   81898:	f040 80a4 	bne.w	819e4 <update_battery+0x15c>
    {
        if ((getTicks() - ticks_battery) > 500)
   8189c:	4b54      	ldr	r3, [pc, #336]	; (819f0 <update_battery+0x168>)
   8189e:	4798      	blx	r3
   818a0:	4602      	mov	r2, r0
   818a2:	4b54      	ldr	r3, [pc, #336]	; (819f4 <update_battery+0x16c>)
   818a4:	681b      	ldr	r3, [r3, #0]
   818a6:	1ad3      	subs	r3, r2, r3
   818a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   818ac:	d952      	bls.n	81954 <update_battery+0xcc>
        {
            ticks_battery = getTicks();
   818ae:	4b50      	ldr	r3, [pc, #320]	; (819f0 <update_battery+0x168>)
   818b0:	4798      	blx	r3
   818b2:	4602      	mov	r2, r0
   818b4:	4b4f      	ldr	r3, [pc, #316]	; (819f4 <update_battery+0x16c>)
   818b6:	601a      	str	r2, [r3, #0]
            
            battery_voltage = (float)stm.bat_voltage / 16.0;
   818b8:	4b4f      	ldr	r3, [pc, #316]	; (819f8 <update_battery+0x170>)
   818ba:	785a      	ldrb	r2, [r3, #1]
   818bc:	4b4f      	ldr	r3, [pc, #316]	; (819fc <update_battery+0x174>)
   818be:	4610      	mov	r0, r2
   818c0:	4798      	blx	r3
   818c2:	4602      	mov	r2, r0
   818c4:	4b4e      	ldr	r3, [pc, #312]	; (81a00 <update_battery+0x178>)
   818c6:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
   818ca:	4610      	mov	r0, r2
   818cc:	4798      	blx	r3
   818ce:	4603      	mov	r3, r0
   818d0:	461a      	mov	r2, r3
   818d2:	4b4c      	ldr	r3, [pc, #304]	; (81a04 <update_battery+0x17c>)
   818d4:	601a      	str	r2, [r3, #0]
            
            if ((int)(battery_voltage) != (int)(prev_battery_voltage))
   818d6:	4b4b      	ldr	r3, [pc, #300]	; (81a04 <update_battery+0x17c>)
   818d8:	681a      	ldr	r2, [r3, #0]
   818da:	4b4b      	ldr	r3, [pc, #300]	; (81a08 <update_battery+0x180>)
   818dc:	4610      	mov	r0, r2
   818de:	4798      	blx	r3
   818e0:	4604      	mov	r4, r0
   818e2:	4b4a      	ldr	r3, [pc, #296]	; (81a0c <update_battery+0x184>)
   818e4:	681a      	ldr	r2, [r3, #0]
   818e6:	4b48      	ldr	r3, [pc, #288]	; (81a08 <update_battery+0x180>)
   818e8:	4610      	mov	r0, r2
   818ea:	4798      	blx	r3
   818ec:	4603      	mov	r3, r0
   818ee:	429c      	cmp	r4, r3
   818f0:	d030      	beq.n	81954 <update_battery+0xcc>
            {
                if (battery_voltage >= 10)
   818f2:	4b44      	ldr	r3, [pc, #272]	; (81a04 <update_battery+0x17c>)
   818f4:	681a      	ldr	r2, [r3, #0]
   818f6:	4b46      	ldr	r3, [pc, #280]	; (81a10 <update_battery+0x188>)
   818f8:	4946      	ldr	r1, [pc, #280]	; (81a14 <update_battery+0x18c>)
   818fa:	4610      	mov	r0, r2
   818fc:	4798      	blx	r3
   818fe:	4603      	mov	r3, r0
   81900:	2b00      	cmp	r3, #0
   81902:	d00e      	beq.n	81922 <update_battery+0x9a>
                {
                    sprintf(tmp, "%3.1fV", battery_voltage);
   81904:	4b3f      	ldr	r3, [pc, #252]	; (81a04 <update_battery+0x17c>)
   81906:	681a      	ldr	r2, [r3, #0]
   81908:	4b43      	ldr	r3, [pc, #268]	; (81a18 <update_battery+0x190>)
   8190a:	4610      	mov	r0, r2
   8190c:	4798      	blx	r3
   8190e:	4603      	mov	r3, r0
   81910:	460c      	mov	r4, r1
   81912:	f107 0008 	add.w	r0, r7, #8
   81916:	461a      	mov	r2, r3
   81918:	4623      	mov	r3, r4
   8191a:	4940      	ldr	r1, [pc, #256]	; (81a1c <update_battery+0x194>)
   8191c:	4c40      	ldr	r4, [pc, #256]	; (81a20 <update_battery+0x198>)
   8191e:	47a0      	blx	r4
   81920:	e00d      	b.n	8193e <update_battery+0xb6>
                }
                else
                {
                    sprintf(tmp, " %3.1fV", battery_voltage);
   81922:	4b38      	ldr	r3, [pc, #224]	; (81a04 <update_battery+0x17c>)
   81924:	681a      	ldr	r2, [r3, #0]
   81926:	4b3c      	ldr	r3, [pc, #240]	; (81a18 <update_battery+0x190>)
   81928:	4610      	mov	r0, r2
   8192a:	4798      	blx	r3
   8192c:	4603      	mov	r3, r0
   8192e:	460c      	mov	r4, r1
   81930:	f107 0008 	add.w	r0, r7, #8
   81934:	461a      	mov	r2, r3
   81936:	4623      	mov	r3, r4
   81938:	493a      	ldr	r1, [pc, #232]	; (81a24 <update_battery+0x19c>)
   8193a:	4c39      	ldr	r4, [pc, #228]	; (81a20 <update_battery+0x198>)
   8193c:	47a0      	blx	r4
                }
                
                print_s(1, 15, tmp);
   8193e:	f107 0308 	add.w	r3, r7, #8
   81942:	461a      	mov	r2, r3
   81944:	210f      	movs	r1, #15
   81946:	2001      	movs	r0, #1
   81948:	4b37      	ldr	r3, [pc, #220]	; (81a28 <update_battery+0x1a0>)
   8194a:	4798      	blx	r3
                prev_battery_voltage = battery_voltage;
   8194c:	4b2d      	ldr	r3, [pc, #180]	; (81a04 <update_battery+0x17c>)
   8194e:	681b      	ldr	r3, [r3, #0]
   81950:	4a2e      	ldr	r2, [pc, #184]	; (81a0c <update_battery+0x184>)
   81952:	6013      	str	r3, [r2, #0]
            }
        }
        
        if (update_forced)
   81954:	79fb      	ldrb	r3, [r7, #7]
   81956:	2b00      	cmp	r3, #0
   81958:	d044      	beq.n	819e4 <update_battery+0x15c>
        {
            ticks_battery = getTicks();
   8195a:	4b25      	ldr	r3, [pc, #148]	; (819f0 <update_battery+0x168>)
   8195c:	4798      	blx	r3
   8195e:	4602      	mov	r2, r0
   81960:	4b24      	ldr	r3, [pc, #144]	; (819f4 <update_battery+0x16c>)
   81962:	601a      	str	r2, [r3, #0]
            
            battery_voltage = (float)stm.bat_voltage / 16.0;
   81964:	4b24      	ldr	r3, [pc, #144]	; (819f8 <update_battery+0x170>)
   81966:	785a      	ldrb	r2, [r3, #1]
   81968:	4b24      	ldr	r3, [pc, #144]	; (819fc <update_battery+0x174>)
   8196a:	4610      	mov	r0, r2
   8196c:	4798      	blx	r3
   8196e:	4602      	mov	r2, r0
   81970:	4b23      	ldr	r3, [pc, #140]	; (81a00 <update_battery+0x178>)
   81972:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
   81976:	4610      	mov	r0, r2
   81978:	4798      	blx	r3
   8197a:	4603      	mov	r3, r0
   8197c:	461a      	mov	r2, r3
   8197e:	4b21      	ldr	r3, [pc, #132]	; (81a04 <update_battery+0x17c>)
   81980:	601a      	str	r2, [r3, #0]
            
            if (battery_voltage >= 10)
   81982:	4b20      	ldr	r3, [pc, #128]	; (81a04 <update_battery+0x17c>)
   81984:	681a      	ldr	r2, [r3, #0]
   81986:	4b22      	ldr	r3, [pc, #136]	; (81a10 <update_battery+0x188>)
   81988:	4922      	ldr	r1, [pc, #136]	; (81a14 <update_battery+0x18c>)
   8198a:	4610      	mov	r0, r2
   8198c:	4798      	blx	r3
   8198e:	4603      	mov	r3, r0
   81990:	2b00      	cmp	r3, #0
   81992:	d00e      	beq.n	819b2 <update_battery+0x12a>
            {
                sprintf(tmp, "%3.1fV", battery_voltage);
   81994:	4b1b      	ldr	r3, [pc, #108]	; (81a04 <update_battery+0x17c>)
   81996:	681a      	ldr	r2, [r3, #0]
   81998:	4b1f      	ldr	r3, [pc, #124]	; (81a18 <update_battery+0x190>)
   8199a:	4610      	mov	r0, r2
   8199c:	4798      	blx	r3
   8199e:	4603      	mov	r3, r0
   819a0:	460c      	mov	r4, r1
   819a2:	f107 0008 	add.w	r0, r7, #8
   819a6:	461a      	mov	r2, r3
   819a8:	4623      	mov	r3, r4
   819aa:	491c      	ldr	r1, [pc, #112]	; (81a1c <update_battery+0x194>)
   819ac:	4c1c      	ldr	r4, [pc, #112]	; (81a20 <update_battery+0x198>)
   819ae:	47a0      	blx	r4
   819b0:	e00d      	b.n	819ce <update_battery+0x146>
            }
            else
            {
                sprintf(tmp, " %3.1fV", battery_voltage);
   819b2:	4b14      	ldr	r3, [pc, #80]	; (81a04 <update_battery+0x17c>)
   819b4:	681a      	ldr	r2, [r3, #0]
   819b6:	4b18      	ldr	r3, [pc, #96]	; (81a18 <update_battery+0x190>)
   819b8:	4610      	mov	r0, r2
   819ba:	4798      	blx	r3
   819bc:	4603      	mov	r3, r0
   819be:	460c      	mov	r4, r1
   819c0:	f107 0008 	add.w	r0, r7, #8
   819c4:	461a      	mov	r2, r3
   819c6:	4623      	mov	r3, r4
   819c8:	4916      	ldr	r1, [pc, #88]	; (81a24 <update_battery+0x19c>)
   819ca:	4c15      	ldr	r4, [pc, #84]	; (81a20 <update_battery+0x198>)
   819cc:	47a0      	blx	r4
            }
            
            print_s(1, 15, tmp);
   819ce:	f107 0308 	add.w	r3, r7, #8
   819d2:	461a      	mov	r2, r3
   819d4:	210f      	movs	r1, #15
   819d6:	2001      	movs	r0, #1
   819d8:	4b13      	ldr	r3, [pc, #76]	; (81a28 <update_battery+0x1a0>)
   819da:	4798      	blx	r3
            prev_battery_voltage = battery_voltage;
   819dc:	4b09      	ldr	r3, [pc, #36]	; (81a04 <update_battery+0x17c>)
   819de:	681b      	ldr	r3, [r3, #0]
   819e0:	4a0a      	ldr	r2, [pc, #40]	; (81a0c <update_battery+0x184>)
   819e2:	6013      	str	r3, [r2, #0]
        }
    }
}
   819e4:	bf00      	nop
   819e6:	3714      	adds	r7, #20
   819e8:	46bd      	mov	sp, r7
   819ea:	bd90      	pop	{r4, r7, pc}
   819ec:	20070b8d 	.word	0x20070b8d
   819f0:	00081801 	.word	0x00081801
   819f4:	20070bf0 	.word	0x20070bf0
   819f8:	20070be0 	.word	0x20070be0
   819fc:	000832fd 	.word	0x000832fd
   81a00:	00083515 	.word	0x00083515
   81a04:	20070b94 	.word	0x20070b94
   81a08:	00083739 	.word	0x00083739
   81a0c:	20070b98 	.word	0x20070b98
   81a10:	00083711 	.word	0x00083711
   81a14:	41200000 	.word	0x41200000
   81a18:	000830e9 	.word	0x000830e9
   81a1c:	00087db8 	.word	0x00087db8
   81a20:	00083871 	.word	0x00083871
   81a24:	00087dc0 	.word	0x00087dc0
   81a28:	00080c01 	.word	0x00080c01

00081a2c <update_heartbeat>:

void update_heartbeat(void)
{
   81a2c:	b580      	push	{r7, lr}
   81a2e:	af00      	add	r7, sp, #0
    if (heart_state)
   81a30:	4b20      	ldr	r3, [pc, #128]	; (81ab4 <update_heartbeat+0x88>)
   81a32:	781b      	ldrb	r3, [r3, #0]
   81a34:	2b00      	cmp	r3, #0
   81a36:	d01d      	beq.n	81a74 <update_heartbeat+0x48>
    {
        if (getTicks() >= (ticks_heartbeat + 100))
   81a38:	4b1f      	ldr	r3, [pc, #124]	; (81ab8 <update_heartbeat+0x8c>)
   81a3a:	4798      	blx	r3
   81a3c:	4602      	mov	r2, r0
   81a3e:	4b1f      	ldr	r3, [pc, #124]	; (81abc <update_heartbeat+0x90>)
   81a40:	681b      	ldr	r3, [r3, #0]
   81a42:	3364      	adds	r3, #100	; 0x64
   81a44:	429a      	cmp	r2, r3
   81a46:	d333      	bcc.n	81ab0 <update_heartbeat+0x84>
        {
            ticks_heartbeat = getTicks();
   81a48:	4b1b      	ldr	r3, [pc, #108]	; (81ab8 <update_heartbeat+0x8c>)
   81a4a:	4798      	blx	r3
   81a4c:	4602      	mov	r2, r0
   81a4e:	4b1b      	ldr	r3, [pc, #108]	; (81abc <update_heartbeat+0x90>)
   81a50:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 0);
   81a52:	2100      	movs	r1, #0
   81a54:	206a      	movs	r0, #106	; 0x6a
   81a56:	4b1a      	ldr	r3, [pc, #104]	; (81ac0 <update_heartbeat+0x94>)
   81a58:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 0);
   81a5a:	2100      	movs	r1, #0
   81a5c:	2067      	movs	r0, #103	; 0x67
   81a5e:	4b18      	ldr	r3, [pc, #96]	; (81ac0 <update_heartbeat+0x94>)
   81a60:	4798      	blx	r3
            mts.ibit.heartbeat = 0;
   81a62:	4a18      	ldr	r2, [pc, #96]	; (81ac4 <update_heartbeat+0x98>)
   81a64:	7813      	ldrb	r3, [r2, #0]
   81a66:	f36f 0300 	bfc	r3, #0, #1
   81a6a:	7013      	strb	r3, [r2, #0]
            heart_state = 0;
   81a6c:	4b11      	ldr	r3, [pc, #68]	; (81ab4 <update_heartbeat+0x88>)
   81a6e:	2200      	movs	r2, #0
   81a70:	701a      	strb	r2, [r3, #0]
            ioport_set_pin_level(LED_M1, 1);
            mts.ibit.heartbeat = 1;
            heart_state = 1;
        }
    }
}
   81a72:	e01d      	b.n	81ab0 <update_heartbeat+0x84>
        if (getTicks() >= (ticks_heartbeat + 900))
   81a74:	4b10      	ldr	r3, [pc, #64]	; (81ab8 <update_heartbeat+0x8c>)
   81a76:	4798      	blx	r3
   81a78:	4602      	mov	r2, r0
   81a7a:	4b10      	ldr	r3, [pc, #64]	; (81abc <update_heartbeat+0x90>)
   81a7c:	681b      	ldr	r3, [r3, #0]
   81a7e:	f503 7361 	add.w	r3, r3, #900	; 0x384
   81a82:	429a      	cmp	r2, r3
   81a84:	d314      	bcc.n	81ab0 <update_heartbeat+0x84>
            ticks_heartbeat = getTicks();
   81a86:	4b0c      	ldr	r3, [pc, #48]	; (81ab8 <update_heartbeat+0x8c>)
   81a88:	4798      	blx	r3
   81a8a:	4602      	mov	r2, r0
   81a8c:	4b0b      	ldr	r3, [pc, #44]	; (81abc <update_heartbeat+0x90>)
   81a8e:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 1);
   81a90:	2101      	movs	r1, #1
   81a92:	206a      	movs	r0, #106	; 0x6a
   81a94:	4b0a      	ldr	r3, [pc, #40]	; (81ac0 <update_heartbeat+0x94>)
   81a96:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 1);
   81a98:	2101      	movs	r1, #1
   81a9a:	2067      	movs	r0, #103	; 0x67
   81a9c:	4b08      	ldr	r3, [pc, #32]	; (81ac0 <update_heartbeat+0x94>)
   81a9e:	4798      	blx	r3
            mts.ibit.heartbeat = 1;
   81aa0:	4a08      	ldr	r2, [pc, #32]	; (81ac4 <update_heartbeat+0x98>)
   81aa2:	7813      	ldrb	r3, [r2, #0]
   81aa4:	f043 0301 	orr.w	r3, r3, #1
   81aa8:	7013      	strb	r3, [r2, #0]
            heart_state = 1;
   81aaa:	4b02      	ldr	r3, [pc, #8]	; (81ab4 <update_heartbeat+0x88>)
   81aac:	2201      	movs	r2, #1
   81aae:	701a      	strb	r2, [r3, #0]
}
   81ab0:	bf00      	nop
   81ab2:	bd80      	pop	{r7, pc}
   81ab4:	20070be4 	.word	0x20070be4
   81ab8:	00081801 	.word	0x00081801
   81abc:	20070bf4 	.word	0x20070bf4
   81ac0:	00081779 	.word	0x00081779
   81ac4:	20070bdc 	.word	0x20070bdc

00081ac8 <osc_enable>:
{
   81ac8:	b580      	push	{r7, lr}
   81aca:	b082      	sub	sp, #8
   81acc:	af00      	add	r7, sp, #0
   81ace:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81ad0:	687b      	ldr	r3, [r7, #4]
   81ad2:	2b07      	cmp	r3, #7
   81ad4:	d831      	bhi.n	81b3a <osc_enable+0x72>
   81ad6:	a201      	add	r2, pc, #4	; (adr r2, 81adc <osc_enable+0x14>)
   81ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81adc:	00081b39 	.word	0x00081b39
   81ae0:	00081afd 	.word	0x00081afd
   81ae4:	00081b05 	.word	0x00081b05
   81ae8:	00081b0d 	.word	0x00081b0d
   81aec:	00081b15 	.word	0x00081b15
   81af0:	00081b1d 	.word	0x00081b1d
   81af4:	00081b25 	.word	0x00081b25
   81af8:	00081b2f 	.word	0x00081b2f
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   81afc:	2000      	movs	r0, #0
   81afe:	4b11      	ldr	r3, [pc, #68]	; (81b44 <osc_enable+0x7c>)
   81b00:	4798      	blx	r3
		break;
   81b02:	e01a      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   81b04:	2001      	movs	r0, #1
   81b06:	4b0f      	ldr	r3, [pc, #60]	; (81b44 <osc_enable+0x7c>)
   81b08:	4798      	blx	r3
		break;
   81b0a:	e016      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   81b0c:	2000      	movs	r0, #0
   81b0e:	4b0e      	ldr	r3, [pc, #56]	; (81b48 <osc_enable+0x80>)
   81b10:	4798      	blx	r3
		break;
   81b12:	e012      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   81b14:	2010      	movs	r0, #16
   81b16:	4b0c      	ldr	r3, [pc, #48]	; (81b48 <osc_enable+0x80>)
   81b18:	4798      	blx	r3
		break;
   81b1a:	e00e      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   81b1c:	2020      	movs	r0, #32
   81b1e:	4b0a      	ldr	r3, [pc, #40]	; (81b48 <osc_enable+0x80>)
   81b20:	4798      	blx	r3
		break;
   81b22:	e00a      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81b24:	213e      	movs	r1, #62	; 0x3e
   81b26:	2000      	movs	r0, #0
   81b28:	4b08      	ldr	r3, [pc, #32]	; (81b4c <osc_enable+0x84>)
   81b2a:	4798      	blx	r3
		break;
   81b2c:	e005      	b.n	81b3a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   81b2e:	213e      	movs	r1, #62	; 0x3e
   81b30:	2001      	movs	r0, #1
   81b32:	4b06      	ldr	r3, [pc, #24]	; (81b4c <osc_enable+0x84>)
   81b34:	4798      	blx	r3
		break;
   81b36:	e000      	b.n	81b3a <osc_enable+0x72>
		break;
   81b38:	bf00      	nop
}
   81b3a:	bf00      	nop
   81b3c:	3708      	adds	r7, #8
   81b3e:	46bd      	mov	sp, r7
   81b40:	bd80      	pop	{r7, pc}
   81b42:	bf00      	nop
   81b44:	00082105 	.word	0x00082105
   81b48:	00082171 	.word	0x00082171
   81b4c:	000821e1 	.word	0x000821e1

00081b50 <osc_is_ready>:
{
   81b50:	b580      	push	{r7, lr}
   81b52:	b082      	sub	sp, #8
   81b54:	af00      	add	r7, sp, #0
   81b56:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81b58:	687b      	ldr	r3, [r7, #4]
   81b5a:	2b07      	cmp	r3, #7
   81b5c:	d826      	bhi.n	81bac <osc_is_ready+0x5c>
   81b5e:	a201      	add	r2, pc, #4	; (adr r2, 81b64 <osc_is_ready+0x14>)
   81b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81b64:	00081b85 	.word	0x00081b85
   81b68:	00081b89 	.word	0x00081b89
   81b6c:	00081b89 	.word	0x00081b89
   81b70:	00081b9b 	.word	0x00081b9b
   81b74:	00081b9b 	.word	0x00081b9b
   81b78:	00081b9b 	.word	0x00081b9b
   81b7c:	00081b9b 	.word	0x00081b9b
   81b80:	00081b9b 	.word	0x00081b9b
		return 1;
   81b84:	2301      	movs	r3, #1
   81b86:	e012      	b.n	81bae <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
   81b88:	4b0b      	ldr	r3, [pc, #44]	; (81bb8 <osc_is_ready+0x68>)
   81b8a:	4798      	blx	r3
   81b8c:	4603      	mov	r3, r0
   81b8e:	2b00      	cmp	r3, #0
   81b90:	bf14      	ite	ne
   81b92:	2301      	movne	r3, #1
   81b94:	2300      	moveq	r3, #0
   81b96:	b2db      	uxtb	r3, r3
   81b98:	e009      	b.n	81bae <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
   81b9a:	4b08      	ldr	r3, [pc, #32]	; (81bbc <osc_is_ready+0x6c>)
   81b9c:	4798      	blx	r3
   81b9e:	4603      	mov	r3, r0
   81ba0:	2b00      	cmp	r3, #0
   81ba2:	bf14      	ite	ne
   81ba4:	2301      	movne	r3, #1
   81ba6:	2300      	moveq	r3, #0
   81ba8:	b2db      	uxtb	r3, r3
   81baa:	e000      	b.n	81bae <osc_is_ready+0x5e>
	return 0;
   81bac:	2300      	movs	r3, #0
}
   81bae:	4618      	mov	r0, r3
   81bb0:	3708      	adds	r7, #8
   81bb2:	46bd      	mov	sp, r7
   81bb4:	bd80      	pop	{r7, pc}
   81bb6:	bf00      	nop
   81bb8:	0008213d 	.word	0x0008213d
   81bbc:	00082259 	.word	0x00082259

00081bc0 <osc_get_rate>:
{
   81bc0:	b480      	push	{r7}
   81bc2:	b083      	sub	sp, #12
   81bc4:	af00      	add	r7, sp, #0
   81bc6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81bc8:	687b      	ldr	r3, [r7, #4]
   81bca:	2b07      	cmp	r3, #7
   81bcc:	d825      	bhi.n	81c1a <osc_get_rate+0x5a>
   81bce:	a201      	add	r2, pc, #4	; (adr r2, 81bd4 <osc_get_rate+0x14>)
   81bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81bd4:	00081bf5 	.word	0x00081bf5
   81bd8:	00081bfb 	.word	0x00081bfb
   81bdc:	00081c01 	.word	0x00081c01
   81be0:	00081c07 	.word	0x00081c07
   81be4:	00081c0b 	.word	0x00081c0b
   81be8:	00081c0f 	.word	0x00081c0f
   81bec:	00081c13 	.word	0x00081c13
   81bf0:	00081c17 	.word	0x00081c17
		return OSC_SLCK_32K_RC_HZ;
   81bf4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   81bf8:	e010      	b.n	81c1c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   81bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81bfe:	e00d      	b.n	81c1c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   81c00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81c04:	e00a      	b.n	81c1c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   81c06:	4b08      	ldr	r3, [pc, #32]	; (81c28 <osc_get_rate+0x68>)
   81c08:	e008      	b.n	81c1c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   81c0a:	4b08      	ldr	r3, [pc, #32]	; (81c2c <osc_get_rate+0x6c>)
   81c0c:	e006      	b.n	81c1c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   81c0e:	4b08      	ldr	r3, [pc, #32]	; (81c30 <osc_get_rate+0x70>)
   81c10:	e004      	b.n	81c1c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   81c12:	4b07      	ldr	r3, [pc, #28]	; (81c30 <osc_get_rate+0x70>)
   81c14:	e002      	b.n	81c1c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   81c16:	4b06      	ldr	r3, [pc, #24]	; (81c30 <osc_get_rate+0x70>)
   81c18:	e000      	b.n	81c1c <osc_get_rate+0x5c>
	return 0;
   81c1a:	2300      	movs	r3, #0
}
   81c1c:	4618      	mov	r0, r3
   81c1e:	370c      	adds	r7, #12
   81c20:	46bd      	mov	sp, r7
   81c22:	bc80      	pop	{r7}
   81c24:	4770      	bx	lr
   81c26:	bf00      	nop
   81c28:	003d0900 	.word	0x003d0900
   81c2c:	007a1200 	.word	0x007a1200
   81c30:	00b71b00 	.word	0x00b71b00

00081c34 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   81c34:	b580      	push	{r7, lr}
   81c36:	b082      	sub	sp, #8
   81c38:	af00      	add	r7, sp, #0
   81c3a:	4603      	mov	r3, r0
   81c3c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   81c3e:	bf00      	nop
   81c40:	79fb      	ldrb	r3, [r7, #7]
   81c42:	4618      	mov	r0, r3
   81c44:	4b05      	ldr	r3, [pc, #20]	; (81c5c <osc_wait_ready+0x28>)
   81c46:	4798      	blx	r3
   81c48:	4603      	mov	r3, r0
   81c4a:	f083 0301 	eor.w	r3, r3, #1
   81c4e:	b2db      	uxtb	r3, r3
   81c50:	2b00      	cmp	r3, #0
   81c52:	d1f5      	bne.n	81c40 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   81c54:	bf00      	nop
   81c56:	3708      	adds	r7, #8
   81c58:	46bd      	mov	sp, r7
   81c5a:	bd80      	pop	{r7, pc}
   81c5c:	00081b51 	.word	0x00081b51

00081c60 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   81c60:	b580      	push	{r7, lr}
   81c62:	b086      	sub	sp, #24
   81c64:	af00      	add	r7, sp, #0
   81c66:	60f8      	str	r0, [r7, #12]
   81c68:	607a      	str	r2, [r7, #4]
   81c6a:	603b      	str	r3, [r7, #0]
   81c6c:	460b      	mov	r3, r1
   81c6e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   81c70:	687b      	ldr	r3, [r7, #4]
   81c72:	2b00      	cmp	r3, #0
   81c74:	d107      	bne.n	81c86 <pll_config_init+0x26>
   81c76:	683b      	ldr	r3, [r7, #0]
   81c78:	2b00      	cmp	r3, #0
   81c7a:	d104      	bne.n	81c86 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   81c7c:	68fb      	ldr	r3, [r7, #12]
   81c7e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   81c82:	601a      	str	r2, [r3, #0]
   81c84:	e019      	b.n	81cba <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   81c86:	7afb      	ldrb	r3, [r7, #11]
   81c88:	4618      	mov	r0, r3
   81c8a:	4b0e      	ldr	r3, [pc, #56]	; (81cc4 <pll_config_init+0x64>)
   81c8c:	4798      	blx	r3
   81c8e:	4602      	mov	r2, r0
   81c90:	687b      	ldr	r3, [r7, #4]
   81c92:	fbb2 f3f3 	udiv	r3, r2, r3
   81c96:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   81c98:	697b      	ldr	r3, [r7, #20]
   81c9a:	683a      	ldr	r2, [r7, #0]
   81c9c:	fb02 f303 	mul.w	r3, r2, r3
   81ca0:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   81ca2:	683b      	ldr	r3, [r7, #0]
   81ca4:	3b01      	subs	r3, #1
   81ca6:	041a      	lsls	r2, r3, #16
   81ca8:	4b07      	ldr	r3, [pc, #28]	; (81cc8 <pll_config_init+0x68>)
   81caa:	4013      	ands	r3, r2
   81cac:	687a      	ldr	r2, [r7, #4]
   81cae:	b2d2      	uxtb	r2, r2
   81cb0:	4313      	orrs	r3, r2
   81cb2:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   81cb6:	68fb      	ldr	r3, [r7, #12]
   81cb8:	601a      	str	r2, [r3, #0]
	}
}
   81cba:	bf00      	nop
   81cbc:	3718      	adds	r7, #24
   81cbe:	46bd      	mov	sp, r7
   81cc0:	bd80      	pop	{r7, pc}
   81cc2:	bf00      	nop
   81cc4:	00081bc1 	.word	0x00081bc1
   81cc8:	07ff0000 	.word	0x07ff0000

00081ccc <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   81ccc:	b580      	push	{r7, lr}
   81cce:	b082      	sub	sp, #8
   81cd0:	af00      	add	r7, sp, #0
   81cd2:	6078      	str	r0, [r7, #4]
   81cd4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81cd6:	683b      	ldr	r3, [r7, #0]
   81cd8:	2b00      	cmp	r3, #0
   81cda:	d108      	bne.n	81cee <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   81cdc:	4b09      	ldr	r3, [pc, #36]	; (81d04 <pll_enable+0x38>)
   81cde:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81ce0:	4a09      	ldr	r2, [pc, #36]	; (81d08 <pll_enable+0x3c>)
   81ce2:	687b      	ldr	r3, [r7, #4]
   81ce4:	681b      	ldr	r3, [r3, #0]
   81ce6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81cea:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   81cec:	e005      	b.n	81cfa <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   81cee:	4a06      	ldr	r2, [pc, #24]	; (81d08 <pll_enable+0x3c>)
   81cf0:	687b      	ldr	r3, [r7, #4]
   81cf2:	681b      	ldr	r3, [r3, #0]
   81cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81cf8:	61d3      	str	r3, [r2, #28]
}
   81cfa:	bf00      	nop
   81cfc:	3708      	adds	r7, #8
   81cfe:	46bd      	mov	sp, r7
   81d00:	bd80      	pop	{r7, pc}
   81d02:	bf00      	nop
   81d04:	00082271 	.word	0x00082271
   81d08:	400e0600 	.word	0x400e0600

00081d0c <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   81d0c:	b580      	push	{r7, lr}
   81d0e:	b082      	sub	sp, #8
   81d10:	af00      	add	r7, sp, #0
   81d12:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81d14:	687b      	ldr	r3, [r7, #4]
   81d16:	2b00      	cmp	r3, #0
   81d18:	d103      	bne.n	81d22 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   81d1a:	4b05      	ldr	r3, [pc, #20]	; (81d30 <pll_is_locked+0x24>)
   81d1c:	4798      	blx	r3
   81d1e:	4603      	mov	r3, r0
   81d20:	e002      	b.n	81d28 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   81d22:	4b04      	ldr	r3, [pc, #16]	; (81d34 <pll_is_locked+0x28>)
   81d24:	4798      	blx	r3
   81d26:	4603      	mov	r3, r0
	}
}
   81d28:	4618      	mov	r0, r3
   81d2a:	3708      	adds	r7, #8
   81d2c:	46bd      	mov	sp, r7
   81d2e:	bd80      	pop	{r7, pc}
   81d30:	00082289 	.word	0x00082289
   81d34:	000822a1 	.word	0x000822a1

00081d38 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   81d38:	b580      	push	{r7, lr}
   81d3a:	b082      	sub	sp, #8
   81d3c:	af00      	add	r7, sp, #0
   81d3e:	4603      	mov	r3, r0
   81d40:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   81d42:	79fb      	ldrb	r3, [r7, #7]
   81d44:	3b03      	subs	r3, #3
   81d46:	2b04      	cmp	r3, #4
   81d48:	d808      	bhi.n	81d5c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   81d4a:	79fb      	ldrb	r3, [r7, #7]
   81d4c:	4618      	mov	r0, r3
   81d4e:	4b06      	ldr	r3, [pc, #24]	; (81d68 <pll_enable_source+0x30>)
   81d50:	4798      	blx	r3
		osc_wait_ready(e_src);
   81d52:	79fb      	ldrb	r3, [r7, #7]
   81d54:	4618      	mov	r0, r3
   81d56:	4b05      	ldr	r3, [pc, #20]	; (81d6c <pll_enable_source+0x34>)
   81d58:	4798      	blx	r3
		break;
   81d5a:	e000      	b.n	81d5e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   81d5c:	bf00      	nop
	}
}
   81d5e:	bf00      	nop
   81d60:	3708      	adds	r7, #8
   81d62:	46bd      	mov	sp, r7
   81d64:	bd80      	pop	{r7, pc}
   81d66:	bf00      	nop
   81d68:	00081ac9 	.word	0x00081ac9
   81d6c:	00081c35 	.word	0x00081c35

00081d70 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   81d70:	b580      	push	{r7, lr}
   81d72:	b082      	sub	sp, #8
   81d74:	af00      	add	r7, sp, #0
   81d76:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81d78:	bf00      	nop
   81d7a:	6878      	ldr	r0, [r7, #4]
   81d7c:	4b04      	ldr	r3, [pc, #16]	; (81d90 <pll_wait_for_lock+0x20>)
   81d7e:	4798      	blx	r3
   81d80:	4603      	mov	r3, r0
   81d82:	2b00      	cmp	r3, #0
   81d84:	d0f9      	beq.n	81d7a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   81d86:	2300      	movs	r3, #0
}
   81d88:	4618      	mov	r0, r3
   81d8a:	3708      	adds	r7, #8
   81d8c:	46bd      	mov	sp, r7
   81d8e:	bd80      	pop	{r7, pc}
   81d90:	00081d0d 	.word	0x00081d0d

00081d94 <sysclk_get_main_hz>:
{
   81d94:	b580      	push	{r7, lr}
   81d96:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   81d98:	2006      	movs	r0, #6
   81d9a:	4b04      	ldr	r3, [pc, #16]	; (81dac <sysclk_get_main_hz+0x18>)
   81d9c:	4798      	blx	r3
   81d9e:	4602      	mov	r2, r0
   81da0:	4613      	mov	r3, r2
   81da2:	00db      	lsls	r3, r3, #3
   81da4:	1a9b      	subs	r3, r3, r2
   81da6:	005b      	lsls	r3, r3, #1
}
   81da8:	4618      	mov	r0, r3
   81daa:	bd80      	pop	{r7, pc}
   81dac:	00081bc1 	.word	0x00081bc1

00081db0 <sysclk_get_cpu_hz>:
{
   81db0:	b580      	push	{r7, lr}
   81db2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   81db4:	4b02      	ldr	r3, [pc, #8]	; (81dc0 <sysclk_get_cpu_hz+0x10>)
   81db6:	4798      	blx	r3
   81db8:	4603      	mov	r3, r0
   81dba:	085b      	lsrs	r3, r3, #1
}
   81dbc:	4618      	mov	r0, r3
   81dbe:	bd80      	pop	{r7, pc}
   81dc0:	00081d95 	.word	0x00081d95

00081dc4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81dc4:	b590      	push	{r4, r7, lr}
   81dc6:	b083      	sub	sp, #12
   81dc8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81dca:	4811      	ldr	r0, [pc, #68]	; (81e10 <sysclk_init+0x4c>)
   81dcc:	4b11      	ldr	r3, [pc, #68]	; (81e14 <sysclk_init+0x50>)
   81dce:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   81dd0:	2006      	movs	r0, #6
   81dd2:	4b11      	ldr	r3, [pc, #68]	; (81e18 <sysclk_init+0x54>)
   81dd4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   81dd6:	1d38      	adds	r0, r7, #4
   81dd8:	230e      	movs	r3, #14
   81dda:	2201      	movs	r2, #1
   81ddc:	2106      	movs	r1, #6
   81dde:	4c0f      	ldr	r4, [pc, #60]	; (81e1c <sysclk_init+0x58>)
   81de0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   81de2:	1d3b      	adds	r3, r7, #4
   81de4:	2100      	movs	r1, #0
   81de6:	4618      	mov	r0, r3
   81de8:	4b0d      	ldr	r3, [pc, #52]	; (81e20 <sysclk_init+0x5c>)
   81dea:	4798      	blx	r3
		pll_wait_for_lock(0);
   81dec:	2000      	movs	r0, #0
   81dee:	4b0d      	ldr	r3, [pc, #52]	; (81e24 <sysclk_init+0x60>)
   81df0:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81df2:	2010      	movs	r0, #16
   81df4:	4b0c      	ldr	r3, [pc, #48]	; (81e28 <sysclk_init+0x64>)
   81df6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81df8:	4b0c      	ldr	r3, [pc, #48]	; (81e2c <sysclk_init+0x68>)
   81dfa:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81dfc:	4b0c      	ldr	r3, [pc, #48]	; (81e30 <sysclk_init+0x6c>)
   81dfe:	4798      	blx	r3
   81e00:	4603      	mov	r3, r0
   81e02:	4618      	mov	r0, r3
   81e04:	4b03      	ldr	r3, [pc, #12]	; (81e14 <sysclk_init+0x50>)
   81e06:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   81e08:	bf00      	nop
   81e0a:	370c      	adds	r7, #12
   81e0c:	46bd      	mov	sp, r7
   81e0e:	bd90      	pop	{r4, r7, pc}
   81e10:	0501bd00 	.word	0x0501bd00
   81e14:	200700d1 	.word	0x200700d1
   81e18:	00081d39 	.word	0x00081d39
   81e1c:	00081c61 	.word	0x00081c61
   81e20:	00081ccd 	.word	0x00081ccd
   81e24:	00081d71 	.word	0x00081d71
   81e28:	00082085 	.word	0x00082085
   81e2c:	000827bd 	.word	0x000827bd
   81e30:	00081db1 	.word	0x00081db1

00081e34 <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   81e34:	b580      	push	{r7, lr}
   81e36:	b082      	sub	sp, #8
   81e38:	af00      	add	r7, sp, #0
   81e3a:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   81e3c:	6878      	ldr	r0, [r7, #4]
   81e3e:	4b03      	ldr	r3, [pc, #12]	; (81e4c <dmac_init+0x18>)
   81e40:	4798      	blx	r3
}
   81e42:	bf00      	nop
   81e44:	3708      	adds	r7, #8
   81e46:	46bd      	mov	sp, r7
   81e48:	bd80      	pop	{r7, pc}
   81e4a:	bf00      	nop
   81e4c:	00081e8f 	.word	0x00081e8f

00081e50 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   81e50:	b480      	push	{r7}
   81e52:	b083      	sub	sp, #12
   81e54:	af00      	add	r7, sp, #0
   81e56:	6078      	str	r0, [r7, #4]
   81e58:	460b      	mov	r3, r1
   81e5a:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   81e5c:	687b      	ldr	r3, [r7, #4]
   81e5e:	681b      	ldr	r3, [r3, #0]
   81e60:	f023 0210 	bic.w	r2, r3, #16
   81e64:	78fb      	ldrb	r3, [r7, #3]
   81e66:	431a      	orrs	r2, r3
   81e68:	687b      	ldr	r3, [r7, #4]
   81e6a:	601a      	str	r2, [r3, #0]
}
   81e6c:	bf00      	nop
   81e6e:	370c      	adds	r7, #12
   81e70:	46bd      	mov	sp, r7
   81e72:	bc80      	pop	{r7}
   81e74:	4770      	bx	lr

00081e76 <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   81e76:	b480      	push	{r7}
   81e78:	b083      	sub	sp, #12
   81e7a:	af00      	add	r7, sp, #0
   81e7c:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   81e7e:	687b      	ldr	r3, [r7, #4]
   81e80:	2201      	movs	r2, #1
   81e82:	605a      	str	r2, [r3, #4]
}
   81e84:	bf00      	nop
   81e86:	370c      	adds	r7, #12
   81e88:	46bd      	mov	sp, r7
   81e8a:	bc80      	pop	{r7}
   81e8c:	4770      	bx	lr

00081e8e <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   81e8e:	b480      	push	{r7}
   81e90:	b083      	sub	sp, #12
   81e92:	af00      	add	r7, sp, #0
   81e94:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   81e96:	687b      	ldr	r3, [r7, #4]
   81e98:	685b      	ldr	r3, [r3, #4]
   81e9a:	f023 0201 	bic.w	r2, r3, #1
   81e9e:	687b      	ldr	r3, [r7, #4]
   81ea0:	605a      	str	r2, [r3, #4]
}
   81ea2:	bf00      	nop
   81ea4:	370c      	adds	r7, #12
   81ea6:	46bd      	mov	sp, r7
   81ea8:	bc80      	pop	{r7}
   81eaa:	4770      	bx	lr

00081eac <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   81eac:	b480      	push	{r7}
   81eae:	b083      	sub	sp, #12
   81eb0:	af00      	add	r7, sp, #0
   81eb2:	6078      	str	r0, [r7, #4]
   81eb4:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   81eb6:	687b      	ldr	r3, [r7, #4]
   81eb8:	683a      	ldr	r2, [r7, #0]
   81eba:	619a      	str	r2, [r3, #24]
}
   81ebc:	bf00      	nop
   81ebe:	370c      	adds	r7, #12
   81ec0:	46bd      	mov	sp, r7
   81ec2:	bc80      	pop	{r7}
   81ec4:	4770      	bx	lr

00081ec6 <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   81ec6:	b480      	push	{r7}
   81ec8:	b083      	sub	sp, #12
   81eca:	af00      	add	r7, sp, #0
   81ecc:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   81ece:	687b      	ldr	r3, [r7, #4]
   81ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   81ed2:	4618      	mov	r0, r3
   81ed4:	370c      	adds	r7, #12
   81ed6:	46bd      	mov	sp, r7
   81ed8:	bc80      	pop	{r7}
   81eda:	4770      	bx	lr

00081edc <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81edc:	b480      	push	{r7}
   81ede:	b083      	sub	sp, #12
   81ee0:	af00      	add	r7, sp, #0
   81ee2:	6078      	str	r0, [r7, #4]
   81ee4:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   81ee6:	2201      	movs	r2, #1
   81ee8:	683b      	ldr	r3, [r7, #0]
   81eea:	409a      	lsls	r2, r3
   81eec:	687b      	ldr	r3, [r7, #4]
   81eee:	629a      	str	r2, [r3, #40]	; 0x28
}
   81ef0:	bf00      	nop
   81ef2:	370c      	adds	r7, #12
   81ef4:	46bd      	mov	sp, r7
   81ef6:	bc80      	pop	{r7}
   81ef8:	4770      	bx	lr

00081efa <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81efa:	b480      	push	{r7}
   81efc:	b083      	sub	sp, #12
   81efe:	af00      	add	r7, sp, #0
   81f00:	6078      	str	r0, [r7, #4]
   81f02:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   81f04:	2201      	movs	r2, #1
   81f06:	683b      	ldr	r3, [r7, #0]
   81f08:	409a      	lsls	r2, r3
   81f0a:	687b      	ldr	r3, [r7, #4]
   81f0c:	62da      	str	r2, [r3, #44]	; 0x2c
}
   81f0e:	bf00      	nop
   81f10:	370c      	adds	r7, #12
   81f12:	46bd      	mov	sp, r7
   81f14:	bc80      	pop	{r7}
   81f16:	4770      	bx	lr

00081f18 <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81f18:	b480      	push	{r7}
   81f1a:	b085      	sub	sp, #20
   81f1c:	af00      	add	r7, sp, #0
   81f1e:	60f8      	str	r0, [r7, #12]
   81f20:	60b9      	str	r1, [r7, #8]
   81f22:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   81f24:	68f9      	ldr	r1, [r7, #12]
   81f26:	68ba      	ldr	r2, [r7, #8]
   81f28:	4613      	mov	r3, r2
   81f2a:	009b      	lsls	r3, r3, #2
   81f2c:	4413      	add	r3, r2
   81f2e:	00db      	lsls	r3, r3, #3
   81f30:	440b      	add	r3, r1
   81f32:	333c      	adds	r3, #60	; 0x3c
   81f34:	687a      	ldr	r2, [r7, #4]
   81f36:	601a      	str	r2, [r3, #0]
}
   81f38:	bf00      	nop
   81f3a:	3714      	adds	r7, #20
   81f3c:	46bd      	mov	sp, r7
   81f3e:	bc80      	pop	{r7}
   81f40:	4770      	bx	lr

00081f42 <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81f42:	b480      	push	{r7}
   81f44:	b085      	sub	sp, #20
   81f46:	af00      	add	r7, sp, #0
   81f48:	60f8      	str	r0, [r7, #12]
   81f4a:	60b9      	str	r1, [r7, #8]
   81f4c:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   81f4e:	68f9      	ldr	r1, [r7, #12]
   81f50:	68ba      	ldr	r2, [r7, #8]
   81f52:	4613      	mov	r3, r2
   81f54:	009b      	lsls	r3, r3, #2
   81f56:	4413      	add	r3, r2
   81f58:	00db      	lsls	r3, r3, #3
   81f5a:	440b      	add	r3, r1
   81f5c:	3340      	adds	r3, #64	; 0x40
   81f5e:	687a      	ldr	r2, [r7, #4]
   81f60:	601a      	str	r2, [r3, #0]
}
   81f62:	bf00      	nop
   81f64:	3714      	adds	r7, #20
   81f66:	46bd      	mov	sp, r7
   81f68:	bc80      	pop	{r7}
   81f6a:	4770      	bx	lr

00081f6c <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   81f6c:	b480      	push	{r7}
   81f6e:	b085      	sub	sp, #20
   81f70:	af00      	add	r7, sp, #0
   81f72:	60f8      	str	r0, [r7, #12]
   81f74:	60b9      	str	r1, [r7, #8]
   81f76:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   81f78:	68f9      	ldr	r1, [r7, #12]
   81f7a:	68ba      	ldr	r2, [r7, #8]
   81f7c:	4613      	mov	r3, r2
   81f7e:	009b      	lsls	r3, r3, #2
   81f80:	4413      	add	r3, r2
   81f82:	00db      	lsls	r3, r3, #3
   81f84:	440b      	add	r3, r1
   81f86:	3344      	adds	r3, #68	; 0x44
   81f88:	687a      	ldr	r2, [r7, #4]
   81f8a:	601a      	str	r2, [r3, #0]
}
   81f8c:	bf00      	nop
   81f8e:	3714      	adds	r7, #20
   81f90:	46bd      	mov	sp, r7
   81f92:	bc80      	pop	{r7}
   81f94:	4770      	bx	lr

00081f96 <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   81f96:	b480      	push	{r7}
   81f98:	b085      	sub	sp, #20
   81f9a:	af00      	add	r7, sp, #0
   81f9c:	60f8      	str	r0, [r7, #12]
   81f9e:	60b9      	str	r1, [r7, #8]
   81fa0:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   81fa2:	68f9      	ldr	r1, [r7, #12]
   81fa4:	68ba      	ldr	r2, [r7, #8]
   81fa6:	4613      	mov	r3, r2
   81fa8:	009b      	lsls	r3, r3, #2
   81faa:	4413      	add	r3, r2
   81fac:	00db      	lsls	r3, r3, #3
   81fae:	440b      	add	r3, r1
   81fb0:	3348      	adds	r3, #72	; 0x48
   81fb2:	687a      	ldr	r2, [r7, #4]
   81fb4:	601a      	str	r2, [r3, #0]
}
   81fb6:	bf00      	nop
   81fb8:	3714      	adds	r7, #20
   81fba:	46bd      	mov	sp, r7
   81fbc:	bc80      	pop	{r7}
   81fbe:	4770      	bx	lr

00081fc0 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   81fc0:	b480      	push	{r7}
   81fc2:	b085      	sub	sp, #20
   81fc4:	af00      	add	r7, sp, #0
   81fc6:	60f8      	str	r0, [r7, #12]
   81fc8:	60b9      	str	r1, [r7, #8]
   81fca:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   81fcc:	68f9      	ldr	r1, [r7, #12]
   81fce:	68ba      	ldr	r2, [r7, #8]
   81fd0:	4613      	mov	r3, r2
   81fd2:	009b      	lsls	r3, r3, #2
   81fd4:	4413      	add	r3, r2
   81fd6:	00db      	lsls	r3, r3, #3
   81fd8:	440b      	add	r3, r1
   81fda:	334c      	adds	r3, #76	; 0x4c
   81fdc:	687a      	ldr	r2, [r7, #4]
   81fde:	601a      	str	r2, [r3, #0]
}
   81fe0:	bf00      	nop
   81fe2:	3714      	adds	r7, #20
   81fe4:	46bd      	mov	sp, r7
   81fe6:	bc80      	pop	{r7}
   81fe8:	4770      	bx	lr

00081fea <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   81fea:	b480      	push	{r7}
   81fec:	b085      	sub	sp, #20
   81fee:	af00      	add	r7, sp, #0
   81ff0:	60f8      	str	r0, [r7, #12]
   81ff2:	60b9      	str	r1, [r7, #8]
   81ff4:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   81ff6:	68f9      	ldr	r1, [r7, #12]
   81ff8:	68ba      	ldr	r2, [r7, #8]
   81ffa:	4613      	mov	r3, r2
   81ffc:	009b      	lsls	r3, r3, #2
   81ffe:	4413      	add	r3, r2
   82000:	00db      	lsls	r3, r3, #3
   82002:	440b      	add	r3, r1
   82004:	3350      	adds	r3, #80	; 0x50
   82006:	687a      	ldr	r2, [r7, #4]
   82008:	601a      	str	r2, [r3, #0]
}
   8200a:	bf00      	nop
   8200c:	3714      	adds	r7, #20
   8200e:	46bd      	mov	sp, r7
   82010:	bc80      	pop	{r7}
   82012:	4770      	bx	lr

00082014 <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   82014:	b580      	push	{r7, lr}
   82016:	b084      	sub	sp, #16
   82018:	af00      	add	r7, sp, #0
   8201a:	60f8      	str	r0, [r7, #12]
   8201c:	60b9      	str	r1, [r7, #8]
   8201e:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   82020:	68fb      	ldr	r3, [r7, #12]
   82022:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   82024:	687b      	ldr	r3, [r7, #4]
   82026:	681b      	ldr	r3, [r3, #0]
   82028:	461a      	mov	r2, r3
   8202a:	68b9      	ldr	r1, [r7, #8]
   8202c:	68f8      	ldr	r0, [r7, #12]
   8202e:	4b10      	ldr	r3, [pc, #64]	; (82070 <dmac_channel_single_buf_transfer_init+0x5c>)
   82030:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   82032:	687b      	ldr	r3, [r7, #4]
   82034:	685b      	ldr	r3, [r3, #4]
   82036:	461a      	mov	r2, r3
   82038:	68b9      	ldr	r1, [r7, #8]
   8203a:	68f8      	ldr	r0, [r7, #12]
   8203c:	4b0d      	ldr	r3, [pc, #52]	; (82074 <dmac_channel_single_buf_transfer_init+0x60>)
   8203e:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   82040:	2200      	movs	r2, #0
   82042:	68b9      	ldr	r1, [r7, #8]
   82044:	68f8      	ldr	r0, [r7, #12]
   82046:	4b0c      	ldr	r3, [pc, #48]	; (82078 <dmac_channel_single_buf_transfer_init+0x64>)
   82048:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   8204a:	687b      	ldr	r3, [r7, #4]
   8204c:	689b      	ldr	r3, [r3, #8]
   8204e:	461a      	mov	r2, r3
   82050:	68b9      	ldr	r1, [r7, #8]
   82052:	68f8      	ldr	r0, [r7, #12]
   82054:	4b09      	ldr	r3, [pc, #36]	; (8207c <dmac_channel_single_buf_transfer_init+0x68>)
   82056:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   82058:	687b      	ldr	r3, [r7, #4]
   8205a:	68db      	ldr	r3, [r3, #12]
   8205c:	461a      	mov	r2, r3
   8205e:	68b9      	ldr	r1, [r7, #8]
   82060:	68f8      	ldr	r0, [r7, #12]
   82062:	4b07      	ldr	r3, [pc, #28]	; (82080 <dmac_channel_single_buf_transfer_init+0x6c>)
   82064:	4798      	blx	r3
}
   82066:	bf00      	nop
   82068:	3710      	adds	r7, #16
   8206a:	46bd      	mov	sp, r7
   8206c:	bd80      	pop	{r7, pc}
   8206e:	bf00      	nop
   82070:	00081f19 	.word	0x00081f19
   82074:	00081f43 	.word	0x00081f43
   82078:	00081f6d 	.word	0x00081f6d
   8207c:	00081f97 	.word	0x00081f97
   82080:	00081fc1 	.word	0x00081fc1

00082084 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   82084:	b480      	push	{r7}
   82086:	b085      	sub	sp, #20
   82088:	af00      	add	r7, sp, #0
   8208a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8208c:	491c      	ldr	r1, [pc, #112]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   8208e:	4b1c      	ldr	r3, [pc, #112]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   82090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82092:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   82096:	687b      	ldr	r3, [r7, #4]
   82098:	4313      	orrs	r3, r2
   8209a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8209c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   820a0:	60fb      	str	r3, [r7, #12]
   820a2:	e007      	b.n	820b4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   820a4:	68fb      	ldr	r3, [r7, #12]
   820a6:	2b00      	cmp	r3, #0
   820a8:	d101      	bne.n	820ae <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   820aa:	2301      	movs	r3, #1
   820ac:	e023      	b.n	820f6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   820ae:	68fb      	ldr	r3, [r7, #12]
   820b0:	3b01      	subs	r3, #1
   820b2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   820b4:	4b12      	ldr	r3, [pc, #72]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   820b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820b8:	f003 0308 	and.w	r3, r3, #8
   820bc:	2b00      	cmp	r3, #0
   820be:	d0f1      	beq.n	820a4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   820c0:	4a0f      	ldr	r2, [pc, #60]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   820c2:	4b0f      	ldr	r3, [pc, #60]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   820c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   820c6:	f023 0303 	bic.w	r3, r3, #3
   820ca:	f043 0302 	orr.w	r3, r3, #2
   820ce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   820d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   820d4:	60fb      	str	r3, [r7, #12]
   820d6:	e007      	b.n	820e8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   820d8:	68fb      	ldr	r3, [r7, #12]
   820da:	2b00      	cmp	r3, #0
   820dc:	d101      	bne.n	820e2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   820de:	2301      	movs	r3, #1
   820e0:	e009      	b.n	820f6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   820e2:	68fb      	ldr	r3, [r7, #12]
   820e4:	3b01      	subs	r3, #1
   820e6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   820e8:	4b05      	ldr	r3, [pc, #20]	; (82100 <pmc_switch_mck_to_pllack+0x7c>)
   820ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820ec:	f003 0308 	and.w	r3, r3, #8
   820f0:	2b00      	cmp	r3, #0
   820f2:	d0f1      	beq.n	820d8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   820f4:	2300      	movs	r3, #0
}
   820f6:	4618      	mov	r0, r3
   820f8:	3714      	adds	r7, #20
   820fa:	46bd      	mov	sp, r7
   820fc:	bc80      	pop	{r7}
   820fe:	4770      	bx	lr
   82100:	400e0600 	.word	0x400e0600

00082104 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   82104:	b480      	push	{r7}
   82106:	b083      	sub	sp, #12
   82108:	af00      	add	r7, sp, #0
   8210a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   8210c:	687b      	ldr	r3, [r7, #4]
   8210e:	2b01      	cmp	r3, #1
   82110:	d107      	bne.n	82122 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   82112:	4a08      	ldr	r2, [pc, #32]	; (82134 <pmc_switch_sclk_to_32kxtal+0x30>)
   82114:	4b07      	ldr	r3, [pc, #28]	; (82134 <pmc_switch_sclk_to_32kxtal+0x30>)
   82116:	689b      	ldr	r3, [r3, #8]
   82118:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   8211c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82120:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   82122:	4b04      	ldr	r3, [pc, #16]	; (82134 <pmc_switch_sclk_to_32kxtal+0x30>)
   82124:	4a04      	ldr	r2, [pc, #16]	; (82138 <pmc_switch_sclk_to_32kxtal+0x34>)
   82126:	601a      	str	r2, [r3, #0]
}
   82128:	bf00      	nop
   8212a:	370c      	adds	r7, #12
   8212c:	46bd      	mov	sp, r7
   8212e:	bc80      	pop	{r7}
   82130:	4770      	bx	lr
   82132:	bf00      	nop
   82134:	400e1a10 	.word	0x400e1a10
   82138:	a5000008 	.word	0xa5000008

0008213c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   8213c:	b480      	push	{r7}
   8213e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   82140:	4b09      	ldr	r3, [pc, #36]	; (82168 <pmc_osc_is_ready_32kxtal+0x2c>)
   82142:	695b      	ldr	r3, [r3, #20]
   82144:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   82148:	2b00      	cmp	r3, #0
   8214a:	d007      	beq.n	8215c <pmc_osc_is_ready_32kxtal+0x20>
   8214c:	4b07      	ldr	r3, [pc, #28]	; (8216c <pmc_osc_is_ready_32kxtal+0x30>)
   8214e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82150:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82154:	2b00      	cmp	r3, #0
   82156:	d001      	beq.n	8215c <pmc_osc_is_ready_32kxtal+0x20>
   82158:	2301      	movs	r3, #1
   8215a:	e000      	b.n	8215e <pmc_osc_is_ready_32kxtal+0x22>
   8215c:	2300      	movs	r3, #0
}
   8215e:	4618      	mov	r0, r3
   82160:	46bd      	mov	sp, r7
   82162:	bc80      	pop	{r7}
   82164:	4770      	bx	lr
   82166:	bf00      	nop
   82168:	400e1a10 	.word	0x400e1a10
   8216c:	400e0600 	.word	0x400e0600

00082170 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   82170:	b480      	push	{r7}
   82172:	b083      	sub	sp, #12
   82174:	af00      	add	r7, sp, #0
   82176:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   82178:	4a18      	ldr	r2, [pc, #96]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   8217a:	4b18      	ldr	r3, [pc, #96]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   8217c:	6a1b      	ldr	r3, [r3, #32]
   8217e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82182:	f043 0308 	orr.w	r3, r3, #8
   82186:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82188:	bf00      	nop
   8218a:	4b14      	ldr	r3, [pc, #80]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   8218c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8218e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   82192:	2b00      	cmp	r3, #0
   82194:	d0f9      	beq.n	8218a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82196:	4911      	ldr	r1, [pc, #68]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   82198:	4b10      	ldr	r3, [pc, #64]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   8219a:	6a1b      	ldr	r3, [r3, #32]
   8219c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   821a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   821a4:	687a      	ldr	r2, [r7, #4]
   821a6:	4313      	orrs	r3, r2
   821a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   821ac:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   821ae:	bf00      	nop
   821b0:	4b0a      	ldr	r3, [pc, #40]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   821b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   821b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   821b8:	2b00      	cmp	r3, #0
   821ba:	d0f9      	beq.n	821b0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   821bc:	4a07      	ldr	r2, [pc, #28]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   821be:	4b07      	ldr	r3, [pc, #28]	; (821dc <pmc_switch_mainck_to_fastrc+0x6c>)
   821c0:	6a1b      	ldr	r3, [r3, #32]
   821c2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   821c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   821ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   821ce:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   821d0:	bf00      	nop
   821d2:	370c      	adds	r7, #12
   821d4:	46bd      	mov	sp, r7
   821d6:	bc80      	pop	{r7}
   821d8:	4770      	bx	lr
   821da:	bf00      	nop
   821dc:	400e0600 	.word	0x400e0600

000821e0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   821e0:	b480      	push	{r7}
   821e2:	b083      	sub	sp, #12
   821e4:	af00      	add	r7, sp, #0
   821e6:	6078      	str	r0, [r7, #4]
   821e8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   821ea:	687b      	ldr	r3, [r7, #4]
   821ec:	2b00      	cmp	r3, #0
   821ee:	d008      	beq.n	82202 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   821f0:	4916      	ldr	r1, [pc, #88]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   821f2:	4b16      	ldr	r3, [pc, #88]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   821f4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   821f6:	4a16      	ldr	r2, [pc, #88]	; (82250 <pmc_switch_mainck_to_xtal+0x70>)
   821f8:	401a      	ands	r2, r3
   821fa:	4b16      	ldr	r3, [pc, #88]	; (82254 <pmc_switch_mainck_to_xtal+0x74>)
   821fc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   821fe:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   82200:	e01e      	b.n	82240 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82202:	4912      	ldr	r1, [pc, #72]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   82204:	4b11      	ldr	r3, [pc, #68]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   82206:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82208:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8220c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82210:	683a      	ldr	r2, [r7, #0]
   82212:	0212      	lsls	r2, r2, #8
   82214:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82216:	4313      	orrs	r3, r2
   82218:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8221c:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82220:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82222:	bf00      	nop
   82224:	4b09      	ldr	r3, [pc, #36]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   82226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82228:	f003 0301 	and.w	r3, r3, #1
   8222c:	2b00      	cmp	r3, #0
   8222e:	d0f9      	beq.n	82224 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82230:	4a06      	ldr	r2, [pc, #24]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   82232:	4b06      	ldr	r3, [pc, #24]	; (8224c <pmc_switch_mainck_to_xtal+0x6c>)
   82234:	6a1b      	ldr	r3, [r3, #32]
   82236:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8223a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8223e:	6213      	str	r3, [r2, #32]
}
   82240:	bf00      	nop
   82242:	370c      	adds	r7, #12
   82244:	46bd      	mov	sp, r7
   82246:	bc80      	pop	{r7}
   82248:	4770      	bx	lr
   8224a:	bf00      	nop
   8224c:	400e0600 	.word	0x400e0600
   82250:	fec8fffc 	.word	0xfec8fffc
   82254:	01370002 	.word	0x01370002

00082258 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   82258:	b480      	push	{r7}
   8225a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8225c:	4b03      	ldr	r3, [pc, #12]	; (8226c <pmc_osc_is_ready_mainck+0x14>)
   8225e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   82264:	4618      	mov	r0, r3
   82266:	46bd      	mov	sp, r7
   82268:	bc80      	pop	{r7}
   8226a:	4770      	bx	lr
   8226c:	400e0600 	.word	0x400e0600

00082270 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   82270:	b480      	push	{r7}
   82272:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82274:	4b03      	ldr	r3, [pc, #12]	; (82284 <pmc_disable_pllack+0x14>)
   82276:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8227a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   8227c:	bf00      	nop
   8227e:	46bd      	mov	sp, r7
   82280:	bc80      	pop	{r7}
   82282:	4770      	bx	lr
   82284:	400e0600 	.word	0x400e0600

00082288 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   82288:	b480      	push	{r7}
   8228a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8228c:	4b03      	ldr	r3, [pc, #12]	; (8229c <pmc_is_locked_pllack+0x14>)
   8228e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82290:	f003 0302 	and.w	r3, r3, #2
}
   82294:	4618      	mov	r0, r3
   82296:	46bd      	mov	sp, r7
   82298:	bc80      	pop	{r7}
   8229a:	4770      	bx	lr
   8229c:	400e0600 	.word	0x400e0600

000822a0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   822a0:	b480      	push	{r7}
   822a2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   822a4:	4b03      	ldr	r3, [pc, #12]	; (822b4 <pmc_is_locked_upll+0x14>)
   822a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   822a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   822ac:	4618      	mov	r0, r3
   822ae:	46bd      	mov	sp, r7
   822b0:	bc80      	pop	{r7}
   822b2:	4770      	bx	lr
   822b4:	400e0600 	.word	0x400e0600

000822b8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   822b8:	b480      	push	{r7}
   822ba:	b083      	sub	sp, #12
   822bc:	af00      	add	r7, sp, #0
   822be:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   822c0:	687b      	ldr	r3, [r7, #4]
   822c2:	2b2c      	cmp	r3, #44	; 0x2c
   822c4:	d901      	bls.n	822ca <pmc_enable_periph_clk+0x12>
		return 1;
   822c6:	2301      	movs	r3, #1
   822c8:	e02f      	b.n	8232a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   822ca:	687b      	ldr	r3, [r7, #4]
   822cc:	2b1f      	cmp	r3, #31
   822ce:	d813      	bhi.n	822f8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   822d0:	4b18      	ldr	r3, [pc, #96]	; (82334 <pmc_enable_periph_clk+0x7c>)
   822d2:	699a      	ldr	r2, [r3, #24]
   822d4:	2101      	movs	r1, #1
   822d6:	687b      	ldr	r3, [r7, #4]
   822d8:	fa01 f303 	lsl.w	r3, r1, r3
   822dc:	401a      	ands	r2, r3
   822de:	2101      	movs	r1, #1
   822e0:	687b      	ldr	r3, [r7, #4]
   822e2:	fa01 f303 	lsl.w	r3, r1, r3
   822e6:	429a      	cmp	r2, r3
   822e8:	d01e      	beq.n	82328 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   822ea:	4a12      	ldr	r2, [pc, #72]	; (82334 <pmc_enable_periph_clk+0x7c>)
   822ec:	2101      	movs	r1, #1
   822ee:	687b      	ldr	r3, [r7, #4]
   822f0:	fa01 f303 	lsl.w	r3, r1, r3
   822f4:	6113      	str	r3, [r2, #16]
   822f6:	e017      	b.n	82328 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   822f8:	687b      	ldr	r3, [r7, #4]
   822fa:	3b20      	subs	r3, #32
   822fc:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   822fe:	4b0d      	ldr	r3, [pc, #52]	; (82334 <pmc_enable_periph_clk+0x7c>)
   82300:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   82304:	2101      	movs	r1, #1
   82306:	687b      	ldr	r3, [r7, #4]
   82308:	fa01 f303 	lsl.w	r3, r1, r3
   8230c:	401a      	ands	r2, r3
   8230e:	2101      	movs	r1, #1
   82310:	687b      	ldr	r3, [r7, #4]
   82312:	fa01 f303 	lsl.w	r3, r1, r3
   82316:	429a      	cmp	r2, r3
   82318:	d006      	beq.n	82328 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   8231a:	4a06      	ldr	r2, [pc, #24]	; (82334 <pmc_enable_periph_clk+0x7c>)
   8231c:	2101      	movs	r1, #1
   8231e:	687b      	ldr	r3, [r7, #4]
   82320:	fa01 f303 	lsl.w	r3, r1, r3
   82324:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   82328:	2300      	movs	r3, #0
}
   8232a:	4618      	mov	r0, r3
   8232c:	370c      	adds	r7, #12
   8232e:	46bd      	mov	sp, r7
   82330:	bc80      	pop	{r7}
   82332:	4770      	bx	lr
   82334:	400e0600 	.word	0x400e0600

00082338 <sysclk_enable_peripheral_clock>:
{
   82338:	b580      	push	{r7, lr}
   8233a:	b082      	sub	sp, #8
   8233c:	af00      	add	r7, sp, #0
   8233e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   82340:	6878      	ldr	r0, [r7, #4]
   82342:	4b03      	ldr	r3, [pc, #12]	; (82350 <sysclk_enable_peripheral_clock+0x18>)
   82344:	4798      	blx	r3
}
   82346:	bf00      	nop
   82348:	3708      	adds	r7, #8
   8234a:	46bd      	mov	sp, r7
   8234c:	bd80      	pop	{r7, pc}
   8234e:	bf00      	nop
   82350:	000822b9 	.word	0x000822b9

00082354 <ioport_init>:
{
   82354:	b580      	push	{r7, lr}
   82356:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   82358:	200b      	movs	r0, #11
   8235a:	4b06      	ldr	r3, [pc, #24]	; (82374 <ioport_init+0x20>)
   8235c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   8235e:	200c      	movs	r0, #12
   82360:	4b04      	ldr	r3, [pc, #16]	; (82374 <ioport_init+0x20>)
   82362:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
   82364:	200d      	movs	r0, #13
   82366:	4b03      	ldr	r3, [pc, #12]	; (82374 <ioport_init+0x20>)
   82368:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
   8236a:	200e      	movs	r0, #14
   8236c:	4b01      	ldr	r3, [pc, #4]	; (82374 <ioport_init+0x20>)
   8236e:	4798      	blx	r3
}
   82370:	bf00      	nop
   82372:	bd80      	pop	{r7, pc}
   82374:	00082339 	.word	0x00082339

00082378 <ioport_disable_pin>:
{
   82378:	b480      	push	{r7}
   8237a:	b089      	sub	sp, #36	; 0x24
   8237c:	af00      	add	r7, sp, #0
   8237e:	6078      	str	r0, [r7, #4]
   82380:	687b      	ldr	r3, [r7, #4]
   82382:	61fb      	str	r3, [r7, #28]
   82384:	69fb      	ldr	r3, [r7, #28]
   82386:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82388:	69bb      	ldr	r3, [r7, #24]
   8238a:	095a      	lsrs	r2, r3, #5
   8238c:	69fb      	ldr	r3, [r7, #28]
   8238e:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   82390:	697b      	ldr	r3, [r7, #20]
   82392:	f003 031f 	and.w	r3, r3, #31
   82396:	2101      	movs	r1, #1
   82398:	fa01 f303 	lsl.w	r3, r1, r3
   8239c:	613a      	str	r2, [r7, #16]
   8239e:	60fb      	str	r3, [r7, #12]
   823a0:	693b      	ldr	r3, [r7, #16]
   823a2:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   823a4:	68bb      	ldr	r3, [r7, #8]
   823a6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   823aa:	f203 7307 	addw	r3, r3, #1799	; 0x707
   823ae:	025b      	lsls	r3, r3, #9
   823b0:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   823b2:	68fb      	ldr	r3, [r7, #12]
   823b4:	6053      	str	r3, [r2, #4]
}
   823b6:	bf00      	nop
   823b8:	3724      	adds	r7, #36	; 0x24
   823ba:	46bd      	mov	sp, r7
   823bc:	bc80      	pop	{r7}
   823be:	4770      	bx	lr

000823c0 <ioport_set_pin_mode>:
{
   823c0:	b480      	push	{r7}
   823c2:	b08d      	sub	sp, #52	; 0x34
   823c4:	af00      	add	r7, sp, #0
   823c6:	6078      	str	r0, [r7, #4]
   823c8:	6039      	str	r1, [r7, #0]
   823ca:	687b      	ldr	r3, [r7, #4]
   823cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   823ce:	683b      	ldr	r3, [r7, #0]
   823d0:	62bb      	str	r3, [r7, #40]	; 0x28
   823d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   823d4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   823d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823d8:	095a      	lsrs	r2, r3, #5
   823da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   823dc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   823de:	6a3b      	ldr	r3, [r7, #32]
   823e0:	f003 031f 	and.w	r3, r3, #31
   823e4:	2101      	movs	r1, #1
   823e6:	fa01 f303 	lsl.w	r3, r1, r3
   823ea:	61fa      	str	r2, [r7, #28]
   823ec:	61bb      	str	r3, [r7, #24]
   823ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
   823f0:	617b      	str	r3, [r7, #20]
   823f2:	69fb      	ldr	r3, [r7, #28]
   823f4:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   823f6:	693b      	ldr	r3, [r7, #16]
   823f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   823fc:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82400:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
   82402:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
   82404:	697b      	ldr	r3, [r7, #20]
   82406:	f003 0308 	and.w	r3, r3, #8
   8240a:	2b00      	cmp	r3, #0
   8240c:	d003      	beq.n	82416 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   8240e:	68fb      	ldr	r3, [r7, #12]
   82410:	69ba      	ldr	r2, [r7, #24]
   82412:	665a      	str	r2, [r3, #100]	; 0x64
   82414:	e002      	b.n	8241c <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
   82416:	68fb      	ldr	r3, [r7, #12]
   82418:	69ba      	ldr	r2, [r7, #24]
   8241a:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   8241c:	697b      	ldr	r3, [r7, #20]
   8241e:	f003 0320 	and.w	r3, r3, #32
   82422:	2b00      	cmp	r3, #0
   82424:	d003      	beq.n	8242e <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   82426:	68fb      	ldr	r3, [r7, #12]
   82428:	69ba      	ldr	r2, [r7, #24]
   8242a:	651a      	str	r2, [r3, #80]	; 0x50
   8242c:	e002      	b.n	82434 <ioport_set_pin_mode+0x74>
		base->PIO_MDDR = mask;
   8242e:	68fb      	ldr	r3, [r7, #12]
   82430:	69ba      	ldr	r2, [r7, #24]
   82432:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   82434:	697b      	ldr	r3, [r7, #20]
   82436:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   8243a:	2b00      	cmp	r3, #0
   8243c:	d003      	beq.n	82446 <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   8243e:	68fb      	ldr	r3, [r7, #12]
   82440:	69ba      	ldr	r2, [r7, #24]
   82442:	621a      	str	r2, [r3, #32]
   82444:	e002      	b.n	8244c <ioport_set_pin_mode+0x8c>
		base->PIO_IFDR = mask;
   82446:	68fb      	ldr	r3, [r7, #12]
   82448:	69ba      	ldr	r2, [r7, #24]
   8244a:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
   8244c:	697b      	ldr	r3, [r7, #20]
   8244e:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82452:	2b00      	cmp	r3, #0
   82454:	d004      	beq.n	82460 <ioport_set_pin_mode+0xa0>
		base->PIO_DIFSR = mask;
   82456:	68fb      	ldr	r3, [r7, #12]
   82458:	69ba      	ldr	r2, [r7, #24]
   8245a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   8245e:	e003      	b.n	82468 <ioport_set_pin_mode+0xa8>
		base->PIO_SCIFSR = mask;
   82460:	68fb      	ldr	r3, [r7, #12]
   82462:	69ba      	ldr	r2, [r7, #24]
   82464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
   82468:	697b      	ldr	r3, [r7, #20]
   8246a:	f003 0301 	and.w	r3, r3, #1
   8246e:	2b00      	cmp	r3, #0
   82470:	d006      	beq.n	82480 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   82472:	68fb      	ldr	r3, [r7, #12]
   82474:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   82476:	69bb      	ldr	r3, [r7, #24]
   82478:	431a      	orrs	r2, r3
   8247a:	68fb      	ldr	r3, [r7, #12]
   8247c:	671a      	str	r2, [r3, #112]	; 0x70
}
   8247e:	e006      	b.n	8248e <ioport_set_pin_mode+0xce>
		base->PIO_ABSR &= ~mask;
   82480:	68fb      	ldr	r3, [r7, #12]
   82482:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   82484:	69bb      	ldr	r3, [r7, #24]
   82486:	43db      	mvns	r3, r3
   82488:	401a      	ands	r2, r3
   8248a:	68fb      	ldr	r3, [r7, #12]
   8248c:	671a      	str	r2, [r3, #112]	; 0x70
   8248e:	bf00      	nop
   82490:	3734      	adds	r7, #52	; 0x34
   82492:	46bd      	mov	sp, r7
   82494:	bc80      	pop	{r7}
   82496:	4770      	bx	lr

00082498 <ioport_set_pin_dir>:
{
   82498:	b480      	push	{r7}
   8249a:	b08d      	sub	sp, #52	; 0x34
   8249c:	af00      	add	r7, sp, #0
   8249e:	6078      	str	r0, [r7, #4]
   824a0:	460b      	mov	r3, r1
   824a2:	70fb      	strb	r3, [r7, #3]
   824a4:	687b      	ldr	r3, [r7, #4]
   824a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   824a8:	78fb      	ldrb	r3, [r7, #3]
   824aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   824ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   824b0:	627b      	str	r3, [r7, #36]	; 0x24
   824b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   824b4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   824b6:	6a3b      	ldr	r3, [r7, #32]
   824b8:	095b      	lsrs	r3, r3, #5
   824ba:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   824bc:	69fb      	ldr	r3, [r7, #28]
   824be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   824c2:	f203 7307 	addw	r3, r3, #1799	; 0x707
   824c6:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   824c8:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
   824ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   824ce:	2b01      	cmp	r3, #1
   824d0:	d109      	bne.n	824e6 <ioport_set_pin_dir+0x4e>
   824d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   824d4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   824d6:	697b      	ldr	r3, [r7, #20]
   824d8:	f003 031f 	and.w	r3, r3, #31
   824dc:	2201      	movs	r2, #1
   824de:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   824e0:	69bb      	ldr	r3, [r7, #24]
   824e2:	611a      	str	r2, [r3, #16]
   824e4:	e00c      	b.n	82500 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   824e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   824ea:	2b00      	cmp	r3, #0
   824ec:	d108      	bne.n	82500 <ioport_set_pin_dir+0x68>
   824ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   824f0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   824f2:	693b      	ldr	r3, [r7, #16]
   824f4:	f003 031f 	and.w	r3, r3, #31
   824f8:	2201      	movs	r2, #1
   824fa:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   824fc:	69bb      	ldr	r3, [r7, #24]
   824fe:	615a      	str	r2, [r3, #20]
   82500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82502:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82504:	68fb      	ldr	r3, [r7, #12]
   82506:	f003 031f 	and.w	r3, r3, #31
   8250a:	2201      	movs	r2, #1
   8250c:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8250e:	69bb      	ldr	r3, [r7, #24]
   82510:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   82514:	bf00      	nop
   82516:	3734      	adds	r7, #52	; 0x34
   82518:	46bd      	mov	sp, r7
   8251a:	bc80      	pop	{r7}
   8251c:	4770      	bx	lr

0008251e <ioport_set_pin_level>:
{
   8251e:	b480      	push	{r7}
   82520:	b08b      	sub	sp, #44	; 0x2c
   82522:	af00      	add	r7, sp, #0
   82524:	6078      	str	r0, [r7, #4]
   82526:	460b      	mov	r3, r1
   82528:	70fb      	strb	r3, [r7, #3]
   8252a:	687b      	ldr	r3, [r7, #4]
   8252c:	627b      	str	r3, [r7, #36]	; 0x24
   8252e:	78fb      	ldrb	r3, [r7, #3]
   82530:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   82534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82536:	61fb      	str	r3, [r7, #28]
   82538:	69fb      	ldr	r3, [r7, #28]
   8253a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   8253c:	69bb      	ldr	r3, [r7, #24]
   8253e:	095b      	lsrs	r3, r3, #5
   82540:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82542:	697b      	ldr	r3, [r7, #20]
   82544:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82548:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8254c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   8254e:	613b      	str	r3, [r7, #16]
	if (level) {
   82550:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   82554:	2b00      	cmp	r3, #0
   82556:	d009      	beq.n	8256c <ioport_set_pin_level+0x4e>
   82558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8255a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8255c:	68fb      	ldr	r3, [r7, #12]
   8255e:	f003 031f 	and.w	r3, r3, #31
   82562:	2201      	movs	r2, #1
   82564:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82566:	693b      	ldr	r3, [r7, #16]
   82568:	631a      	str	r2, [r3, #48]	; 0x30
}
   8256a:	e008      	b.n	8257e <ioport_set_pin_level+0x60>
   8256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8256e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   82570:	68bb      	ldr	r3, [r7, #8]
   82572:	f003 031f 	and.w	r3, r3, #31
   82576:	2201      	movs	r2, #1
   82578:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8257a:	693b      	ldr	r3, [r7, #16]
   8257c:	635a      	str	r2, [r3, #52]	; 0x34
   8257e:	bf00      	nop
   82580:	372c      	adds	r7, #44	; 0x2c
   82582:	46bd      	mov	sp, r7
   82584:	bc80      	pop	{r7}
   82586:	4770      	bx	lr

00082588 <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   82588:	b580      	push	{r7, lr}
   8258a:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8258c:	4b59      	ldr	r3, [pc, #356]	; (826f4 <board_init+0x16c>)
   8258e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82592:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   82594:	4b58      	ldr	r3, [pc, #352]	; (826f8 <board_init+0x170>)
   82596:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   82598:	2101      	movs	r1, #1
   8259a:	206a      	movs	r0, #106	; 0x6a
   8259c:	4b57      	ldr	r3, [pc, #348]	; (826fc <board_init+0x174>)
   8259e:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   825a0:	2100      	movs	r1, #0
   825a2:	206a      	movs	r0, #106	; 0x6a
   825a4:	4b56      	ldr	r3, [pc, #344]	; (82700 <board_init+0x178>)
   825a6:	4798      	blx	r3
	ioport_set_pin_dir(LED_M1, IOPORT_DIR_OUTPUT);
   825a8:	2101      	movs	r1, #1
   825aa:	2067      	movs	r0, #103	; 0x67
   825ac:	4b53      	ldr	r3, [pc, #332]	; (826fc <board_init+0x174>)
   825ae:	4798      	blx	r3
	ioport_set_pin_level(LED_M1, 0);
   825b0:	2100      	movs	r1, #0
   825b2:	2067      	movs	r0, #103	; 0x67
   825b4:	4b52      	ldr	r3, [pc, #328]	; (82700 <board_init+0x178>)
   825b6:	4798      	blx	r3
	ioport_set_pin_dir(LED_M2, IOPORT_DIR_OUTPUT);
   825b8:	2101      	movs	r1, #1
   825ba:	2068      	movs	r0, #104	; 0x68
   825bc:	4b4f      	ldr	r3, [pc, #316]	; (826fc <board_init+0x174>)
   825be:	4798      	blx	r3
	ioport_set_pin_level(LED_M2, 0);
   825c0:	2100      	movs	r1, #0
   825c2:	2068      	movs	r0, #104	; 0x68
   825c4:	4b4e      	ldr	r3, [pc, #312]	; (82700 <board_init+0x178>)
   825c6:	4798      	blx	r3
	ioport_set_pin_dir(LED_M3, IOPORT_DIR_OUTPUT);
   825c8:	2101      	movs	r1, #1
   825ca:	2069      	movs	r0, #105	; 0x69
   825cc:	4b4b      	ldr	r3, [pc, #300]	; (826fc <board_init+0x174>)
   825ce:	4798      	blx	r3
	ioport_set_pin_level(LED_M3, 0);
   825d0:	2100      	movs	r1, #0
   825d2:	2069      	movs	r0, #105	; 0x69
   825d4:	4b4a      	ldr	r3, [pc, #296]	; (82700 <board_init+0x178>)
   825d6:	4798      	blx	r3
	ioport_set_pin_dir(LED_BAT, IOPORT_DIR_OUTPUT);
   825d8:	2101      	movs	r1, #1
   825da:	2066      	movs	r0, #102	; 0x66
   825dc:	4b47      	ldr	r3, [pc, #284]	; (826fc <board_init+0x174>)
   825de:	4798      	blx	r3
	ioport_set_pin_level(LED_BAT, 0);
   825e0:	2100      	movs	r1, #0
   825e2:	2066      	movs	r0, #102	; 0x66
   825e4:	4b46      	ldr	r3, [pc, #280]	; (82700 <board_init+0x178>)
   825e6:	4798      	blx	r3
	
	/* Configure pushbutton pins */
	ioport_set_pin_dir(PB_UP, IOPORT_DIR_INPUT);
   825e8:	2100      	movs	r1, #0
   825ea:	2060      	movs	r0, #96	; 0x60
   825ec:	4b43      	ldr	r3, [pc, #268]	; (826fc <board_init+0x174>)
   825ee:	4798      	blx	r3
	ioport_set_pin_mode(PB_UP, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   825f0:	2188      	movs	r1, #136	; 0x88
   825f2:	2060      	movs	r0, #96	; 0x60
   825f4:	4b43      	ldr	r3, [pc, #268]	; (82704 <board_init+0x17c>)
   825f6:	4798      	blx	r3
	ioport_set_pin_dir(PB_LEFT, IOPORT_DIR_INPUT);
   825f8:	2100      	movs	r1, #0
   825fa:	2061      	movs	r0, #97	; 0x61
   825fc:	4b3f      	ldr	r3, [pc, #252]	; (826fc <board_init+0x174>)
   825fe:	4798      	blx	r3
	ioport_set_pin_mode(PB_LEFT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82600:	2188      	movs	r1, #136	; 0x88
   82602:	2061      	movs	r0, #97	; 0x61
   82604:	4b3f      	ldr	r3, [pc, #252]	; (82704 <board_init+0x17c>)
   82606:	4798      	blx	r3
	ioport_set_pin_dir(PB_MID, IOPORT_DIR_INPUT);
   82608:	2100      	movs	r1, #0
   8260a:	2062      	movs	r0, #98	; 0x62
   8260c:	4b3b      	ldr	r3, [pc, #236]	; (826fc <board_init+0x174>)
   8260e:	4798      	blx	r3
	ioport_set_pin_mode(PB_MID, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82610:	2188      	movs	r1, #136	; 0x88
   82612:	2062      	movs	r0, #98	; 0x62
   82614:	4b3b      	ldr	r3, [pc, #236]	; (82704 <board_init+0x17c>)
   82616:	4798      	blx	r3
	ioport_set_pin_dir(PB_RIGHT, IOPORT_DIR_INPUT);
   82618:	2100      	movs	r1, #0
   8261a:	2063      	movs	r0, #99	; 0x63
   8261c:	4b37      	ldr	r3, [pc, #220]	; (826fc <board_init+0x174>)
   8261e:	4798      	blx	r3
	ioport_set_pin_mode(PB_RIGHT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82620:	2188      	movs	r1, #136	; 0x88
   82622:	2063      	movs	r0, #99	; 0x63
   82624:	4b37      	ldr	r3, [pc, #220]	; (82704 <board_init+0x17c>)
   82626:	4798      	blx	r3
	ioport_set_pin_dir(PB_DOWN, IOPORT_DIR_INPUT);
   82628:	2100      	movs	r1, #0
   8262a:	2064      	movs	r0, #100	; 0x64
   8262c:	4b33      	ldr	r3, [pc, #204]	; (826fc <board_init+0x174>)
   8262e:	4798      	blx	r3
	ioport_set_pin_mode(PB_DOWN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82630:	2188      	movs	r1, #136	; 0x88
   82632:	2064      	movs	r0, #100	; 0x64
   82634:	4b33      	ldr	r3, [pc, #204]	; (82704 <board_init+0x17c>)
   82636:	4798      	blx	r3
	ioport_set_pin_dir(PB_RETURN, IOPORT_DIR_INPUT);
   82638:	2100      	movs	r1, #0
   8263a:	2065      	movs	r0, #101	; 0x65
   8263c:	4b2f      	ldr	r3, [pc, #188]	; (826fc <board_init+0x174>)
   8263e:	4798      	blx	r3
	ioport_set_pin_mode(PB_RETURN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82640:	2188      	movs	r1, #136	; 0x88
   82642:	2065      	movs	r0, #101	; 0x65
   82644:	4b2f      	ldr	r3, [pc, #188]	; (82704 <board_init+0x17c>)
   82646:	4798      	blx	r3
	
	/* Configure I2C pins */
	ioport_set_pin_mode(I2C0_DATA, IOPORT_MODE_MUX_A);
   82648:	2100      	movs	r1, #0
   8264a:	2011      	movs	r0, #17
   8264c:	4b2d      	ldr	r3, [pc, #180]	; (82704 <board_init+0x17c>)
   8264e:	4798      	blx	r3
	ioport_disable_pin(I2C0_DATA);
   82650:	2011      	movs	r0, #17
   82652:	4b2d      	ldr	r3, [pc, #180]	; (82708 <board_init+0x180>)
   82654:	4798      	blx	r3
	ioport_set_pin_mode(I2C0_CLK, IOPORT_MODE_MUX_A);
   82656:	2100      	movs	r1, #0
   82658:	2012      	movs	r0, #18
   8265a:	4b2a      	ldr	r3, [pc, #168]	; (82704 <board_init+0x17c>)
   8265c:	4798      	blx	r3
	ioport_disable_pin(I2C0_CLK);
   8265e:	2012      	movs	r0, #18
   82660:	4b29      	ldr	r3, [pc, #164]	; (82708 <board_init+0x180>)
   82662:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI1_MISO, IOPORT_MODE_MUX_A);
   82664:	2100      	movs	r1, #0
   82666:	200c      	movs	r0, #12
   82668:	4b26      	ldr	r3, [pc, #152]	; (82704 <board_init+0x17c>)
   8266a:	4798      	blx	r3
	ioport_disable_pin(SPI1_MISO);
   8266c:	200c      	movs	r0, #12
   8266e:	4b26      	ldr	r3, [pc, #152]	; (82708 <board_init+0x180>)
   82670:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_MOSI, IOPORT_MODE_MUX_A);
   82672:	2100      	movs	r1, #0
   82674:	200d      	movs	r0, #13
   82676:	4b23      	ldr	r3, [pc, #140]	; (82704 <board_init+0x17c>)
   82678:	4798      	blx	r3
	ioport_disable_pin(SPI1_MOSI);
   8267a:	200d      	movs	r0, #13
   8267c:	4b22      	ldr	r3, [pc, #136]	; (82708 <board_init+0x180>)
   8267e:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_SPCK, IOPORT_MODE_MUX_A);
   82680:	2100      	movs	r1, #0
   82682:	2010      	movs	r0, #16
   82684:	4b1f      	ldr	r3, [pc, #124]	; (82704 <board_init+0x17c>)
   82686:	4798      	blx	r3
	ioport_disable_pin(SPI1_SPCK);
   82688:	2010      	movs	r0, #16
   8268a:	4b1f      	ldr	r3, [pc, #124]	; (82708 <board_init+0x180>)
   8268c:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_NPCS0, IOPORT_MODE_MUX_A);
   8268e:	2100      	movs	r1, #0
   82690:	200e      	movs	r0, #14
   82692:	4b1c      	ldr	r3, [pc, #112]	; (82704 <board_init+0x17c>)
   82694:	4798      	blx	r3
	ioport_disable_pin(SPI1_NPCS0);
   82696:	200e      	movs	r0, #14
   82698:	4b1b      	ldr	r3, [pc, #108]	; (82708 <board_init+0x180>)
   8269a:	4798      	blx	r3

    /* Configure micro SD Card pins */
    ioport_set_pin_mode(MSD_CMD, IOPORT_MODE_MUX_A);
   8269c:	2100      	movs	r1, #0
   8269e:	2014      	movs	r0, #20
   826a0:	4b18      	ldr	r3, [pc, #96]	; (82704 <board_init+0x17c>)
   826a2:	4798      	blx	r3
	ioport_disable_pin(MSD_CMD);
   826a4:	2014      	movs	r0, #20
   826a6:	4b18      	ldr	r3, [pc, #96]	; (82708 <board_init+0x180>)
   826a8:	4798      	blx	r3
    ioport_set_pin_mode(MSD_CLK, IOPORT_MODE_MUX_A);
   826aa:	2100      	movs	r1, #0
   826ac:	2013      	movs	r0, #19
   826ae:	4b15      	ldr	r3, [pc, #84]	; (82704 <board_init+0x17c>)
   826b0:	4798      	blx	r3
	ioport_disable_pin(MSD_CLK);
   826b2:	2013      	movs	r0, #19
   826b4:	4b14      	ldr	r3, [pc, #80]	; (82708 <board_init+0x180>)
   826b6:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA0, IOPORT_MODE_MUX_A);
   826b8:	2100      	movs	r1, #0
   826ba:	2015      	movs	r0, #21
   826bc:	4b11      	ldr	r3, [pc, #68]	; (82704 <board_init+0x17c>)
   826be:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA0);
   826c0:	2015      	movs	r0, #21
   826c2:	4b11      	ldr	r3, [pc, #68]	; (82708 <board_init+0x180>)
   826c4:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA1, IOPORT_MODE_MUX_A);
   826c6:	2100      	movs	r1, #0
   826c8:	2016      	movs	r0, #22
   826ca:	4b0e      	ldr	r3, [pc, #56]	; (82704 <board_init+0x17c>)
   826cc:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA1);
   826ce:	2016      	movs	r0, #22
   826d0:	4b0d      	ldr	r3, [pc, #52]	; (82708 <board_init+0x180>)
   826d2:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA2, IOPORT_MODE_MUX_A);
   826d4:	2100      	movs	r1, #0
   826d6:	2017      	movs	r0, #23
   826d8:	4b0a      	ldr	r3, [pc, #40]	; (82704 <board_init+0x17c>)
   826da:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA2);
   826dc:	2017      	movs	r0, #23
   826de:	4b0a      	ldr	r3, [pc, #40]	; (82708 <board_init+0x180>)
   826e0:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA3, IOPORT_MODE_MUX_A);
   826e2:	2100      	movs	r1, #0
   826e4:	2018      	movs	r0, #24
   826e6:	4b07      	ldr	r3, [pc, #28]	; (82704 <board_init+0x17c>)
   826e8:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA3);
   826ea:	2018      	movs	r0, #24
   826ec:	4b06      	ldr	r3, [pc, #24]	; (82708 <board_init+0x180>)
   826ee:	4798      	blx	r3
}
   826f0:	bf00      	nop
   826f2:	bd80      	pop	{r7, pc}
   826f4:	400e1a50 	.word	0x400e1a50
   826f8:	00082355 	.word	0x00082355
   826fc:	00082499 	.word	0x00082499
   82700:	0008251f 	.word	0x0008251f
   82704:	000823c1 	.word	0x000823c1
   82708:	00082379 	.word	0x00082379

0008270c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8270c:	b480      	push	{r7}
   8270e:	af00      	add	r7, sp, #0
	while (1) {
   82710:	e7fe      	b.n	82710 <Dummy_Handler+0x4>
	...

00082714 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82714:	b580      	push	{r7, lr}
   82716:	b082      	sub	sp, #8
   82718:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8271a:	4b1e      	ldr	r3, [pc, #120]	; (82794 <Reset_Handler+0x80>)
   8271c:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   8271e:	4b1e      	ldr	r3, [pc, #120]	; (82798 <Reset_Handler+0x84>)
   82720:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   82722:	687a      	ldr	r2, [r7, #4]
   82724:	683b      	ldr	r3, [r7, #0]
   82726:	429a      	cmp	r2, r3
   82728:	d00c      	beq.n	82744 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8272a:	e007      	b.n	8273c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   8272c:	683b      	ldr	r3, [r7, #0]
   8272e:	1d1a      	adds	r2, r3, #4
   82730:	603a      	str	r2, [r7, #0]
   82732:	687a      	ldr	r2, [r7, #4]
   82734:	1d11      	adds	r1, r2, #4
   82736:	6079      	str	r1, [r7, #4]
   82738:	6812      	ldr	r2, [r2, #0]
   8273a:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   8273c:	683b      	ldr	r3, [r7, #0]
   8273e:	4a17      	ldr	r2, [pc, #92]	; (8279c <Reset_Handler+0x88>)
   82740:	4293      	cmp	r3, r2
   82742:	d3f3      	bcc.n	8272c <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82744:	4b16      	ldr	r3, [pc, #88]	; (827a0 <Reset_Handler+0x8c>)
   82746:	603b      	str	r3, [r7, #0]
   82748:	e004      	b.n	82754 <Reset_Handler+0x40>
		*pDest++ = 0;
   8274a:	683b      	ldr	r3, [r7, #0]
   8274c:	1d1a      	adds	r2, r3, #4
   8274e:	603a      	str	r2, [r7, #0]
   82750:	2200      	movs	r2, #0
   82752:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   82754:	683b      	ldr	r3, [r7, #0]
   82756:	4a13      	ldr	r2, [pc, #76]	; (827a4 <Reset_Handler+0x90>)
   82758:	4293      	cmp	r3, r2
   8275a:	d3f6      	bcc.n	8274a <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   8275c:	4b12      	ldr	r3, [pc, #72]	; (827a8 <Reset_Handler+0x94>)
   8275e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82760:	4a12      	ldr	r2, [pc, #72]	; (827ac <Reset_Handler+0x98>)
   82762:	687b      	ldr	r3, [r7, #4]
   82764:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82768:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8276c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8276e:	687b      	ldr	r3, [r7, #4]
   82770:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   82774:	d309      	bcc.n	8278a <Reset_Handler+0x76>
   82776:	687b      	ldr	r3, [r7, #4]
   82778:	4a0d      	ldr	r2, [pc, #52]	; (827b0 <Reset_Handler+0x9c>)
   8277a:	4293      	cmp	r3, r2
   8277c:	d805      	bhi.n	8278a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8277e:	4a0b      	ldr	r2, [pc, #44]	; (827ac <Reset_Handler+0x98>)
   82780:	4b0a      	ldr	r3, [pc, #40]	; (827ac <Reset_Handler+0x98>)
   82782:	689b      	ldr	r3, [r3, #8]
   82784:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82788:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8278a:	4b0a      	ldr	r3, [pc, #40]	; (827b4 <Reset_Handler+0xa0>)
   8278c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8278e:	4b0a      	ldr	r3, [pc, #40]	; (827b8 <Reset_Handler+0xa4>)
   82790:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82792:	e7fe      	b.n	82792 <Reset_Handler+0x7e>
   82794:	00088094 	.word	0x00088094
   82798:	20070000 	.word	0x20070000
   8279c:	20070b50 	.word	0x20070b50
   827a0:	20070b50 	.word	0x20070b50
   827a4:	20070c50 	.word	0x20070c50
   827a8:	00080000 	.word	0x00080000
   827ac:	e000ed00 	.word	0xe000ed00
   827b0:	200fffff 	.word	0x200fffff
   827b4:	00083785 	.word	0x00083785
   827b8:	00082b8d 	.word	0x00082b8d

000827bc <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   827bc:	b480      	push	{r7}
   827be:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   827c0:	4b57      	ldr	r3, [pc, #348]	; (82920 <SystemCoreClockUpdate+0x164>)
   827c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   827c4:	f003 0303 	and.w	r3, r3, #3
   827c8:	2b03      	cmp	r3, #3
   827ca:	f200 808a 	bhi.w	828e2 <SystemCoreClockUpdate+0x126>
   827ce:	a201      	add	r2, pc, #4	; (adr r2, 827d4 <SystemCoreClockUpdate+0x18>)
   827d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   827d4:	000827e5 	.word	0x000827e5
   827d8:	00082805 	.word	0x00082805
   827dc:	00082855 	.word	0x00082855
   827e0:	00082855 	.word	0x00082855
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   827e4:	4b4f      	ldr	r3, [pc, #316]	; (82924 <SystemCoreClockUpdate+0x168>)
   827e6:	695b      	ldr	r3, [r3, #20]
   827e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   827ec:	2b00      	cmp	r3, #0
   827ee:	d004      	beq.n	827fa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   827f0:	4b4d      	ldr	r3, [pc, #308]	; (82928 <SystemCoreClockUpdate+0x16c>)
   827f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   827f6:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   827f8:	e073      	b.n	828e2 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   827fa:	4b4b      	ldr	r3, [pc, #300]	; (82928 <SystemCoreClockUpdate+0x16c>)
   827fc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82800:	601a      	str	r2, [r3, #0]
		break;
   82802:	e06e      	b.n	828e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82804:	4b46      	ldr	r3, [pc, #280]	; (82920 <SystemCoreClockUpdate+0x164>)
   82806:	6a1b      	ldr	r3, [r3, #32]
   82808:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8280c:	2b00      	cmp	r3, #0
   8280e:	d003      	beq.n	82818 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82810:	4b45      	ldr	r3, [pc, #276]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82812:	4a46      	ldr	r2, [pc, #280]	; (8292c <SystemCoreClockUpdate+0x170>)
   82814:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   82816:	e064      	b.n	828e2 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82818:	4b43      	ldr	r3, [pc, #268]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8281a:	4a45      	ldr	r2, [pc, #276]	; (82930 <SystemCoreClockUpdate+0x174>)
   8281c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8281e:	4b40      	ldr	r3, [pc, #256]	; (82920 <SystemCoreClockUpdate+0x164>)
   82820:	6a1b      	ldr	r3, [r3, #32]
   82822:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82826:	2b10      	cmp	r3, #16
   82828:	d004      	beq.n	82834 <SystemCoreClockUpdate+0x78>
   8282a:	2b20      	cmp	r3, #32
   8282c:	d008      	beq.n	82840 <SystemCoreClockUpdate+0x84>
   8282e:	2b00      	cmp	r3, #0
   82830:	d00e      	beq.n	82850 <SystemCoreClockUpdate+0x94>
				break;
   82832:	e00e      	b.n	82852 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   82834:	4b3c      	ldr	r3, [pc, #240]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82836:	681b      	ldr	r3, [r3, #0]
   82838:	005b      	lsls	r3, r3, #1
   8283a:	4a3b      	ldr	r2, [pc, #236]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8283c:	6013      	str	r3, [r2, #0]
				break;
   8283e:	e008      	b.n	82852 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   82840:	4b39      	ldr	r3, [pc, #228]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82842:	681a      	ldr	r2, [r3, #0]
   82844:	4613      	mov	r3, r2
   82846:	005b      	lsls	r3, r3, #1
   82848:	4413      	add	r3, r2
   8284a:	4a37      	ldr	r2, [pc, #220]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8284c:	6013      	str	r3, [r2, #0]
				break;
   8284e:	e000      	b.n	82852 <SystemCoreClockUpdate+0x96>
				break;
   82850:	bf00      	nop
		break;
   82852:	e046      	b.n	828e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82854:	4b32      	ldr	r3, [pc, #200]	; (82920 <SystemCoreClockUpdate+0x164>)
   82856:	6a1b      	ldr	r3, [r3, #32]
   82858:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8285c:	2b00      	cmp	r3, #0
   8285e:	d003      	beq.n	82868 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82860:	4b31      	ldr	r3, [pc, #196]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82862:	4a32      	ldr	r2, [pc, #200]	; (8292c <SystemCoreClockUpdate+0x170>)
   82864:	601a      	str	r2, [r3, #0]
   82866:	e01c      	b.n	828a2 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82868:	4b2f      	ldr	r3, [pc, #188]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8286a:	4a31      	ldr	r2, [pc, #196]	; (82930 <SystemCoreClockUpdate+0x174>)
   8286c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8286e:	4b2c      	ldr	r3, [pc, #176]	; (82920 <SystemCoreClockUpdate+0x164>)
   82870:	6a1b      	ldr	r3, [r3, #32]
   82872:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82876:	2b10      	cmp	r3, #16
   82878:	d004      	beq.n	82884 <SystemCoreClockUpdate+0xc8>
   8287a:	2b20      	cmp	r3, #32
   8287c:	d008      	beq.n	82890 <SystemCoreClockUpdate+0xd4>
   8287e:	2b00      	cmp	r3, #0
   82880:	d00e      	beq.n	828a0 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82882:	e00e      	b.n	828a2 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   82884:	4b28      	ldr	r3, [pc, #160]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82886:	681b      	ldr	r3, [r3, #0]
   82888:	005b      	lsls	r3, r3, #1
   8288a:	4a27      	ldr	r2, [pc, #156]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8288c:	6013      	str	r3, [r2, #0]
				break;
   8288e:	e008      	b.n	828a2 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   82890:	4b25      	ldr	r3, [pc, #148]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82892:	681a      	ldr	r2, [r3, #0]
   82894:	4613      	mov	r3, r2
   82896:	005b      	lsls	r3, r3, #1
   82898:	4413      	add	r3, r2
   8289a:	4a23      	ldr	r2, [pc, #140]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8289c:	6013      	str	r3, [r2, #0]
				break;
   8289e:	e000      	b.n	828a2 <SystemCoreClockUpdate+0xe6>
				break;
   828a0:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   828a2:	4b1f      	ldr	r3, [pc, #124]	; (82920 <SystemCoreClockUpdate+0x164>)
   828a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828a6:	f003 0303 	and.w	r3, r3, #3
   828aa:	2b02      	cmp	r3, #2
   828ac:	d115      	bne.n	828da <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   828ae:	4b1c      	ldr	r3, [pc, #112]	; (82920 <SystemCoreClockUpdate+0x164>)
   828b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   828b2:	0c1b      	lsrs	r3, r3, #16
   828b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   828b8:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   828ba:	4a1b      	ldr	r2, [pc, #108]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828bc:	6812      	ldr	r2, [r2, #0]
   828be:	fb02 f303 	mul.w	r3, r2, r3
   828c2:	4a19      	ldr	r2, [pc, #100]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828c4:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   828c6:	4b16      	ldr	r3, [pc, #88]	; (82920 <SystemCoreClockUpdate+0x164>)
   828c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   828ca:	b2db      	uxtb	r3, r3
   828cc:	4a16      	ldr	r2, [pc, #88]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828ce:	6812      	ldr	r2, [r2, #0]
   828d0:	fbb2 f3f3 	udiv	r3, r2, r3
   828d4:	4a14      	ldr	r2, [pc, #80]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828d6:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   828d8:	e002      	b.n	828e0 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   828da:	4b13      	ldr	r3, [pc, #76]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828dc:	4a15      	ldr	r2, [pc, #84]	; (82934 <SystemCoreClockUpdate+0x178>)
   828de:	601a      	str	r2, [r3, #0]
		break;
   828e0:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   828e2:	4b0f      	ldr	r3, [pc, #60]	; (82920 <SystemCoreClockUpdate+0x164>)
   828e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   828ea:	2b70      	cmp	r3, #112	; 0x70
   828ec:	d108      	bne.n	82900 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   828ee:	4b0e      	ldr	r3, [pc, #56]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828f0:	681b      	ldr	r3, [r3, #0]
   828f2:	4a11      	ldr	r2, [pc, #68]	; (82938 <SystemCoreClockUpdate+0x17c>)
   828f4:	fba2 2303 	umull	r2, r3, r2, r3
   828f8:	085b      	lsrs	r3, r3, #1
   828fa:	4a0b      	ldr	r2, [pc, #44]	; (82928 <SystemCoreClockUpdate+0x16c>)
   828fc:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   828fe:	e00a      	b.n	82916 <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82900:	4b07      	ldr	r3, [pc, #28]	; (82920 <SystemCoreClockUpdate+0x164>)
   82902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82904:	091b      	lsrs	r3, r3, #4
   82906:	f003 0307 	and.w	r3, r3, #7
   8290a:	4a07      	ldr	r2, [pc, #28]	; (82928 <SystemCoreClockUpdate+0x16c>)
   8290c:	6812      	ldr	r2, [r2, #0]
   8290e:	fa22 f303 	lsr.w	r3, r2, r3
   82912:	4a05      	ldr	r2, [pc, #20]	; (82928 <SystemCoreClockUpdate+0x16c>)
   82914:	6013      	str	r3, [r2, #0]
}
   82916:	bf00      	nop
   82918:	46bd      	mov	sp, r7
   8291a:	bc80      	pop	{r7}
   8291c:	4770      	bx	lr
   8291e:	bf00      	nop
   82920:	400e0600 	.word	0x400e0600
   82924:	400e1a10 	.word	0x400e1a10
   82928:	20070198 	.word	0x20070198
   8292c:	00b71b00 	.word	0x00b71b00
   82930:	003d0900 	.word	0x003d0900
   82934:	0e4e1c00 	.word	0x0e4e1c00
   82938:	aaaaaaab 	.word	0xaaaaaaab

0008293c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   8293c:	b480      	push	{r7}
   8293e:	b085      	sub	sp, #20
   82940:	af00      	add	r7, sp, #0
   82942:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   82944:	4b10      	ldr	r3, [pc, #64]	; (82988 <_sbrk+0x4c>)
   82946:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   82948:	4b10      	ldr	r3, [pc, #64]	; (8298c <_sbrk+0x50>)
   8294a:	681b      	ldr	r3, [r3, #0]
   8294c:	2b00      	cmp	r3, #0
   8294e:	d102      	bne.n	82956 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   82950:	4b0e      	ldr	r3, [pc, #56]	; (8298c <_sbrk+0x50>)
   82952:	4a0f      	ldr	r2, [pc, #60]	; (82990 <_sbrk+0x54>)
   82954:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82956:	4b0d      	ldr	r3, [pc, #52]	; (8298c <_sbrk+0x50>)
   82958:	681b      	ldr	r3, [r3, #0]
   8295a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   8295c:	68ba      	ldr	r2, [r7, #8]
   8295e:	687b      	ldr	r3, [r7, #4]
   82960:	441a      	add	r2, r3
   82962:	68fb      	ldr	r3, [r7, #12]
   82964:	429a      	cmp	r2, r3
   82966:	dd02      	ble.n	8296e <_sbrk+0x32>
		return (caddr_t) -1;	
   82968:	f04f 33ff 	mov.w	r3, #4294967295
   8296c:	e006      	b.n	8297c <_sbrk+0x40>
	}

	heap += incr;
   8296e:	4b07      	ldr	r3, [pc, #28]	; (8298c <_sbrk+0x50>)
   82970:	681a      	ldr	r2, [r3, #0]
   82972:	687b      	ldr	r3, [r7, #4]
   82974:	4413      	add	r3, r2
   82976:	4a05      	ldr	r2, [pc, #20]	; (8298c <_sbrk+0x50>)
   82978:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   8297a:	68bb      	ldr	r3, [r7, #8]
}
   8297c:	4618      	mov	r0, r3
   8297e:	3714      	adds	r7, #20
   82980:	46bd      	mov	sp, r7
   82982:	bc80      	pop	{r7}
   82984:	4770      	bx	lr
   82986:	bf00      	nop
   82988:	20087ffc 	.word	0x20087ffc
   8298c:	20070b9c 	.word	0x20070b9c
   82990:	20072c50 	.word	0x20072c50

00082994 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   82994:	b480      	push	{r7}
   82996:	b083      	sub	sp, #12
   82998:	af00      	add	r7, sp, #0
   8299a:	4603      	mov	r3, r0
   8299c:	6039      	str	r1, [r7, #0]
   8299e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   829a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   829a4:	2b00      	cmp	r3, #0
   829a6:	da0b      	bge.n	829c0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   829a8:	490d      	ldr	r1, [pc, #52]	; (829e0 <NVIC_SetPriority+0x4c>)
   829aa:	79fb      	ldrb	r3, [r7, #7]
   829ac:	f003 030f 	and.w	r3, r3, #15
   829b0:	3b04      	subs	r3, #4
   829b2:	683a      	ldr	r2, [r7, #0]
   829b4:	b2d2      	uxtb	r2, r2
   829b6:	0112      	lsls	r2, r2, #4
   829b8:	b2d2      	uxtb	r2, r2
   829ba:	440b      	add	r3, r1
   829bc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   829be:	e009      	b.n	829d4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   829c0:	4908      	ldr	r1, [pc, #32]	; (829e4 <NVIC_SetPriority+0x50>)
   829c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
   829c6:	683a      	ldr	r2, [r7, #0]
   829c8:	b2d2      	uxtb	r2, r2
   829ca:	0112      	lsls	r2, r2, #4
   829cc:	b2d2      	uxtb	r2, r2
   829ce:	440b      	add	r3, r1
   829d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   829d4:	bf00      	nop
   829d6:	370c      	adds	r7, #12
   829d8:	46bd      	mov	sp, r7
   829da:	bc80      	pop	{r7}
   829dc:	4770      	bx	lr
   829de:	bf00      	nop
   829e0:	e000ed00 	.word	0xe000ed00
   829e4:	e000e100 	.word	0xe000e100

000829e8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   829e8:	b580      	push	{r7, lr}
   829ea:	b082      	sub	sp, #8
   829ec:	af00      	add	r7, sp, #0
   829ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   829f0:	687b      	ldr	r3, [r7, #4]
   829f2:	3b01      	subs	r3, #1
   829f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   829f8:	d301      	bcc.n	829fe <SysTick_Config+0x16>
   829fa:	2301      	movs	r3, #1
   829fc:	e00f      	b.n	82a1e <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   829fe:	4a0a      	ldr	r2, [pc, #40]	; (82a28 <SysTick_Config+0x40>)
   82a00:	687b      	ldr	r3, [r7, #4]
   82a02:	3b01      	subs	r3, #1
   82a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   82a06:	210f      	movs	r1, #15
   82a08:	f04f 30ff 	mov.w	r0, #4294967295
   82a0c:	4b07      	ldr	r3, [pc, #28]	; (82a2c <SysTick_Config+0x44>)
   82a0e:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   82a10:	4b05      	ldr	r3, [pc, #20]	; (82a28 <SysTick_Config+0x40>)
   82a12:	2200      	movs	r2, #0
   82a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   82a16:	4b04      	ldr	r3, [pc, #16]	; (82a28 <SysTick_Config+0x40>)
   82a18:	2207      	movs	r2, #7
   82a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   82a1c:	2300      	movs	r3, #0
}
   82a1e:	4618      	mov	r0, r3
   82a20:	3708      	adds	r7, #8
   82a22:	46bd      	mov	sp, r7
   82a24:	bd80      	pop	{r7, pc}
   82a26:	bf00      	nop
   82a28:	e000e010 	.word	0xe000e010
   82a2c:	00082995 	.word	0x00082995

00082a30 <osc_get_rate>:
{
   82a30:	b480      	push	{r7}
   82a32:	b083      	sub	sp, #12
   82a34:	af00      	add	r7, sp, #0
   82a36:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82a38:	687b      	ldr	r3, [r7, #4]
   82a3a:	2b07      	cmp	r3, #7
   82a3c:	d825      	bhi.n	82a8a <osc_get_rate+0x5a>
   82a3e:	a201      	add	r2, pc, #4	; (adr r2, 82a44 <osc_get_rate+0x14>)
   82a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82a44:	00082a65 	.word	0x00082a65
   82a48:	00082a6b 	.word	0x00082a6b
   82a4c:	00082a71 	.word	0x00082a71
   82a50:	00082a77 	.word	0x00082a77
   82a54:	00082a7b 	.word	0x00082a7b
   82a58:	00082a7f 	.word	0x00082a7f
   82a5c:	00082a83 	.word	0x00082a83
   82a60:	00082a87 	.word	0x00082a87
		return OSC_SLCK_32K_RC_HZ;
   82a64:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   82a68:	e010      	b.n	82a8c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   82a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   82a6e:	e00d      	b.n	82a8c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   82a70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   82a74:	e00a      	b.n	82a8c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   82a76:	4b08      	ldr	r3, [pc, #32]	; (82a98 <osc_get_rate+0x68>)
   82a78:	e008      	b.n	82a8c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   82a7a:	4b08      	ldr	r3, [pc, #32]	; (82a9c <osc_get_rate+0x6c>)
   82a7c:	e006      	b.n	82a8c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   82a7e:	4b08      	ldr	r3, [pc, #32]	; (82aa0 <osc_get_rate+0x70>)
   82a80:	e004      	b.n	82a8c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   82a82:	4b07      	ldr	r3, [pc, #28]	; (82aa0 <osc_get_rate+0x70>)
   82a84:	e002      	b.n	82a8c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   82a86:	4b06      	ldr	r3, [pc, #24]	; (82aa0 <osc_get_rate+0x70>)
   82a88:	e000      	b.n	82a8c <osc_get_rate+0x5c>
	return 0;
   82a8a:	2300      	movs	r3, #0
}
   82a8c:	4618      	mov	r0, r3
   82a8e:	370c      	adds	r7, #12
   82a90:	46bd      	mov	sp, r7
   82a92:	bc80      	pop	{r7}
   82a94:	4770      	bx	lr
   82a96:	bf00      	nop
   82a98:	003d0900 	.word	0x003d0900
   82a9c:	007a1200 	.word	0x007a1200
   82aa0:	00b71b00 	.word	0x00b71b00

00082aa4 <sysclk_get_main_hz>:
{
   82aa4:	b580      	push	{r7, lr}
   82aa6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   82aa8:	2006      	movs	r0, #6
   82aaa:	4b04      	ldr	r3, [pc, #16]	; (82abc <sysclk_get_main_hz+0x18>)
   82aac:	4798      	blx	r3
   82aae:	4602      	mov	r2, r0
   82ab0:	4613      	mov	r3, r2
   82ab2:	00db      	lsls	r3, r3, #3
   82ab4:	1a9b      	subs	r3, r3, r2
   82ab6:	005b      	lsls	r3, r3, #1
}
   82ab8:	4618      	mov	r0, r3
   82aba:	bd80      	pop	{r7, pc}
   82abc:	00082a31 	.word	0x00082a31

00082ac0 <sysclk_get_cpu_hz>:
{
   82ac0:	b580      	push	{r7, lr}
   82ac2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   82ac4:	4b02      	ldr	r3, [pc, #8]	; (82ad0 <sysclk_get_cpu_hz+0x10>)
   82ac6:	4798      	blx	r3
   82ac8:	4603      	mov	r3, r0
   82aca:	085b      	lsrs	r3, r3, #1
}
   82acc:	4618      	mov	r0, r3
   82ace:	bd80      	pop	{r7, pc}
   82ad0:	00082aa5 	.word	0x00082aa5

00082ad4 <ioport_set_pin_level>:
{
   82ad4:	b480      	push	{r7}
   82ad6:	b08b      	sub	sp, #44	; 0x2c
   82ad8:	af00      	add	r7, sp, #0
   82ada:	6078      	str	r0, [r7, #4]
   82adc:	460b      	mov	r3, r1
   82ade:	70fb      	strb	r3, [r7, #3]
   82ae0:	687b      	ldr	r3, [r7, #4]
   82ae2:	627b      	str	r3, [r7, #36]	; 0x24
   82ae4:	78fb      	ldrb	r3, [r7, #3]
   82ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   82aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82aec:	61fb      	str	r3, [r7, #28]
   82aee:	69fb      	ldr	r3, [r7, #28]
   82af0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82af2:	69bb      	ldr	r3, [r7, #24]
   82af4:	095b      	lsrs	r3, r3, #5
   82af6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82af8:	697b      	ldr	r3, [r7, #20]
   82afa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82afe:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82b02:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82b04:	613b      	str	r3, [r7, #16]
	if (level) {
   82b06:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   82b0a:	2b00      	cmp	r3, #0
   82b0c:	d009      	beq.n	82b22 <ioport_set_pin_level+0x4e>
   82b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82b10:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82b12:	68fb      	ldr	r3, [r7, #12]
   82b14:	f003 031f 	and.w	r3, r3, #31
   82b18:	2201      	movs	r2, #1
   82b1a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82b1c:	693b      	ldr	r3, [r7, #16]
   82b1e:	631a      	str	r2, [r3, #48]	; 0x30
}
   82b20:	e008      	b.n	82b34 <ioport_set_pin_level+0x60>
   82b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82b24:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   82b26:	68bb      	ldr	r3, [r7, #8]
   82b28:	f003 031f 	and.w	r3, r3, #31
   82b2c:	2201      	movs	r2, #1
   82b2e:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82b30:	693b      	ldr	r3, [r7, #16]
   82b32:	635a      	str	r2, [r3, #52]	; 0x34
   82b34:	bf00      	nop
   82b36:	372c      	adds	r7, #44	; 0x2c
   82b38:	46bd      	mov	sp, r7
   82b3a:	bc80      	pop	{r7}
   82b3c:	4770      	bx	lr

00082b3e <ioport_get_pin_level>:
{
   82b3e:	b480      	push	{r7}
   82b40:	b089      	sub	sp, #36	; 0x24
   82b42:	af00      	add	r7, sp, #0
   82b44:	6078      	str	r0, [r7, #4]
   82b46:	687b      	ldr	r3, [r7, #4]
   82b48:	61fb      	str	r3, [r7, #28]
   82b4a:	69fb      	ldr	r3, [r7, #28]
   82b4c:	61bb      	str	r3, [r7, #24]
   82b4e:	69bb      	ldr	r3, [r7, #24]
   82b50:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   82b52:	697b      	ldr	r3, [r7, #20]
   82b54:	095b      	lsrs	r3, r3, #5
   82b56:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82b58:	693b      	ldr	r3, [r7, #16]
   82b5a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82b5e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82b62:	025b      	lsls	r3, r3, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82b64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   82b66:	69fb      	ldr	r3, [r7, #28]
   82b68:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82b6a:	68fb      	ldr	r3, [r7, #12]
   82b6c:	f003 031f 	and.w	r3, r3, #31
   82b70:	2101      	movs	r1, #1
   82b72:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82b76:	4013      	ands	r3, r2
   82b78:	2b00      	cmp	r3, #0
   82b7a:	bf14      	ite	ne
   82b7c:	2301      	movne	r3, #1
   82b7e:	2300      	moveq	r3, #0
   82b80:	b2db      	uxtb	r3, r3
}
   82b82:	4618      	mov	r0, r3
   82b84:	3724      	adds	r7, #36	; 0x24
   82b86:	46bd      	mov	sp, r7
   82b88:	bc80      	pop	{r7}
   82b8a:	4770      	bx	lr

00082b8c <main>:
FIL file_object;*/

void noOS_bootup_sequence(void);

int main(void)
{
   82b8c:	b580      	push	{r7, lr}
   82b8e:	b082      	sub	sp, #8
   82b90:	af00      	add	r7, sp, #0
    event_t act_event;

    sysclk_init();
   82b92:	4b27      	ldr	r3, [pc, #156]	; (82c30 <main+0xa4>)
   82b94:	4798      	blx	r3
    board_init();
   82b96:	4b27      	ldr	r3, [pc, #156]	; (82c34 <main+0xa8>)
   82b98:	4798      	blx	r3
    SysTick_Config(sysclk_get_cpu_hz() / 1000);
   82b9a:	4b27      	ldr	r3, [pc, #156]	; (82c38 <main+0xac>)
   82b9c:	4798      	blx	r3
   82b9e:	4602      	mov	r2, r0
   82ba0:	4b26      	ldr	r3, [pc, #152]	; (82c3c <main+0xb0>)
   82ba2:	fba3 2302 	umull	r2, r3, r3, r2
   82ba6:	099b      	lsrs	r3, r3, #6
   82ba8:	4618      	mov	r0, r3
   82baa:	4b25      	ldr	r3, [pc, #148]	; (82c40 <main+0xb4>)
   82bac:	4798      	blx	r3
    
    //sd_mmc_init();
    
    spi_init();
   82bae:	4b25      	ldr	r3, [pc, #148]	; (82c44 <main+0xb8>)
   82bb0:	4798      	blx	r3
    
    twi_init();
   82bb2:	4b25      	ldr	r3, [pc, #148]	; (82c48 <main+0xbc>)
   82bb4:	4798      	blx	r3
    
    lcd_init();
   82bb6:	4b25      	ldr	r3, [pc, #148]	; (82c4c <main+0xc0>)
   82bb8:	4798      	blx	r3
    bl_state = LCD_LIGHT_ON;
   82bba:	4b25      	ldr	r3, [pc, #148]	; (82c50 <main+0xc4>)
   82bbc:	2208      	movs	r2, #8
   82bbe:	701a      	strb	r2, [r3, #0]
    set_backlight(bl_state);
   82bc0:	4b23      	ldr	r3, [pc, #140]	; (82c50 <main+0xc4>)
   82bc2:	781b      	ldrb	r3, [r3, #0]
   82bc4:	4618      	mov	r0, r3
   82bc6:	4b23      	ldr	r3, [pc, #140]	; (82c54 <main+0xc8>)
   82bc8:	4798      	blx	r3
main_end_of_test:
        //printf("Please unplug the card.\n\r");
        //while (CTRL_NO_PRESENT != sd_mmc_check(0));
//    }*/
    
    noOS_bootup_sequence();
   82bca:	4b23      	ldr	r3, [pc, #140]	; (82c58 <main+0xcc>)
   82bcc:	4798      	blx	r3
    
    lcd_clear();
   82bce:	4b23      	ldr	r3, [pc, #140]	; (82c5c <main+0xd0>)
   82bd0:	4798      	blx	r3
    
    while (1)
    {
        update_comm();
   82bd2:	4b23      	ldr	r3, [pc, #140]	; (82c60 <main+0xd4>)
   82bd4:	4798      	blx	r3
        update_heartbeat();
   82bd6:	4b23      	ldr	r3, [pc, #140]	; (82c64 <main+0xd8>)
   82bd8:	4798      	blx	r3
        update_battery(0);
   82bda:	2000      	movs	r0, #0
   82bdc:	4b22      	ldr	r3, [pc, #136]	; (82c68 <main+0xdc>)
   82bde:	4798      	blx	r3
        
        if (stm.ibit.heartbeat)
   82be0:	4b22      	ldr	r3, [pc, #136]	; (82c6c <main+0xe0>)
   82be2:	781b      	ldrb	r3, [r3, #0]
   82be4:	f003 0301 	and.w	r3, r3, #1
   82be8:	b2db      	uxtb	r3, r3
   82bea:	2b00      	cmp	r3, #0
   82bec:	d004      	beq.n	82bf8 <main+0x6c>
        {
            ioport_set_pin_level(LED_M2, 1);
   82bee:	2101      	movs	r1, #1
   82bf0:	2068      	movs	r0, #104	; 0x68
   82bf2:	4b1f      	ldr	r3, [pc, #124]	; (82c70 <main+0xe4>)
   82bf4:	4798      	blx	r3
   82bf6:	e003      	b.n	82c00 <main+0x74>
        }
        else
        {
            ioport_set_pin_level(LED_M2, 0);
   82bf8:	2100      	movs	r1, #0
   82bfa:	2068      	movs	r0, #104	; 0x68
   82bfc:	4b1c      	ldr	r3, [pc, #112]	; (82c70 <main+0xe4>)
   82bfe:	4798      	blx	r3
        }
        
        act_event = button_events();
   82c00:	4b1c      	ldr	r3, [pc, #112]	; (82c74 <main+0xe8>)
   82c02:	4798      	blx	r3
   82c04:	4603      	mov	r3, r0
   82c06:	71fb      	strb	r3, [r7, #7]
        
        menu(act_event);
   82c08:	79fb      	ldrb	r3, [r7, #7]
   82c0a:	4618      	mov	r0, r3
   82c0c:	4b1a      	ldr	r3, [pc, #104]	; (82c78 <main+0xec>)
   82c0e:	4798      	blx	r3
        
        if (act_event == EVENT_BUTTON_MID_H)
   82c10:	79fb      	ldrb	r3, [r7, #7]
   82c12:	2b08      	cmp	r3, #8
   82c14:	d105      	bne.n	82c22 <main+0x96>
        {
            mts.ibit.button = 1;
   82c16:	4a19      	ldr	r2, [pc, #100]	; (82c7c <main+0xf0>)
   82c18:	7813      	ldrb	r3, [r2, #0]
   82c1a:	f043 0302 	orr.w	r3, r3, #2
   82c1e:	7013      	strb	r3, [r2, #0]
   82c20:	e7d7      	b.n	82bd2 <main+0x46>
        }
        else
        {
            mts.ibit.button = 0;
   82c22:	4a16      	ldr	r2, [pc, #88]	; (82c7c <main+0xf0>)
   82c24:	7813      	ldrb	r3, [r2, #0]
   82c26:	f36f 0341 	bfc	r3, #1, #1
   82c2a:	7013      	strb	r3, [r2, #0]
        update_comm();
   82c2c:	e7d1      	b.n	82bd2 <main+0x46>
   82c2e:	bf00      	nop
   82c30:	00081dc5 	.word	0x00081dc5
   82c34:	00082589 	.word	0x00082589
   82c38:	00082ac1 	.word	0x00082ac1
   82c3c:	10624dd3 	.word	0x10624dd3
   82c40:	000829e9 	.word	0x000829e9
   82c44:	00080539 	.word	0x00080539
   82c48:	00080e01 	.word	0x00080e01
   82c4c:	00080b2d 	.word	0x00080b2d
   82c50:	20070ba0 	.word	0x20070ba0
   82c54:	00080bad 	.word	0x00080bad
   82c58:	00082c81 	.word	0x00082c81
   82c5c:	00080be1 	.word	0x00080be1
   82c60:	00081841 	.word	0x00081841
   82c64:	00081a2d 	.word	0x00081a2d
   82c68:	00081889 	.word	0x00081889
   82c6c:	20070be0 	.word	0x20070be0
   82c70:	00082ad5 	.word	0x00082ad5
   82c74:	0008148d 	.word	0x0008148d
   82c78:	00080e85 	.word	0x00080e85
   82c7c:	20070bdc 	.word	0x20070bdc

00082c80 <noOS_bootup_sequence>:
        }  
    }
}

void noOS_bootup_sequence(void)
{
   82c80:	b580      	push	{r7, lr}
   82c82:	b082      	sub	sp, #8
   82c84:	af00      	add	r7, sp, #0
    while (ioport_get_pin_level(PB_MID))
   82c86:	e072      	b.n	82d6e <noOS_bootup_sequence+0xee>
    {
        if (getTicks() >= (ticks_blink_update + 800))
   82c88:	4b59      	ldr	r3, [pc, #356]	; (82df0 <noOS_bootup_sequence+0x170>)
   82c8a:	4798      	blx	r3
   82c8c:	4602      	mov	r2, r0
   82c8e:	4b59      	ldr	r3, [pc, #356]	; (82df4 <noOS_bootup_sequence+0x174>)
   82c90:	681b      	ldr	r3, [r3, #0]
   82c92:	f503 7348 	add.w	r3, r3, #800	; 0x320
   82c96:	429a      	cmp	r2, r3
   82c98:	d31a      	bcc.n	82cd0 <noOS_bootup_sequence+0x50>
        {
            ticks_blink_update = getTicks();
   82c9a:	4b55      	ldr	r3, [pc, #340]	; (82df0 <noOS_bootup_sequence+0x170>)
   82c9c:	4798      	blx	r3
   82c9e:	4602      	mov	r2, r0
   82ca0:	4b54      	ldr	r3, [pc, #336]	; (82df4 <noOS_bootup_sequence+0x174>)
   82ca2:	601a      	str	r2, [r3, #0]
            
            if (blink_level)
   82ca4:	4b54      	ldr	r3, [pc, #336]	; (82df8 <noOS_bootup_sequence+0x178>)
   82ca6:	781b      	ldrb	r3, [r3, #0]
   82ca8:	2b00      	cmp	r3, #0
   82caa:	d003      	beq.n	82cb4 <noOS_bootup_sequence+0x34>
            {
                blink_level = 0;
   82cac:	4b52      	ldr	r3, [pc, #328]	; (82df8 <noOS_bootup_sequence+0x178>)
   82cae:	2200      	movs	r2, #0
   82cb0:	701a      	strb	r2, [r3, #0]
   82cb2:	e002      	b.n	82cba <noOS_bootup_sequence+0x3a>
            }
            else
            {
                blink_level = 1;
   82cb4:	4b50      	ldr	r3, [pc, #320]	; (82df8 <noOS_bootup_sequence+0x178>)
   82cb6:	2201      	movs	r2, #1
   82cb8:	701a      	strb	r2, [r3, #0]
            }
            
            ioport_set_pin_level(LED_BAT, blink_level);
   82cba:	4b4f      	ldr	r3, [pc, #316]	; (82df8 <noOS_bootup_sequence+0x178>)
   82cbc:	781b      	ldrb	r3, [r3, #0]
   82cbe:	2b00      	cmp	r3, #0
   82cc0:	bf14      	ite	ne
   82cc2:	2301      	movne	r3, #1
   82cc4:	2300      	moveq	r3, #0
   82cc6:	b2db      	uxtb	r3, r3
   82cc8:	4619      	mov	r1, r3
   82cca:	2066      	movs	r0, #102	; 0x66
   82ccc:	4b4b      	ldr	r3, [pc, #300]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82cce:	4798      	blx	r3
        }
        
        if (getTicks() >= (ticks_dot_update + 500))
   82cd0:	4b47      	ldr	r3, [pc, #284]	; (82df0 <noOS_bootup_sequence+0x170>)
   82cd2:	4798      	blx	r3
   82cd4:	4602      	mov	r2, r0
   82cd6:	4b4a      	ldr	r3, [pc, #296]	; (82e00 <noOS_bootup_sequence+0x180>)
   82cd8:	681b      	ldr	r3, [r3, #0]
   82cda:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   82cde:	429a      	cmp	r2, r3
   82ce0:	d315      	bcc.n	82d0e <noOS_bootup_sequence+0x8e>
        {
            ticks_dot_update = getTicks();
   82ce2:	4b43      	ldr	r3, [pc, #268]	; (82df0 <noOS_bootup_sequence+0x170>)
   82ce4:	4798      	blx	r3
   82ce6:	4602      	mov	r2, r0
   82ce8:	4b45      	ldr	r3, [pc, #276]	; (82e00 <noOS_bootup_sequence+0x180>)
   82cea:	601a      	str	r2, [r3, #0]
            
            if (dots < 3)
   82cec:	4b45      	ldr	r3, [pc, #276]	; (82e04 <noOS_bootup_sequence+0x184>)
   82cee:	781b      	ldrb	r3, [r3, #0]
   82cf0:	2b02      	cmp	r3, #2
   82cf2:	d806      	bhi.n	82d02 <noOS_bootup_sequence+0x82>
            {
                dots++;
   82cf4:	4b43      	ldr	r3, [pc, #268]	; (82e04 <noOS_bootup_sequence+0x184>)
   82cf6:	781b      	ldrb	r3, [r3, #0]
   82cf8:	3301      	adds	r3, #1
   82cfa:	b2da      	uxtb	r2, r3
   82cfc:	4b41      	ldr	r3, [pc, #260]	; (82e04 <noOS_bootup_sequence+0x184>)
   82cfe:	701a      	strb	r2, [r3, #0]
   82d00:	e002      	b.n	82d08 <noOS_bootup_sequence+0x88>
            }
            else
            {
                dots = 0;
   82d02:	4b40      	ldr	r3, [pc, #256]	; (82e04 <noOS_bootup_sequence+0x184>)
   82d04:	2200      	movs	r2, #0
   82d06:	701a      	strb	r2, [r3, #0]
            }
            
            update_dots = 1;
   82d08:	4b3f      	ldr	r3, [pc, #252]	; (82e08 <noOS_bootup_sequence+0x188>)
   82d0a:	2201      	movs	r2, #1
   82d0c:	701a      	strb	r2, [r3, #0]
        }
        
        if (update_dots)
   82d0e:	4b3e      	ldr	r3, [pc, #248]	; (82e08 <noOS_bootup_sequence+0x188>)
   82d10:	781b      	ldrb	r3, [r3, #0]
   82d12:	2b00      	cmp	r3, #0
   82d14:	d02b      	beq.n	82d6e <noOS_bootup_sequence+0xee>
        {
            update_dots = 0;
   82d16:	4b3c      	ldr	r3, [pc, #240]	; (82e08 <noOS_bootup_sequence+0x188>)
   82d18:	2200      	movs	r2, #0
   82d1a:	701a      	strb	r2, [r3, #0]
            
            switch (dots)
   82d1c:	4b39      	ldr	r3, [pc, #228]	; (82e04 <noOS_bootup_sequence+0x184>)
   82d1e:	781b      	ldrb	r3, [r3, #0]
   82d20:	2b03      	cmp	r3, #3
   82d22:	d823      	bhi.n	82d6c <noOS_bootup_sequence+0xec>
   82d24:	a201      	add	r2, pc, #4	; (adr r2, 82d2c <noOS_bootup_sequence+0xac>)
   82d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82d2a:	bf00      	nop
   82d2c:	00082d3d 	.word	0x00082d3d
   82d30:	00082d49 	.word	0x00082d49
   82d34:	00082d55 	.word	0x00082d55
   82d38:	00082d61 	.word	0x00082d61
            {
                case 0:
                print_s(2, 2, "booting noOS   ");
   82d3c:	4a33      	ldr	r2, [pc, #204]	; (82e0c <noOS_bootup_sequence+0x18c>)
   82d3e:	2102      	movs	r1, #2
   82d40:	2002      	movs	r0, #2
   82d42:	4b33      	ldr	r3, [pc, #204]	; (82e10 <noOS_bootup_sequence+0x190>)
   82d44:	4798      	blx	r3
                break;
   82d46:	e012      	b.n	82d6e <noOS_bootup_sequence+0xee>
                case 1:
                print_s(2, 14, ".");
   82d48:	4a32      	ldr	r2, [pc, #200]	; (82e14 <noOS_bootup_sequence+0x194>)
   82d4a:	210e      	movs	r1, #14
   82d4c:	2002      	movs	r0, #2
   82d4e:	4b30      	ldr	r3, [pc, #192]	; (82e10 <noOS_bootup_sequence+0x190>)
   82d50:	4798      	blx	r3
                break;
   82d52:	e00c      	b.n	82d6e <noOS_bootup_sequence+0xee>
                case 2:
                print_s(2, 15, ".");
   82d54:	4a2f      	ldr	r2, [pc, #188]	; (82e14 <noOS_bootup_sequence+0x194>)
   82d56:	210f      	movs	r1, #15
   82d58:	2002      	movs	r0, #2
   82d5a:	4b2d      	ldr	r3, [pc, #180]	; (82e10 <noOS_bootup_sequence+0x190>)
   82d5c:	4798      	blx	r3
                break;
   82d5e:	e006      	b.n	82d6e <noOS_bootup_sequence+0xee>
                case 3:
                print_s(2, 16, ".");
   82d60:	4a2c      	ldr	r2, [pc, #176]	; (82e14 <noOS_bootup_sequence+0x194>)
   82d62:	2110      	movs	r1, #16
   82d64:	2002      	movs	r0, #2
   82d66:	4b2a      	ldr	r3, [pc, #168]	; (82e10 <noOS_bootup_sequence+0x190>)
   82d68:	4798      	blx	r3
                break;
   82d6a:	e000      	b.n	82d6e <noOS_bootup_sequence+0xee>
                default:
                break;
   82d6c:	bf00      	nop
    while (ioport_get_pin_level(PB_MID))
   82d6e:	2062      	movs	r0, #98	; 0x62
   82d70:	4b29      	ldr	r3, [pc, #164]	; (82e18 <noOS_bootup_sequence+0x198>)
   82d72:	4798      	blx	r3
   82d74:	4603      	mov	r3, r0
   82d76:	2b00      	cmp	r3, #0
   82d78:	d186      	bne.n	82c88 <noOS_bootup_sequence+0x8>
            }
        }
    }
    
    for(int i = 0; i< 3; i++)
   82d7a:	2300      	movs	r3, #0
   82d7c:	607b      	str	r3, [r7, #4]
   82d7e:	e030      	b.n	82de2 <noOS_bootup_sequence+0x162>
    {
        ioport_set_pin_level(LED_ONBOARD, 1);
   82d80:	2101      	movs	r1, #1
   82d82:	206a      	movs	r0, #106	; 0x6a
   82d84:	4b1d      	ldr	r3, [pc, #116]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82d86:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 1);
   82d88:	2101      	movs	r1, #1
   82d8a:	2066      	movs	r0, #102	; 0x66
   82d8c:	4b1b      	ldr	r3, [pc, #108]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82d8e:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 1);
   82d90:	2101      	movs	r1, #1
   82d92:	2067      	movs	r0, #103	; 0x67
   82d94:	4b19      	ldr	r3, [pc, #100]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82d96:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 1);
   82d98:	2101      	movs	r1, #1
   82d9a:	2068      	movs	r0, #104	; 0x68
   82d9c:	4b17      	ldr	r3, [pc, #92]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82d9e:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 1);
   82da0:	2101      	movs	r1, #1
   82da2:	2069      	movs	r0, #105	; 0x69
   82da4:	4b15      	ldr	r3, [pc, #84]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82da6:	4798      	blx	r3
        mdelay(100);
   82da8:	2064      	movs	r0, #100	; 0x64
   82daa:	4b1c      	ldr	r3, [pc, #112]	; (82e1c <noOS_bootup_sequence+0x19c>)
   82dac:	4798      	blx	r3
        ioport_set_pin_level(LED_ONBOARD, 0);
   82dae:	2100      	movs	r1, #0
   82db0:	206a      	movs	r0, #106	; 0x6a
   82db2:	4b12      	ldr	r3, [pc, #72]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82db4:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 0);
   82db6:	2100      	movs	r1, #0
   82db8:	2066      	movs	r0, #102	; 0x66
   82dba:	4b10      	ldr	r3, [pc, #64]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82dbc:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 0);
   82dbe:	2100      	movs	r1, #0
   82dc0:	2067      	movs	r0, #103	; 0x67
   82dc2:	4b0e      	ldr	r3, [pc, #56]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82dc4:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 0);
   82dc6:	2100      	movs	r1, #0
   82dc8:	2068      	movs	r0, #104	; 0x68
   82dca:	4b0c      	ldr	r3, [pc, #48]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82dcc:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 0);
   82dce:	2100      	movs	r1, #0
   82dd0:	2069      	movs	r0, #105	; 0x69
   82dd2:	4b0a      	ldr	r3, [pc, #40]	; (82dfc <noOS_bootup_sequence+0x17c>)
   82dd4:	4798      	blx	r3
        mdelay(100);
   82dd6:	2064      	movs	r0, #100	; 0x64
   82dd8:	4b10      	ldr	r3, [pc, #64]	; (82e1c <noOS_bootup_sequence+0x19c>)
   82dda:	4798      	blx	r3
    for(int i = 0; i< 3; i++)
   82ddc:	687b      	ldr	r3, [r7, #4]
   82dde:	3301      	adds	r3, #1
   82de0:	607b      	str	r3, [r7, #4]
   82de2:	687b      	ldr	r3, [r7, #4]
   82de4:	2b02      	cmp	r3, #2
   82de6:	ddcb      	ble.n	82d80 <noOS_bootup_sequence+0x100>
    }
}
   82de8:	bf00      	nop
   82dea:	3708      	adds	r7, #8
   82dec:	46bd      	mov	sp, r7
   82dee:	bd80      	pop	{r7, pc}
   82df0:	00081801 	.word	0x00081801
   82df4:	20070c20 	.word	0x20070c20
   82df8:	20070c1c 	.word	0x20070c1c
   82dfc:	00082ad5 	.word	0x00082ad5
   82e00:	20070c24 	.word	0x20070c24
   82e04:	20070ba1 	.word	0x20070ba1
   82e08:	2007019c 	.word	0x2007019c
   82e0c:	00087dc8 	.word	0x00087dc8
   82e10:	00080c01 	.word	0x00080c01
   82e14:	00087dd8 	.word	0x00087dd8
   82e18:	00082b3f 	.word	0x00082b3f
   82e1c:	00081815 	.word	0x00081815

00082e20 <__aeabi_drsub>:
   82e20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82e24:	e002      	b.n	82e2c <__adddf3>
   82e26:	bf00      	nop

00082e28 <__aeabi_dsub>:
   82e28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082e2c <__adddf3>:
   82e2c:	b530      	push	{r4, r5, lr}
   82e2e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82e32:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82e36:	ea94 0f05 	teq	r4, r5
   82e3a:	bf08      	it	eq
   82e3c:	ea90 0f02 	teqeq	r0, r2
   82e40:	bf1f      	itttt	ne
   82e42:	ea54 0c00 	orrsne.w	ip, r4, r0
   82e46:	ea55 0c02 	orrsne.w	ip, r5, r2
   82e4a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82e4e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82e52:	f000 80e2 	beq.w	8301a <__adddf3+0x1ee>
   82e56:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82e5a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82e5e:	bfb8      	it	lt
   82e60:	426d      	neglt	r5, r5
   82e62:	dd0c      	ble.n	82e7e <__adddf3+0x52>
   82e64:	442c      	add	r4, r5
   82e66:	ea80 0202 	eor.w	r2, r0, r2
   82e6a:	ea81 0303 	eor.w	r3, r1, r3
   82e6e:	ea82 0000 	eor.w	r0, r2, r0
   82e72:	ea83 0101 	eor.w	r1, r3, r1
   82e76:	ea80 0202 	eor.w	r2, r0, r2
   82e7a:	ea81 0303 	eor.w	r3, r1, r3
   82e7e:	2d36      	cmp	r5, #54	; 0x36
   82e80:	bf88      	it	hi
   82e82:	bd30      	pophi	{r4, r5, pc}
   82e84:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82e88:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82e8c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82e90:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82e94:	d002      	beq.n	82e9c <__adddf3+0x70>
   82e96:	4240      	negs	r0, r0
   82e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82e9c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82ea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82ea4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82ea8:	d002      	beq.n	82eb0 <__adddf3+0x84>
   82eaa:	4252      	negs	r2, r2
   82eac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82eb0:	ea94 0f05 	teq	r4, r5
   82eb4:	f000 80a7 	beq.w	83006 <__adddf3+0x1da>
   82eb8:	f1a4 0401 	sub.w	r4, r4, #1
   82ebc:	f1d5 0e20 	rsbs	lr, r5, #32
   82ec0:	db0d      	blt.n	82ede <__adddf3+0xb2>
   82ec2:	fa02 fc0e 	lsl.w	ip, r2, lr
   82ec6:	fa22 f205 	lsr.w	r2, r2, r5
   82eca:	1880      	adds	r0, r0, r2
   82ecc:	f141 0100 	adc.w	r1, r1, #0
   82ed0:	fa03 f20e 	lsl.w	r2, r3, lr
   82ed4:	1880      	adds	r0, r0, r2
   82ed6:	fa43 f305 	asr.w	r3, r3, r5
   82eda:	4159      	adcs	r1, r3
   82edc:	e00e      	b.n	82efc <__adddf3+0xd0>
   82ede:	f1a5 0520 	sub.w	r5, r5, #32
   82ee2:	f10e 0e20 	add.w	lr, lr, #32
   82ee6:	2a01      	cmp	r2, #1
   82ee8:	fa03 fc0e 	lsl.w	ip, r3, lr
   82eec:	bf28      	it	cs
   82eee:	f04c 0c02 	orrcs.w	ip, ip, #2
   82ef2:	fa43 f305 	asr.w	r3, r3, r5
   82ef6:	18c0      	adds	r0, r0, r3
   82ef8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82f00:	d507      	bpl.n	82f12 <__adddf3+0xe6>
   82f02:	f04f 0e00 	mov.w	lr, #0
   82f06:	f1dc 0c00 	rsbs	ip, ip, #0
   82f0a:	eb7e 0000 	sbcs.w	r0, lr, r0
   82f0e:	eb6e 0101 	sbc.w	r1, lr, r1
   82f12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82f16:	d31b      	bcc.n	82f50 <__adddf3+0x124>
   82f18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82f1c:	d30c      	bcc.n	82f38 <__adddf3+0x10c>
   82f1e:	0849      	lsrs	r1, r1, #1
   82f20:	ea5f 0030 	movs.w	r0, r0, rrx
   82f24:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82f28:	f104 0401 	add.w	r4, r4, #1
   82f2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82f30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82f34:	f080 809a 	bcs.w	8306c <__adddf3+0x240>
   82f38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82f3c:	bf08      	it	eq
   82f3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82f42:	f150 0000 	adcs.w	r0, r0, #0
   82f46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82f4a:	ea41 0105 	orr.w	r1, r1, r5
   82f4e:	bd30      	pop	{r4, r5, pc}
   82f50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82f54:	4140      	adcs	r0, r0
   82f56:	eb41 0101 	adc.w	r1, r1, r1
   82f5a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82f5e:	f1a4 0401 	sub.w	r4, r4, #1
   82f62:	d1e9      	bne.n	82f38 <__adddf3+0x10c>
   82f64:	f091 0f00 	teq	r1, #0
   82f68:	bf04      	itt	eq
   82f6a:	4601      	moveq	r1, r0
   82f6c:	2000      	moveq	r0, #0
   82f6e:	fab1 f381 	clz	r3, r1
   82f72:	bf08      	it	eq
   82f74:	3320      	addeq	r3, #32
   82f76:	f1a3 030b 	sub.w	r3, r3, #11
   82f7a:	f1b3 0220 	subs.w	r2, r3, #32
   82f7e:	da0c      	bge.n	82f9a <__adddf3+0x16e>
   82f80:	320c      	adds	r2, #12
   82f82:	dd08      	ble.n	82f96 <__adddf3+0x16a>
   82f84:	f102 0c14 	add.w	ip, r2, #20
   82f88:	f1c2 020c 	rsb	r2, r2, #12
   82f8c:	fa01 f00c 	lsl.w	r0, r1, ip
   82f90:	fa21 f102 	lsr.w	r1, r1, r2
   82f94:	e00c      	b.n	82fb0 <__adddf3+0x184>
   82f96:	f102 0214 	add.w	r2, r2, #20
   82f9a:	bfd8      	it	le
   82f9c:	f1c2 0c20 	rsble	ip, r2, #32
   82fa0:	fa01 f102 	lsl.w	r1, r1, r2
   82fa4:	fa20 fc0c 	lsr.w	ip, r0, ip
   82fa8:	bfdc      	itt	le
   82faa:	ea41 010c 	orrle.w	r1, r1, ip
   82fae:	4090      	lslle	r0, r2
   82fb0:	1ae4      	subs	r4, r4, r3
   82fb2:	bfa2      	ittt	ge
   82fb4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82fb8:	4329      	orrge	r1, r5
   82fba:	bd30      	popge	{r4, r5, pc}
   82fbc:	ea6f 0404 	mvn.w	r4, r4
   82fc0:	3c1f      	subs	r4, #31
   82fc2:	da1c      	bge.n	82ffe <__adddf3+0x1d2>
   82fc4:	340c      	adds	r4, #12
   82fc6:	dc0e      	bgt.n	82fe6 <__adddf3+0x1ba>
   82fc8:	f104 0414 	add.w	r4, r4, #20
   82fcc:	f1c4 0220 	rsb	r2, r4, #32
   82fd0:	fa20 f004 	lsr.w	r0, r0, r4
   82fd4:	fa01 f302 	lsl.w	r3, r1, r2
   82fd8:	ea40 0003 	orr.w	r0, r0, r3
   82fdc:	fa21 f304 	lsr.w	r3, r1, r4
   82fe0:	ea45 0103 	orr.w	r1, r5, r3
   82fe4:	bd30      	pop	{r4, r5, pc}
   82fe6:	f1c4 040c 	rsb	r4, r4, #12
   82fea:	f1c4 0220 	rsb	r2, r4, #32
   82fee:	fa20 f002 	lsr.w	r0, r0, r2
   82ff2:	fa01 f304 	lsl.w	r3, r1, r4
   82ff6:	ea40 0003 	orr.w	r0, r0, r3
   82ffa:	4629      	mov	r1, r5
   82ffc:	bd30      	pop	{r4, r5, pc}
   82ffe:	fa21 f004 	lsr.w	r0, r1, r4
   83002:	4629      	mov	r1, r5
   83004:	bd30      	pop	{r4, r5, pc}
   83006:	f094 0f00 	teq	r4, #0
   8300a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8300e:	bf06      	itte	eq
   83010:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   83014:	3401      	addeq	r4, #1
   83016:	3d01      	subne	r5, #1
   83018:	e74e      	b.n	82eb8 <__adddf3+0x8c>
   8301a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8301e:	bf18      	it	ne
   83020:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83024:	d029      	beq.n	8307a <__adddf3+0x24e>
   83026:	ea94 0f05 	teq	r4, r5
   8302a:	bf08      	it	eq
   8302c:	ea90 0f02 	teqeq	r0, r2
   83030:	d005      	beq.n	8303e <__adddf3+0x212>
   83032:	ea54 0c00 	orrs.w	ip, r4, r0
   83036:	bf04      	itt	eq
   83038:	4619      	moveq	r1, r3
   8303a:	4610      	moveq	r0, r2
   8303c:	bd30      	pop	{r4, r5, pc}
   8303e:	ea91 0f03 	teq	r1, r3
   83042:	bf1e      	ittt	ne
   83044:	2100      	movne	r1, #0
   83046:	2000      	movne	r0, #0
   83048:	bd30      	popne	{r4, r5, pc}
   8304a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8304e:	d105      	bne.n	8305c <__adddf3+0x230>
   83050:	0040      	lsls	r0, r0, #1
   83052:	4149      	adcs	r1, r1
   83054:	bf28      	it	cs
   83056:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8305a:	bd30      	pop	{r4, r5, pc}
   8305c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83060:	bf3c      	itt	cc
   83062:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   83066:	bd30      	popcc	{r4, r5, pc}
   83068:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8306c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   83070:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83074:	f04f 0000 	mov.w	r0, #0
   83078:	bd30      	pop	{r4, r5, pc}
   8307a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8307e:	bf1a      	itte	ne
   83080:	4619      	movne	r1, r3
   83082:	4610      	movne	r0, r2
   83084:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   83088:	bf1c      	itt	ne
   8308a:	460b      	movne	r3, r1
   8308c:	4602      	movne	r2, r0
   8308e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83092:	bf06      	itte	eq
   83094:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   83098:	ea91 0f03 	teqeq	r1, r3
   8309c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   830a0:	bd30      	pop	{r4, r5, pc}
   830a2:	bf00      	nop

000830a4 <__aeabi_ui2d>:
   830a4:	f090 0f00 	teq	r0, #0
   830a8:	bf04      	itt	eq
   830aa:	2100      	moveq	r1, #0
   830ac:	4770      	bxeq	lr
   830ae:	b530      	push	{r4, r5, lr}
   830b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   830b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   830b8:	f04f 0500 	mov.w	r5, #0
   830bc:	f04f 0100 	mov.w	r1, #0
   830c0:	e750      	b.n	82f64 <__adddf3+0x138>
   830c2:	bf00      	nop

000830c4 <__aeabi_i2d>:
   830c4:	f090 0f00 	teq	r0, #0
   830c8:	bf04      	itt	eq
   830ca:	2100      	moveq	r1, #0
   830cc:	4770      	bxeq	lr
   830ce:	b530      	push	{r4, r5, lr}
   830d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   830d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   830d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   830dc:	bf48      	it	mi
   830de:	4240      	negmi	r0, r0
   830e0:	f04f 0100 	mov.w	r1, #0
   830e4:	e73e      	b.n	82f64 <__adddf3+0x138>
   830e6:	bf00      	nop

000830e8 <__aeabi_f2d>:
   830e8:	0042      	lsls	r2, r0, #1
   830ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
   830ee:	ea4f 0131 	mov.w	r1, r1, rrx
   830f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   830f6:	bf1f      	itttt	ne
   830f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   830fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83100:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83104:	4770      	bxne	lr
   83106:	f092 0f00 	teq	r2, #0
   8310a:	bf14      	ite	ne
   8310c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83110:	4770      	bxeq	lr
   83112:	b530      	push	{r4, r5, lr}
   83114:	f44f 7460 	mov.w	r4, #896	; 0x380
   83118:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8311c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83120:	e720      	b.n	82f64 <__adddf3+0x138>
   83122:	bf00      	nop

00083124 <__aeabi_ul2d>:
   83124:	ea50 0201 	orrs.w	r2, r0, r1
   83128:	bf08      	it	eq
   8312a:	4770      	bxeq	lr
   8312c:	b530      	push	{r4, r5, lr}
   8312e:	f04f 0500 	mov.w	r5, #0
   83132:	e00a      	b.n	8314a <__aeabi_l2d+0x16>

00083134 <__aeabi_l2d>:
   83134:	ea50 0201 	orrs.w	r2, r0, r1
   83138:	bf08      	it	eq
   8313a:	4770      	bxeq	lr
   8313c:	b530      	push	{r4, r5, lr}
   8313e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   83142:	d502      	bpl.n	8314a <__aeabi_l2d+0x16>
   83144:	4240      	negs	r0, r0
   83146:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8314a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8314e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83152:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   83156:	f43f aedc 	beq.w	82f12 <__adddf3+0xe6>
   8315a:	f04f 0203 	mov.w	r2, #3
   8315e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83162:	bf18      	it	ne
   83164:	3203      	addne	r2, #3
   83166:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8316a:	bf18      	it	ne
   8316c:	3203      	addne	r2, #3
   8316e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   83172:	f1c2 0320 	rsb	r3, r2, #32
   83176:	fa00 fc03 	lsl.w	ip, r0, r3
   8317a:	fa20 f002 	lsr.w	r0, r0, r2
   8317e:	fa01 fe03 	lsl.w	lr, r1, r3
   83182:	ea40 000e 	orr.w	r0, r0, lr
   83186:	fa21 f102 	lsr.w	r1, r1, r2
   8318a:	4414      	add	r4, r2
   8318c:	e6c1      	b.n	82f12 <__adddf3+0xe6>
   8318e:	bf00      	nop

00083190 <__aeabi_frsub>:
   83190:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   83194:	e002      	b.n	8319c <__addsf3>
   83196:	bf00      	nop

00083198 <__aeabi_fsub>:
   83198:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0008319c <__addsf3>:
   8319c:	0042      	lsls	r2, r0, #1
   8319e:	bf1f      	itttt	ne
   831a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   831a4:	ea92 0f03 	teqne	r2, r3
   831a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   831ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   831b0:	d06a      	beq.n	83288 <__addsf3+0xec>
   831b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
   831b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   831ba:	bfc1      	itttt	gt
   831bc:	18d2      	addgt	r2, r2, r3
   831be:	4041      	eorgt	r1, r0
   831c0:	4048      	eorgt	r0, r1
   831c2:	4041      	eorgt	r1, r0
   831c4:	bfb8      	it	lt
   831c6:	425b      	neglt	r3, r3
   831c8:	2b19      	cmp	r3, #25
   831ca:	bf88      	it	hi
   831cc:	4770      	bxhi	lr
   831ce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   831d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   831d6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   831da:	bf18      	it	ne
   831dc:	4240      	negne	r0, r0
   831de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   831e2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   831e6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   831ea:	bf18      	it	ne
   831ec:	4249      	negne	r1, r1
   831ee:	ea92 0f03 	teq	r2, r3
   831f2:	d03f      	beq.n	83274 <__addsf3+0xd8>
   831f4:	f1a2 0201 	sub.w	r2, r2, #1
   831f8:	fa41 fc03 	asr.w	ip, r1, r3
   831fc:	eb10 000c 	adds.w	r0, r0, ip
   83200:	f1c3 0320 	rsb	r3, r3, #32
   83204:	fa01 f103 	lsl.w	r1, r1, r3
   83208:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8320c:	d502      	bpl.n	83214 <__addsf3+0x78>
   8320e:	4249      	negs	r1, r1
   83210:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   83214:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   83218:	d313      	bcc.n	83242 <__addsf3+0xa6>
   8321a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8321e:	d306      	bcc.n	8322e <__addsf3+0x92>
   83220:	0840      	lsrs	r0, r0, #1
   83222:	ea4f 0131 	mov.w	r1, r1, rrx
   83226:	f102 0201 	add.w	r2, r2, #1
   8322a:	2afe      	cmp	r2, #254	; 0xfe
   8322c:	d251      	bcs.n	832d2 <__addsf3+0x136>
   8322e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   83232:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   83236:	bf08      	it	eq
   83238:	f020 0001 	biceq.w	r0, r0, #1
   8323c:	ea40 0003 	orr.w	r0, r0, r3
   83240:	4770      	bx	lr
   83242:	0049      	lsls	r1, r1, #1
   83244:	eb40 0000 	adc.w	r0, r0, r0
   83248:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   8324c:	f1a2 0201 	sub.w	r2, r2, #1
   83250:	d1ed      	bne.n	8322e <__addsf3+0x92>
   83252:	fab0 fc80 	clz	ip, r0
   83256:	f1ac 0c08 	sub.w	ip, ip, #8
   8325a:	ebb2 020c 	subs.w	r2, r2, ip
   8325e:	fa00 f00c 	lsl.w	r0, r0, ip
   83262:	bfaa      	itet	ge
   83264:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   83268:	4252      	neglt	r2, r2
   8326a:	4318      	orrge	r0, r3
   8326c:	bfbc      	itt	lt
   8326e:	40d0      	lsrlt	r0, r2
   83270:	4318      	orrlt	r0, r3
   83272:	4770      	bx	lr
   83274:	f092 0f00 	teq	r2, #0
   83278:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   8327c:	bf06      	itte	eq
   8327e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   83282:	3201      	addeq	r2, #1
   83284:	3b01      	subne	r3, #1
   83286:	e7b5      	b.n	831f4 <__addsf3+0x58>
   83288:	ea4f 0341 	mov.w	r3, r1, lsl #1
   8328c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83290:	bf18      	it	ne
   83292:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83296:	d021      	beq.n	832dc <__addsf3+0x140>
   83298:	ea92 0f03 	teq	r2, r3
   8329c:	d004      	beq.n	832a8 <__addsf3+0x10c>
   8329e:	f092 0f00 	teq	r2, #0
   832a2:	bf08      	it	eq
   832a4:	4608      	moveq	r0, r1
   832a6:	4770      	bx	lr
   832a8:	ea90 0f01 	teq	r0, r1
   832ac:	bf1c      	itt	ne
   832ae:	2000      	movne	r0, #0
   832b0:	4770      	bxne	lr
   832b2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   832b6:	d104      	bne.n	832c2 <__addsf3+0x126>
   832b8:	0040      	lsls	r0, r0, #1
   832ba:	bf28      	it	cs
   832bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   832c0:	4770      	bx	lr
   832c2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   832c6:	bf3c      	itt	cc
   832c8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   832cc:	4770      	bxcc	lr
   832ce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   832d2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   832d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   832da:	4770      	bx	lr
   832dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
   832e0:	bf16      	itet	ne
   832e2:	4608      	movne	r0, r1
   832e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   832e8:	4601      	movne	r1, r0
   832ea:	0242      	lsls	r2, r0, #9
   832ec:	bf06      	itte	eq
   832ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   832f2:	ea90 0f01 	teqeq	r0, r1
   832f6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   832fa:	4770      	bx	lr

000832fc <__aeabi_ui2f>:
   832fc:	f04f 0300 	mov.w	r3, #0
   83300:	e004      	b.n	8330c <__aeabi_i2f+0x8>
   83302:	bf00      	nop

00083304 <__aeabi_i2f>:
   83304:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   83308:	bf48      	it	mi
   8330a:	4240      	negmi	r0, r0
   8330c:	ea5f 0c00 	movs.w	ip, r0
   83310:	bf08      	it	eq
   83312:	4770      	bxeq	lr
   83314:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   83318:	4601      	mov	r1, r0
   8331a:	f04f 0000 	mov.w	r0, #0
   8331e:	e01c      	b.n	8335a <__aeabi_l2f+0x2a>

00083320 <__aeabi_ul2f>:
   83320:	ea50 0201 	orrs.w	r2, r0, r1
   83324:	bf08      	it	eq
   83326:	4770      	bxeq	lr
   83328:	f04f 0300 	mov.w	r3, #0
   8332c:	e00a      	b.n	83344 <__aeabi_l2f+0x14>
   8332e:	bf00      	nop

00083330 <__aeabi_l2f>:
   83330:	ea50 0201 	orrs.w	r2, r0, r1
   83334:	bf08      	it	eq
   83336:	4770      	bxeq	lr
   83338:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   8333c:	d502      	bpl.n	83344 <__aeabi_l2f+0x14>
   8333e:	4240      	negs	r0, r0
   83340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83344:	ea5f 0c01 	movs.w	ip, r1
   83348:	bf02      	ittt	eq
   8334a:	4684      	moveq	ip, r0
   8334c:	4601      	moveq	r1, r0
   8334e:	2000      	moveq	r0, #0
   83350:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   83354:	bf08      	it	eq
   83356:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8335a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8335e:	fabc f28c 	clz	r2, ip
   83362:	3a08      	subs	r2, #8
   83364:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   83368:	db10      	blt.n	8338c <__aeabi_l2f+0x5c>
   8336a:	fa01 fc02 	lsl.w	ip, r1, r2
   8336e:	4463      	add	r3, ip
   83370:	fa00 fc02 	lsl.w	ip, r0, r2
   83374:	f1c2 0220 	rsb	r2, r2, #32
   83378:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8337c:	fa20 f202 	lsr.w	r2, r0, r2
   83380:	eb43 0002 	adc.w	r0, r3, r2
   83384:	bf08      	it	eq
   83386:	f020 0001 	biceq.w	r0, r0, #1
   8338a:	4770      	bx	lr
   8338c:	f102 0220 	add.w	r2, r2, #32
   83390:	fa01 fc02 	lsl.w	ip, r1, r2
   83394:	f1c2 0220 	rsb	r2, r2, #32
   83398:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   8339c:	fa21 f202 	lsr.w	r2, r1, r2
   833a0:	eb43 0002 	adc.w	r0, r3, r2
   833a4:	bf08      	it	eq
   833a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   833aa:	4770      	bx	lr

000833ac <__aeabi_fmul>:
   833ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
   833b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   833b4:	bf1e      	ittt	ne
   833b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   833ba:	ea92 0f0c 	teqne	r2, ip
   833be:	ea93 0f0c 	teqne	r3, ip
   833c2:	d06f      	beq.n	834a4 <__aeabi_fmul+0xf8>
   833c4:	441a      	add	r2, r3
   833c6:	ea80 0c01 	eor.w	ip, r0, r1
   833ca:	0240      	lsls	r0, r0, #9
   833cc:	bf18      	it	ne
   833ce:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   833d2:	d01e      	beq.n	83412 <__aeabi_fmul+0x66>
   833d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   833d8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   833dc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   833e0:	fba0 3101 	umull	r3, r1, r0, r1
   833e4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   833e8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   833ec:	bf3e      	ittt	cc
   833ee:	0049      	lslcc	r1, r1, #1
   833f0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   833f4:	005b      	lslcc	r3, r3, #1
   833f6:	ea40 0001 	orr.w	r0, r0, r1
   833fa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   833fe:	2afd      	cmp	r2, #253	; 0xfd
   83400:	d81d      	bhi.n	8343e <__aeabi_fmul+0x92>
   83402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   83406:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8340a:	bf08      	it	eq
   8340c:	f020 0001 	biceq.w	r0, r0, #1
   83410:	4770      	bx	lr
   83412:	f090 0f00 	teq	r0, #0
   83416:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8341a:	bf08      	it	eq
   8341c:	0249      	lsleq	r1, r1, #9
   8341e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   83422:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   83426:	3a7f      	subs	r2, #127	; 0x7f
   83428:	bfc2      	ittt	gt
   8342a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8342e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   83432:	4770      	bxgt	lr
   83434:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83438:	f04f 0300 	mov.w	r3, #0
   8343c:	3a01      	subs	r2, #1
   8343e:	dc5d      	bgt.n	834fc <__aeabi_fmul+0x150>
   83440:	f112 0f19 	cmn.w	r2, #25
   83444:	bfdc      	itt	le
   83446:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8344a:	4770      	bxle	lr
   8344c:	f1c2 0200 	rsb	r2, r2, #0
   83450:	0041      	lsls	r1, r0, #1
   83452:	fa21 f102 	lsr.w	r1, r1, r2
   83456:	f1c2 0220 	rsb	r2, r2, #32
   8345a:	fa00 fc02 	lsl.w	ip, r0, r2
   8345e:	ea5f 0031 	movs.w	r0, r1, rrx
   83462:	f140 0000 	adc.w	r0, r0, #0
   83466:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8346a:	bf08      	it	eq
   8346c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   83470:	4770      	bx	lr
   83472:	f092 0f00 	teq	r2, #0
   83476:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8347a:	bf02      	ittt	eq
   8347c:	0040      	lsleq	r0, r0, #1
   8347e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   83482:	3a01      	subeq	r2, #1
   83484:	d0f9      	beq.n	8347a <__aeabi_fmul+0xce>
   83486:	ea40 000c 	orr.w	r0, r0, ip
   8348a:	f093 0f00 	teq	r3, #0
   8348e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   83492:	bf02      	ittt	eq
   83494:	0049      	lsleq	r1, r1, #1
   83496:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8349a:	3b01      	subeq	r3, #1
   8349c:	d0f9      	beq.n	83492 <__aeabi_fmul+0xe6>
   8349e:	ea41 010c 	orr.w	r1, r1, ip
   834a2:	e78f      	b.n	833c4 <__aeabi_fmul+0x18>
   834a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   834a8:	ea92 0f0c 	teq	r2, ip
   834ac:	bf18      	it	ne
   834ae:	ea93 0f0c 	teqne	r3, ip
   834b2:	d00a      	beq.n	834ca <__aeabi_fmul+0x11e>
   834b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   834b8:	bf18      	it	ne
   834ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   834be:	d1d8      	bne.n	83472 <__aeabi_fmul+0xc6>
   834c0:	ea80 0001 	eor.w	r0, r0, r1
   834c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   834c8:	4770      	bx	lr
   834ca:	f090 0f00 	teq	r0, #0
   834ce:	bf17      	itett	ne
   834d0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   834d4:	4608      	moveq	r0, r1
   834d6:	f091 0f00 	teqne	r1, #0
   834da:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   834de:	d014      	beq.n	8350a <__aeabi_fmul+0x15e>
   834e0:	ea92 0f0c 	teq	r2, ip
   834e4:	d101      	bne.n	834ea <__aeabi_fmul+0x13e>
   834e6:	0242      	lsls	r2, r0, #9
   834e8:	d10f      	bne.n	8350a <__aeabi_fmul+0x15e>
   834ea:	ea93 0f0c 	teq	r3, ip
   834ee:	d103      	bne.n	834f8 <__aeabi_fmul+0x14c>
   834f0:	024b      	lsls	r3, r1, #9
   834f2:	bf18      	it	ne
   834f4:	4608      	movne	r0, r1
   834f6:	d108      	bne.n	8350a <__aeabi_fmul+0x15e>
   834f8:	ea80 0001 	eor.w	r0, r0, r1
   834fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   83500:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   83504:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83508:	4770      	bx	lr
   8350a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8350e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   83512:	4770      	bx	lr

00083514 <__aeabi_fdiv>:
   83514:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83518:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   8351c:	bf1e      	ittt	ne
   8351e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   83522:	ea92 0f0c 	teqne	r2, ip
   83526:	ea93 0f0c 	teqne	r3, ip
   8352a:	d069      	beq.n	83600 <__aeabi_fdiv+0xec>
   8352c:	eba2 0203 	sub.w	r2, r2, r3
   83530:	ea80 0c01 	eor.w	ip, r0, r1
   83534:	0249      	lsls	r1, r1, #9
   83536:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8353a:	d037      	beq.n	835ac <__aeabi_fdiv+0x98>
   8353c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   83540:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   83544:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   83548:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8354c:	428b      	cmp	r3, r1
   8354e:	bf38      	it	cc
   83550:	005b      	lslcc	r3, r3, #1
   83552:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   83556:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8355a:	428b      	cmp	r3, r1
   8355c:	bf24      	itt	cs
   8355e:	1a5b      	subcs	r3, r3, r1
   83560:	ea40 000c 	orrcs.w	r0, r0, ip
   83564:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   83568:	bf24      	itt	cs
   8356a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   8356e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83572:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   83576:	bf24      	itt	cs
   83578:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   8357c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83580:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   83584:	bf24      	itt	cs
   83586:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   8358a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8358e:	011b      	lsls	r3, r3, #4
   83590:	bf18      	it	ne
   83592:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   83596:	d1e0      	bne.n	8355a <__aeabi_fdiv+0x46>
   83598:	2afd      	cmp	r2, #253	; 0xfd
   8359a:	f63f af50 	bhi.w	8343e <__aeabi_fmul+0x92>
   8359e:	428b      	cmp	r3, r1
   835a0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   835a4:	bf08      	it	eq
   835a6:	f020 0001 	biceq.w	r0, r0, #1
   835aa:	4770      	bx	lr
   835ac:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   835b0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   835b4:	327f      	adds	r2, #127	; 0x7f
   835b6:	bfc2      	ittt	gt
   835b8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   835bc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   835c0:	4770      	bxgt	lr
   835c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   835c6:	f04f 0300 	mov.w	r3, #0
   835ca:	3a01      	subs	r2, #1
   835cc:	e737      	b.n	8343e <__aeabi_fmul+0x92>
   835ce:	f092 0f00 	teq	r2, #0
   835d2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   835d6:	bf02      	ittt	eq
   835d8:	0040      	lsleq	r0, r0, #1
   835da:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   835de:	3a01      	subeq	r2, #1
   835e0:	d0f9      	beq.n	835d6 <__aeabi_fdiv+0xc2>
   835e2:	ea40 000c 	orr.w	r0, r0, ip
   835e6:	f093 0f00 	teq	r3, #0
   835ea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   835ee:	bf02      	ittt	eq
   835f0:	0049      	lsleq	r1, r1, #1
   835f2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   835f6:	3b01      	subeq	r3, #1
   835f8:	d0f9      	beq.n	835ee <__aeabi_fdiv+0xda>
   835fa:	ea41 010c 	orr.w	r1, r1, ip
   835fe:	e795      	b.n	8352c <__aeabi_fdiv+0x18>
   83600:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   83604:	ea92 0f0c 	teq	r2, ip
   83608:	d108      	bne.n	8361c <__aeabi_fdiv+0x108>
   8360a:	0242      	lsls	r2, r0, #9
   8360c:	f47f af7d 	bne.w	8350a <__aeabi_fmul+0x15e>
   83610:	ea93 0f0c 	teq	r3, ip
   83614:	f47f af70 	bne.w	834f8 <__aeabi_fmul+0x14c>
   83618:	4608      	mov	r0, r1
   8361a:	e776      	b.n	8350a <__aeabi_fmul+0x15e>
   8361c:	ea93 0f0c 	teq	r3, ip
   83620:	d104      	bne.n	8362c <__aeabi_fdiv+0x118>
   83622:	024b      	lsls	r3, r1, #9
   83624:	f43f af4c 	beq.w	834c0 <__aeabi_fmul+0x114>
   83628:	4608      	mov	r0, r1
   8362a:	e76e      	b.n	8350a <__aeabi_fmul+0x15e>
   8362c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   83630:	bf18      	it	ne
   83632:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   83636:	d1ca      	bne.n	835ce <__aeabi_fdiv+0xba>
   83638:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   8363c:	f47f af5c 	bne.w	834f8 <__aeabi_fmul+0x14c>
   83640:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   83644:	f47f af3c 	bne.w	834c0 <__aeabi_fmul+0x114>
   83648:	e75f      	b.n	8350a <__aeabi_fmul+0x15e>
   8364a:	bf00      	nop

0008364c <__gesf2>:
   8364c:	f04f 3cff 	mov.w	ip, #4294967295
   83650:	e006      	b.n	83660 <__cmpsf2+0x4>
   83652:	bf00      	nop

00083654 <__lesf2>:
   83654:	f04f 0c01 	mov.w	ip, #1
   83658:	e002      	b.n	83660 <__cmpsf2+0x4>
   8365a:	bf00      	nop

0008365c <__cmpsf2>:
   8365c:	f04f 0c01 	mov.w	ip, #1
   83660:	f84d cd04 	str.w	ip, [sp, #-4]!
   83664:	ea4f 0240 	mov.w	r2, r0, lsl #1
   83668:	ea4f 0341 	mov.w	r3, r1, lsl #1
   8366c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83670:	bf18      	it	ne
   83672:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83676:	d011      	beq.n	8369c <__cmpsf2+0x40>
   83678:	b001      	add	sp, #4
   8367a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   8367e:	bf18      	it	ne
   83680:	ea90 0f01 	teqne	r0, r1
   83684:	bf58      	it	pl
   83686:	ebb2 0003 	subspl.w	r0, r2, r3
   8368a:	bf88      	it	hi
   8368c:	17c8      	asrhi	r0, r1, #31
   8368e:	bf38      	it	cc
   83690:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   83694:	bf18      	it	ne
   83696:	f040 0001 	orrne.w	r0, r0, #1
   8369a:	4770      	bx	lr
   8369c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   836a0:	d102      	bne.n	836a8 <__cmpsf2+0x4c>
   836a2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   836a6:	d105      	bne.n	836b4 <__cmpsf2+0x58>
   836a8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   836ac:	d1e4      	bne.n	83678 <__cmpsf2+0x1c>
   836ae:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   836b2:	d0e1      	beq.n	83678 <__cmpsf2+0x1c>
   836b4:	f85d 0b04 	ldr.w	r0, [sp], #4
   836b8:	4770      	bx	lr
   836ba:	bf00      	nop

000836bc <__aeabi_cfrcmple>:
   836bc:	4684      	mov	ip, r0
   836be:	4608      	mov	r0, r1
   836c0:	4661      	mov	r1, ip
   836c2:	e7ff      	b.n	836c4 <__aeabi_cfcmpeq>

000836c4 <__aeabi_cfcmpeq>:
   836c4:	b50f      	push	{r0, r1, r2, r3, lr}
   836c6:	f7ff ffc9 	bl	8365c <__cmpsf2>
   836ca:	2800      	cmp	r0, #0
   836cc:	bf48      	it	mi
   836ce:	f110 0f00 	cmnmi.w	r0, #0
   836d2:	bd0f      	pop	{r0, r1, r2, r3, pc}

000836d4 <__aeabi_fcmpeq>:
   836d4:	f84d ed08 	str.w	lr, [sp, #-8]!
   836d8:	f7ff fff4 	bl	836c4 <__aeabi_cfcmpeq>
   836dc:	bf0c      	ite	eq
   836de:	2001      	moveq	r0, #1
   836e0:	2000      	movne	r0, #0
   836e2:	f85d fb08 	ldr.w	pc, [sp], #8
   836e6:	bf00      	nop

000836e8 <__aeabi_fcmplt>:
   836e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   836ec:	f7ff ffea 	bl	836c4 <__aeabi_cfcmpeq>
   836f0:	bf34      	ite	cc
   836f2:	2001      	movcc	r0, #1
   836f4:	2000      	movcs	r0, #0
   836f6:	f85d fb08 	ldr.w	pc, [sp], #8
   836fa:	bf00      	nop

000836fc <__aeabi_fcmple>:
   836fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   83700:	f7ff ffe0 	bl	836c4 <__aeabi_cfcmpeq>
   83704:	bf94      	ite	ls
   83706:	2001      	movls	r0, #1
   83708:	2000      	movhi	r0, #0
   8370a:	f85d fb08 	ldr.w	pc, [sp], #8
   8370e:	bf00      	nop

00083710 <__aeabi_fcmpge>:
   83710:	f84d ed08 	str.w	lr, [sp, #-8]!
   83714:	f7ff ffd2 	bl	836bc <__aeabi_cfrcmple>
   83718:	bf94      	ite	ls
   8371a:	2001      	movls	r0, #1
   8371c:	2000      	movhi	r0, #0
   8371e:	f85d fb08 	ldr.w	pc, [sp], #8
   83722:	bf00      	nop

00083724 <__aeabi_fcmpgt>:
   83724:	f84d ed08 	str.w	lr, [sp, #-8]!
   83728:	f7ff ffc8 	bl	836bc <__aeabi_cfrcmple>
   8372c:	bf34      	ite	cc
   8372e:	2001      	movcc	r0, #1
   83730:	2000      	movcs	r0, #0
   83732:	f85d fb08 	ldr.w	pc, [sp], #8
   83736:	bf00      	nop

00083738 <__aeabi_f2iz>:
   83738:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8373c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   83740:	d30f      	bcc.n	83762 <__aeabi_f2iz+0x2a>
   83742:	f04f 039e 	mov.w	r3, #158	; 0x9e
   83746:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8374a:	d90d      	bls.n	83768 <__aeabi_f2iz+0x30>
   8374c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83750:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83754:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83758:	fa23 f002 	lsr.w	r0, r3, r2
   8375c:	bf18      	it	ne
   8375e:	4240      	negne	r0, r0
   83760:	4770      	bx	lr
   83762:	f04f 0000 	mov.w	r0, #0
   83766:	4770      	bx	lr
   83768:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8376c:	d101      	bne.n	83772 <__aeabi_f2iz+0x3a>
   8376e:	0242      	lsls	r2, r0, #9
   83770:	d105      	bne.n	8377e <__aeabi_f2iz+0x46>
   83772:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   83776:	bf08      	it	eq
   83778:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8377c:	4770      	bx	lr
   8377e:	f04f 0000 	mov.w	r0, #0
   83782:	4770      	bx	lr

00083784 <__libc_init_array>:
   83784:	b570      	push	{r4, r5, r6, lr}
   83786:	4e0f      	ldr	r6, [pc, #60]	; (837c4 <__libc_init_array+0x40>)
   83788:	4d0f      	ldr	r5, [pc, #60]	; (837c8 <__libc_init_array+0x44>)
   8378a:	1b76      	subs	r6, r6, r5
   8378c:	10b6      	asrs	r6, r6, #2
   8378e:	bf18      	it	ne
   83790:	2400      	movne	r4, #0
   83792:	d005      	beq.n	837a0 <__libc_init_array+0x1c>
   83794:	3401      	adds	r4, #1
   83796:	f855 3b04 	ldr.w	r3, [r5], #4
   8379a:	4798      	blx	r3
   8379c:	42a6      	cmp	r6, r4
   8379e:	d1f9      	bne.n	83794 <__libc_init_array+0x10>
   837a0:	4e0a      	ldr	r6, [pc, #40]	; (837cc <__libc_init_array+0x48>)
   837a2:	4d0b      	ldr	r5, [pc, #44]	; (837d0 <__libc_init_array+0x4c>)
   837a4:	f004 fc60 	bl	88068 <_init>
   837a8:	1b76      	subs	r6, r6, r5
   837aa:	10b6      	asrs	r6, r6, #2
   837ac:	bf18      	it	ne
   837ae:	2400      	movne	r4, #0
   837b0:	d006      	beq.n	837c0 <__libc_init_array+0x3c>
   837b2:	3401      	adds	r4, #1
   837b4:	f855 3b04 	ldr.w	r3, [r5], #4
   837b8:	4798      	blx	r3
   837ba:	42a6      	cmp	r6, r4
   837bc:	d1f9      	bne.n	837b2 <__libc_init_array+0x2e>
   837be:	bd70      	pop	{r4, r5, r6, pc}
   837c0:	bd70      	pop	{r4, r5, r6, pc}
   837c2:	bf00      	nop
   837c4:	00088074 	.word	0x00088074
   837c8:	00088074 	.word	0x00088074
   837cc:	0008807c 	.word	0x0008807c
   837d0:	00088074 	.word	0x00088074

000837d4 <memset>:
   837d4:	b470      	push	{r4, r5, r6}
   837d6:	0786      	lsls	r6, r0, #30
   837d8:	d046      	beq.n	83868 <memset+0x94>
   837da:	1e54      	subs	r4, r2, #1
   837dc:	2a00      	cmp	r2, #0
   837de:	d041      	beq.n	83864 <memset+0x90>
   837e0:	b2ca      	uxtb	r2, r1
   837e2:	4603      	mov	r3, r0
   837e4:	e002      	b.n	837ec <memset+0x18>
   837e6:	f114 34ff 	adds.w	r4, r4, #4294967295
   837ea:	d33b      	bcc.n	83864 <memset+0x90>
   837ec:	f803 2b01 	strb.w	r2, [r3], #1
   837f0:	079d      	lsls	r5, r3, #30
   837f2:	d1f8      	bne.n	837e6 <memset+0x12>
   837f4:	2c03      	cmp	r4, #3
   837f6:	d92e      	bls.n	83856 <memset+0x82>
   837f8:	b2cd      	uxtb	r5, r1
   837fa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   837fe:	2c0f      	cmp	r4, #15
   83800:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83804:	d919      	bls.n	8383a <memset+0x66>
   83806:	4626      	mov	r6, r4
   83808:	f103 0210 	add.w	r2, r3, #16
   8380c:	3e10      	subs	r6, #16
   8380e:	2e0f      	cmp	r6, #15
   83810:	f842 5c10 	str.w	r5, [r2, #-16]
   83814:	f842 5c0c 	str.w	r5, [r2, #-12]
   83818:	f842 5c08 	str.w	r5, [r2, #-8]
   8381c:	f842 5c04 	str.w	r5, [r2, #-4]
   83820:	f102 0210 	add.w	r2, r2, #16
   83824:	d8f2      	bhi.n	8380c <memset+0x38>
   83826:	f1a4 0210 	sub.w	r2, r4, #16
   8382a:	f022 020f 	bic.w	r2, r2, #15
   8382e:	f004 040f 	and.w	r4, r4, #15
   83832:	3210      	adds	r2, #16
   83834:	2c03      	cmp	r4, #3
   83836:	4413      	add	r3, r2
   83838:	d90d      	bls.n	83856 <memset+0x82>
   8383a:	461e      	mov	r6, r3
   8383c:	4622      	mov	r2, r4
   8383e:	3a04      	subs	r2, #4
   83840:	2a03      	cmp	r2, #3
   83842:	f846 5b04 	str.w	r5, [r6], #4
   83846:	d8fa      	bhi.n	8383e <memset+0x6a>
   83848:	1f22      	subs	r2, r4, #4
   8384a:	f022 0203 	bic.w	r2, r2, #3
   8384e:	3204      	adds	r2, #4
   83850:	4413      	add	r3, r2
   83852:	f004 0403 	and.w	r4, r4, #3
   83856:	b12c      	cbz	r4, 83864 <memset+0x90>
   83858:	b2c9      	uxtb	r1, r1
   8385a:	441c      	add	r4, r3
   8385c:	f803 1b01 	strb.w	r1, [r3], #1
   83860:	429c      	cmp	r4, r3
   83862:	d1fb      	bne.n	8385c <memset+0x88>
   83864:	bc70      	pop	{r4, r5, r6}
   83866:	4770      	bx	lr
   83868:	4614      	mov	r4, r2
   8386a:	4603      	mov	r3, r0
   8386c:	e7c2      	b.n	837f4 <memset+0x20>
   8386e:	bf00      	nop

00083870 <sprintf>:
   83870:	b40e      	push	{r1, r2, r3}
   83872:	4601      	mov	r1, r0
   83874:	b5f0      	push	{r4, r5, r6, r7, lr}
   83876:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   8387a:	f44f 7702 	mov.w	r7, #520	; 0x208
   8387e:	f64f 76ff 	movw	r6, #65535	; 0xffff
   83882:	b09c      	sub	sp, #112	; 0x70
   83884:	ac21      	add	r4, sp, #132	; 0x84
   83886:	f854 2b04 	ldr.w	r2, [r4], #4
   8388a:	4b0b      	ldr	r3, [pc, #44]	; (838b8 <sprintf+0x48>)
   8388c:	9102      	str	r1, [sp, #8]
   8388e:	9106      	str	r1, [sp, #24]
   83890:	6818      	ldr	r0, [r3, #0]
   83892:	a902      	add	r1, sp, #8
   83894:	4623      	mov	r3, r4
   83896:	9401      	str	r4, [sp, #4]
   83898:	f8ad 7014 	strh.w	r7, [sp, #20]
   8389c:	9504      	str	r5, [sp, #16]
   8389e:	9507      	str	r5, [sp, #28]
   838a0:	f8ad 6016 	strh.w	r6, [sp, #22]
   838a4:	f000 f838 	bl	83918 <_svfprintf_r>
   838a8:	2200      	movs	r2, #0
   838aa:	9b02      	ldr	r3, [sp, #8]
   838ac:	701a      	strb	r2, [r3, #0]
   838ae:	b01c      	add	sp, #112	; 0x70
   838b0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   838b4:	b003      	add	sp, #12
   838b6:	4770      	bx	lr
   838b8:	200701a0 	.word	0x200701a0

000838bc <strlen>:
   838bc:	f020 0103 	bic.w	r1, r0, #3
   838c0:	f010 0003 	ands.w	r0, r0, #3
   838c4:	f1c0 0000 	rsb	r0, r0, #0
   838c8:	f851 3b04 	ldr.w	r3, [r1], #4
   838cc:	f100 0c04 	add.w	ip, r0, #4
   838d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   838d4:	f06f 0200 	mvn.w	r2, #0
   838d8:	bf1c      	itt	ne
   838da:	fa22 f20c 	lsrne.w	r2, r2, ip
   838de:	4313      	orrne	r3, r2
   838e0:	f04f 0c01 	mov.w	ip, #1
   838e4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   838e8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   838ec:	eba3 020c 	sub.w	r2, r3, ip
   838f0:	ea22 0203 	bic.w	r2, r2, r3
   838f4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   838f8:	bf04      	itt	eq
   838fa:	f851 3b04 	ldreq.w	r3, [r1], #4
   838fe:	3004      	addeq	r0, #4
   83900:	d0f4      	beq.n	838ec <strlen+0x30>
   83902:	f1c2 0100 	rsb	r1, r2, #0
   83906:	ea02 0201 	and.w	r2, r2, r1
   8390a:	fab2 f282 	clz	r2, r2
   8390e:	f1c2 021f 	rsb	r2, r2, #31
   83912:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   83916:	4770      	bx	lr

00083918 <_svfprintf_r>:
   83918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8391c:	b0c3      	sub	sp, #268	; 0x10c
   8391e:	460c      	mov	r4, r1
   83920:	910b      	str	r1, [sp, #44]	; 0x2c
   83922:	4692      	mov	sl, r2
   83924:	930f      	str	r3, [sp, #60]	; 0x3c
   83926:	900c      	str	r0, [sp, #48]	; 0x30
   83928:	f002 fa56 	bl	85dd8 <_localeconv_r>
   8392c:	6803      	ldr	r3, [r0, #0]
   8392e:	4618      	mov	r0, r3
   83930:	931a      	str	r3, [sp, #104]	; 0x68
   83932:	f7ff ffc3 	bl	838bc <strlen>
   83936:	89a3      	ldrh	r3, [r4, #12]
   83938:	9019      	str	r0, [sp, #100]	; 0x64
   8393a:	0619      	lsls	r1, r3, #24
   8393c:	d503      	bpl.n	83946 <_svfprintf_r+0x2e>
   8393e:	6923      	ldr	r3, [r4, #16]
   83940:	2b00      	cmp	r3, #0
   83942:	f001 8035 	beq.w	849b0 <_svfprintf_r+0x1098>
   83946:	2300      	movs	r3, #0
   83948:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   8394c:	46c8      	mov	r8, r9
   8394e:	9315      	str	r3, [sp, #84]	; 0x54
   83950:	9313      	str	r3, [sp, #76]	; 0x4c
   83952:	9314      	str	r3, [sp, #80]	; 0x50
   83954:	9318      	str	r3, [sp, #96]	; 0x60
   83956:	931b      	str	r3, [sp, #108]	; 0x6c
   83958:	9309      	str	r3, [sp, #36]	; 0x24
   8395a:	9316      	str	r3, [sp, #88]	; 0x58
   8395c:	9317      	str	r3, [sp, #92]	; 0x5c
   8395e:	9327      	str	r3, [sp, #156]	; 0x9c
   83960:	9326      	str	r3, [sp, #152]	; 0x98
   83962:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   83966:	f89a 3000 	ldrb.w	r3, [sl]
   8396a:	4654      	mov	r4, sl
   8396c:	b1eb      	cbz	r3, 839aa <_svfprintf_r+0x92>
   8396e:	2b25      	cmp	r3, #37	; 0x25
   83970:	d102      	bne.n	83978 <_svfprintf_r+0x60>
   83972:	e01a      	b.n	839aa <_svfprintf_r+0x92>
   83974:	2b25      	cmp	r3, #37	; 0x25
   83976:	d003      	beq.n	83980 <_svfprintf_r+0x68>
   83978:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   8397c:	2b00      	cmp	r3, #0
   8397e:	d1f9      	bne.n	83974 <_svfprintf_r+0x5c>
   83980:	eba4 050a 	sub.w	r5, r4, sl
   83984:	b18d      	cbz	r5, 839aa <_svfprintf_r+0x92>
   83986:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83988:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8398a:	3301      	adds	r3, #1
   8398c:	442a      	add	r2, r5
   8398e:	2b07      	cmp	r3, #7
   83990:	f8c8 a000 	str.w	sl, [r8]
   83994:	f8c8 5004 	str.w	r5, [r8, #4]
   83998:	9227      	str	r2, [sp, #156]	; 0x9c
   8399a:	9326      	str	r3, [sp, #152]	; 0x98
   8399c:	f300 808a 	bgt.w	83ab4 <_svfprintf_r+0x19c>
   839a0:	f108 0808 	add.w	r8, r8, #8
   839a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   839a6:	442b      	add	r3, r5
   839a8:	9309      	str	r3, [sp, #36]	; 0x24
   839aa:	7823      	ldrb	r3, [r4, #0]
   839ac:	2b00      	cmp	r3, #0
   839ae:	f000 8089 	beq.w	83ac4 <_svfprintf_r+0x1ac>
   839b2:	2300      	movs	r3, #0
   839b4:	f04f 30ff 	mov.w	r0, #4294967295
   839b8:	461a      	mov	r2, r3
   839ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   839be:	4619      	mov	r1, r3
   839c0:	930d      	str	r3, [sp, #52]	; 0x34
   839c2:	469b      	mov	fp, r3
   839c4:	7863      	ldrb	r3, [r4, #1]
   839c6:	f104 0a01 	add.w	sl, r4, #1
   839ca:	900a      	str	r0, [sp, #40]	; 0x28
   839cc:	f10a 0a01 	add.w	sl, sl, #1
   839d0:	f1a3 0020 	sub.w	r0, r3, #32
   839d4:	2858      	cmp	r0, #88	; 0x58
   839d6:	f200 83b7 	bhi.w	84148 <_svfprintf_r+0x830>
   839da:	e8df f010 	tbh	[pc, r0, lsl #1]
   839de:	034c      	.short	0x034c
   839e0:	03b503b5 	.word	0x03b503b5
   839e4:	03b50354 	.word	0x03b50354
   839e8:	03b503b5 	.word	0x03b503b5
   839ec:	03b503b5 	.word	0x03b503b5
   839f0:	005903b5 	.word	0x005903b5
   839f4:	03b50359 	.word	0x03b50359
   839f8:	02140066 	.word	0x02140066
   839fc:	022f03b5 	.word	0x022f03b5
   83a00:	03a503a5 	.word	0x03a503a5
   83a04:	03a503a5 	.word	0x03a503a5
   83a08:	03a503a5 	.word	0x03a503a5
   83a0c:	03a503a5 	.word	0x03a503a5
   83a10:	03b503a5 	.word	0x03b503a5
   83a14:	03b503b5 	.word	0x03b503b5
   83a18:	03b503b5 	.word	0x03b503b5
   83a1c:	03b503b5 	.word	0x03b503b5
   83a20:	03b503b5 	.word	0x03b503b5
   83a24:	028b03b5 	.word	0x028b03b5
   83a28:	03b502d3 	.word	0x03b502d3
   83a2c:	03b502d3 	.word	0x03b502d3
   83a30:	03b503b5 	.word	0x03b503b5
   83a34:	031b03b5 	.word	0x031b03b5
   83a38:	03b503b5 	.word	0x03b503b5
   83a3c:	03b50320 	.word	0x03b50320
   83a40:	03b503b5 	.word	0x03b503b5
   83a44:	03b503b5 	.word	0x03b503b5
   83a48:	03b50234 	.word	0x03b50234
   83a4c:	024b03b5 	.word	0x024b03b5
   83a50:	03b503b5 	.word	0x03b503b5
   83a54:	03b503b5 	.word	0x03b503b5
   83a58:	03b503b5 	.word	0x03b503b5
   83a5c:	03b503b5 	.word	0x03b503b5
   83a60:	03b503b5 	.word	0x03b503b5
   83a64:	039e0276 	.word	0x039e0276
   83a68:	02d302d3 	.word	0x02d302d3
   83a6c:	036302d3 	.word	0x036302d3
   83a70:	03b5039e 	.word	0x03b5039e
   83a74:	036803b5 	.word	0x036803b5
   83a78:	037503b5 	.word	0x037503b5
   83a7c:	038c01dd 	.word	0x038c01dd
   83a80:	03b5035e 	.word	0x03b5035e
   83a84:	03b501f2 	.word	0x03b501f2
   83a88:	03b50087 	.word	0x03b50087
   83a8c:	033203b5 	.word	0x033203b5
   83a90:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83a92:	6823      	ldr	r3, [r4, #0]
   83a94:	4618      	mov	r0, r3
   83a96:	930d      	str	r3, [sp, #52]	; 0x34
   83a98:	4623      	mov	r3, r4
   83a9a:	2800      	cmp	r0, #0
   83a9c:	f103 0304 	add.w	r3, r3, #4
   83aa0:	930f      	str	r3, [sp, #60]	; 0x3c
   83aa2:	da04      	bge.n	83aae <_svfprintf_r+0x196>
   83aa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83aa6:	425b      	negs	r3, r3
   83aa8:	930d      	str	r3, [sp, #52]	; 0x34
   83aaa:	f04b 0b04 	orr.w	fp, fp, #4
   83aae:	f89a 3000 	ldrb.w	r3, [sl]
   83ab2:	e78b      	b.n	839cc <_svfprintf_r+0xb4>
   83ab4:	aa25      	add	r2, sp, #148	; 0x94
   83ab6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83ab8:	980c      	ldr	r0, [sp, #48]	; 0x30
   83aba:	f003 f817 	bl	86aec <__ssprint_r>
   83abe:	b940      	cbnz	r0, 83ad2 <_svfprintf_r+0x1ba>
   83ac0:	46c8      	mov	r8, r9
   83ac2:	e76f      	b.n	839a4 <_svfprintf_r+0x8c>
   83ac4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   83ac6:	b123      	cbz	r3, 83ad2 <_svfprintf_r+0x1ba>
   83ac8:	980c      	ldr	r0, [sp, #48]	; 0x30
   83aca:	aa25      	add	r2, sp, #148	; 0x94
   83acc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83ace:	f003 f80d 	bl	86aec <__ssprint_r>
   83ad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   83ad4:	899b      	ldrh	r3, [r3, #12]
   83ad6:	f013 0f40 	tst.w	r3, #64	; 0x40
   83ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83adc:	bf18      	it	ne
   83ade:	f04f 33ff 	movne.w	r3, #4294967295
   83ae2:	9309      	str	r3, [sp, #36]	; 0x24
   83ae4:	9809      	ldr	r0, [sp, #36]	; 0x24
   83ae6:	b043      	add	sp, #268	; 0x10c
   83ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83aec:	f01b 0f20 	tst.w	fp, #32
   83af0:	9311      	str	r3, [sp, #68]	; 0x44
   83af2:	f040 81af 	bne.w	83e54 <_svfprintf_r+0x53c>
   83af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83af8:	f01b 0f10 	tst.w	fp, #16
   83afc:	4613      	mov	r3, r2
   83afe:	f040 859a 	bne.w	84636 <_svfprintf_r+0xd1e>
   83b02:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83b06:	f000 8596 	beq.w	84636 <_svfprintf_r+0xd1e>
   83b0a:	2500      	movs	r5, #0
   83b0c:	2301      	movs	r3, #1
   83b0e:	8814      	ldrh	r4, [r2, #0]
   83b10:	3204      	adds	r2, #4
   83b12:	920f      	str	r2, [sp, #60]	; 0x3c
   83b14:	2200      	movs	r2, #0
   83b16:	4617      	mov	r7, r2
   83b18:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   83b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
   83b1e:	1c4a      	adds	r2, r1, #1
   83b20:	f000 8210 	beq.w	83f44 <_svfprintf_r+0x62c>
   83b24:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   83b28:	9207      	str	r2, [sp, #28]
   83b2a:	ea54 0205 	orrs.w	r2, r4, r5
   83b2e:	f040 820f 	bne.w	83f50 <_svfprintf_r+0x638>
   83b32:	2900      	cmp	r1, #0
   83b34:	f040 8431 	bne.w	8439a <_svfprintf_r+0xa82>
   83b38:	2b00      	cmp	r3, #0
   83b3a:	f040 8539 	bne.w	845b0 <_svfprintf_r+0xc98>
   83b3e:	f01b 0301 	ands.w	r3, fp, #1
   83b42:	930e      	str	r3, [sp, #56]	; 0x38
   83b44:	f000 8662 	beq.w	8480c <_svfprintf_r+0xef4>
   83b48:	2330      	movs	r3, #48	; 0x30
   83b4a:	ae42      	add	r6, sp, #264	; 0x108
   83b4c:	f806 3d41 	strb.w	r3, [r6, #-65]!
   83b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83b52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   83b54:	4293      	cmp	r3, r2
   83b56:	bfb8      	it	lt
   83b58:	4613      	movlt	r3, r2
   83b5a:	9308      	str	r3, [sp, #32]
   83b5c:	2300      	movs	r3, #0
   83b5e:	9312      	str	r3, [sp, #72]	; 0x48
   83b60:	b117      	cbz	r7, 83b68 <_svfprintf_r+0x250>
   83b62:	9b08      	ldr	r3, [sp, #32]
   83b64:	3301      	adds	r3, #1
   83b66:	9308      	str	r3, [sp, #32]
   83b68:	9b07      	ldr	r3, [sp, #28]
   83b6a:	f013 0302 	ands.w	r3, r3, #2
   83b6e:	9310      	str	r3, [sp, #64]	; 0x40
   83b70:	d002      	beq.n	83b78 <_svfprintf_r+0x260>
   83b72:	9b08      	ldr	r3, [sp, #32]
   83b74:	3302      	adds	r3, #2
   83b76:	9308      	str	r3, [sp, #32]
   83b78:	9b07      	ldr	r3, [sp, #28]
   83b7a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   83b7e:	f040 8310 	bne.w	841a2 <_svfprintf_r+0x88a>
   83b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83b84:	9a08      	ldr	r2, [sp, #32]
   83b86:	eba3 0b02 	sub.w	fp, r3, r2
   83b8a:	f1bb 0f00 	cmp.w	fp, #0
   83b8e:	f340 8308 	ble.w	841a2 <_svfprintf_r+0x88a>
   83b92:	f1bb 0f10 	cmp.w	fp, #16
   83b96:	f340 87b2 	ble.w	84afe <_svfprintf_r+0x11e6>
   83b9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83b9c:	4643      	mov	r3, r8
   83b9e:	4621      	mov	r1, r4
   83ba0:	46a8      	mov	r8, r5
   83ba2:	2710      	movs	r7, #16
   83ba4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83ba6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83ba8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83baa:	e006      	b.n	83bba <_svfprintf_r+0x2a2>
   83bac:	f1ab 0b10 	sub.w	fp, fp, #16
   83bb0:	f1bb 0f10 	cmp.w	fp, #16
   83bb4:	f103 0308 	add.w	r3, r3, #8
   83bb8:	dd18      	ble.n	83bec <_svfprintf_r+0x2d4>
   83bba:	3201      	adds	r2, #1
   83bbc:	48ab      	ldr	r0, [pc, #684]	; (83e6c <_svfprintf_r+0x554>)
   83bbe:	3110      	adds	r1, #16
   83bc0:	2a07      	cmp	r2, #7
   83bc2:	9127      	str	r1, [sp, #156]	; 0x9c
   83bc4:	9226      	str	r2, [sp, #152]	; 0x98
   83bc6:	e883 0081 	stmia.w	r3, {r0, r7}
   83bca:	ddef      	ble.n	83bac <_svfprintf_r+0x294>
   83bcc:	aa25      	add	r2, sp, #148	; 0x94
   83bce:	4629      	mov	r1, r5
   83bd0:	4620      	mov	r0, r4
   83bd2:	f002 ff8b 	bl	86aec <__ssprint_r>
   83bd6:	2800      	cmp	r0, #0
   83bd8:	f47f af7b 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   83bdc:	f1ab 0b10 	sub.w	fp, fp, #16
   83be0:	f1bb 0f10 	cmp.w	fp, #16
   83be4:	464b      	mov	r3, r9
   83be6:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83be8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83bea:	dce6      	bgt.n	83bba <_svfprintf_r+0x2a2>
   83bec:	4645      	mov	r5, r8
   83bee:	460c      	mov	r4, r1
   83bf0:	4698      	mov	r8, r3
   83bf2:	3201      	adds	r2, #1
   83bf4:	4b9d      	ldr	r3, [pc, #628]	; (83e6c <_svfprintf_r+0x554>)
   83bf6:	445c      	add	r4, fp
   83bf8:	2a07      	cmp	r2, #7
   83bfa:	9427      	str	r4, [sp, #156]	; 0x9c
   83bfc:	9226      	str	r2, [sp, #152]	; 0x98
   83bfe:	e888 0808 	stmia.w	r8, {r3, fp}
   83c02:	f300 82c3 	bgt.w	8418c <_svfprintf_r+0x874>
   83c06:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83c0a:	f108 0808 	add.w	r8, r8, #8
   83c0e:	b187      	cbz	r7, 83c32 <_svfprintf_r+0x31a>
   83c10:	2101      	movs	r1, #1
   83c12:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83c14:	440c      	add	r4, r1
   83c16:	440b      	add	r3, r1
   83c18:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   83c1c:	2b07      	cmp	r3, #7
   83c1e:	9427      	str	r4, [sp, #156]	; 0x9c
   83c20:	9326      	str	r3, [sp, #152]	; 0x98
   83c22:	f8c8 1004 	str.w	r1, [r8, #4]
   83c26:	f8c8 2000 	str.w	r2, [r8]
   83c2a:	f300 83cd 	bgt.w	843c8 <_svfprintf_r+0xab0>
   83c2e:	f108 0808 	add.w	r8, r8, #8
   83c32:	9b10      	ldr	r3, [sp, #64]	; 0x40
   83c34:	b17b      	cbz	r3, 83c56 <_svfprintf_r+0x33e>
   83c36:	2102      	movs	r1, #2
   83c38:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83c3a:	440c      	add	r4, r1
   83c3c:	3301      	adds	r3, #1
   83c3e:	aa1e      	add	r2, sp, #120	; 0x78
   83c40:	2b07      	cmp	r3, #7
   83c42:	9427      	str	r4, [sp, #156]	; 0x9c
   83c44:	9326      	str	r3, [sp, #152]	; 0x98
   83c46:	f8c8 1004 	str.w	r1, [r8, #4]
   83c4a:	f8c8 2000 	str.w	r2, [r8]
   83c4e:	f300 8411 	bgt.w	84474 <_svfprintf_r+0xb5c>
   83c52:	f108 0808 	add.w	r8, r8, #8
   83c56:	2d80      	cmp	r5, #128	; 0x80
   83c58:	f000 8304 	beq.w	84264 <_svfprintf_r+0x94c>
   83c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83c5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   83c60:	1a9f      	subs	r7, r3, r2
   83c62:	2f00      	cmp	r7, #0
   83c64:	dd37      	ble.n	83cd6 <_svfprintf_r+0x3be>
   83c66:	2f10      	cmp	r7, #16
   83c68:	f340 8679 	ble.w	8495e <_svfprintf_r+0x1046>
   83c6c:	4d80      	ldr	r5, [pc, #512]	; (83e70 <_svfprintf_r+0x558>)
   83c6e:	4642      	mov	r2, r8
   83c70:	4621      	mov	r1, r4
   83c72:	46b0      	mov	r8, r6
   83c74:	f04f 0b10 	mov.w	fp, #16
   83c78:	462e      	mov	r6, r5
   83c7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83c7c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83c7e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83c80:	e004      	b.n	83c8c <_svfprintf_r+0x374>
   83c82:	3f10      	subs	r7, #16
   83c84:	2f10      	cmp	r7, #16
   83c86:	f102 0208 	add.w	r2, r2, #8
   83c8a:	dd15      	ble.n	83cb8 <_svfprintf_r+0x3a0>
   83c8c:	3301      	adds	r3, #1
   83c8e:	3110      	adds	r1, #16
   83c90:	2b07      	cmp	r3, #7
   83c92:	9127      	str	r1, [sp, #156]	; 0x9c
   83c94:	9326      	str	r3, [sp, #152]	; 0x98
   83c96:	e882 0840 	stmia.w	r2, {r6, fp}
   83c9a:	ddf2      	ble.n	83c82 <_svfprintf_r+0x36a>
   83c9c:	aa25      	add	r2, sp, #148	; 0x94
   83c9e:	4629      	mov	r1, r5
   83ca0:	4620      	mov	r0, r4
   83ca2:	f002 ff23 	bl	86aec <__ssprint_r>
   83ca6:	2800      	cmp	r0, #0
   83ca8:	f47f af13 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   83cac:	3f10      	subs	r7, #16
   83cae:	2f10      	cmp	r7, #16
   83cb0:	464a      	mov	r2, r9
   83cb2:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83cb4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83cb6:	dce9      	bgt.n	83c8c <_svfprintf_r+0x374>
   83cb8:	4635      	mov	r5, r6
   83cba:	460c      	mov	r4, r1
   83cbc:	4646      	mov	r6, r8
   83cbe:	4690      	mov	r8, r2
   83cc0:	3301      	adds	r3, #1
   83cc2:	443c      	add	r4, r7
   83cc4:	2b07      	cmp	r3, #7
   83cc6:	9427      	str	r4, [sp, #156]	; 0x9c
   83cc8:	9326      	str	r3, [sp, #152]	; 0x98
   83cca:	e888 00a0 	stmia.w	r8, {r5, r7}
   83cce:	f300 8370 	bgt.w	843b2 <_svfprintf_r+0xa9a>
   83cd2:	f108 0808 	add.w	r8, r8, #8
   83cd6:	9b07      	ldr	r3, [sp, #28]
   83cd8:	05df      	lsls	r7, r3, #23
   83cda:	f100 8264 	bmi.w	841a6 <_svfprintf_r+0x88e>
   83cde:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83ce0:	990e      	ldr	r1, [sp, #56]	; 0x38
   83ce2:	3301      	adds	r3, #1
   83ce4:	440c      	add	r4, r1
   83ce6:	2b07      	cmp	r3, #7
   83ce8:	9427      	str	r4, [sp, #156]	; 0x9c
   83cea:	f8c8 6000 	str.w	r6, [r8]
   83cee:	f8c8 1004 	str.w	r1, [r8, #4]
   83cf2:	9326      	str	r3, [sp, #152]	; 0x98
   83cf4:	f300 83b3 	bgt.w	8445e <_svfprintf_r+0xb46>
   83cf8:	f108 0808 	add.w	r8, r8, #8
   83cfc:	9b07      	ldr	r3, [sp, #28]
   83cfe:	075b      	lsls	r3, r3, #29
   83d00:	d53b      	bpl.n	83d7a <_svfprintf_r+0x462>
   83d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83d04:	9a08      	ldr	r2, [sp, #32]
   83d06:	1a9d      	subs	r5, r3, r2
   83d08:	2d00      	cmp	r5, #0
   83d0a:	dd36      	ble.n	83d7a <_svfprintf_r+0x462>
   83d0c:	2d10      	cmp	r5, #16
   83d0e:	f340 8721 	ble.w	84b54 <_svfprintf_r+0x123c>
   83d12:	2610      	movs	r6, #16
   83d14:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83d16:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   83d18:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   83d1c:	e004      	b.n	83d28 <_svfprintf_r+0x410>
   83d1e:	3d10      	subs	r5, #16
   83d20:	2d10      	cmp	r5, #16
   83d22:	f108 0808 	add.w	r8, r8, #8
   83d26:	dd16      	ble.n	83d56 <_svfprintf_r+0x43e>
   83d28:	3301      	adds	r3, #1
   83d2a:	4a50      	ldr	r2, [pc, #320]	; (83e6c <_svfprintf_r+0x554>)
   83d2c:	3410      	adds	r4, #16
   83d2e:	2b07      	cmp	r3, #7
   83d30:	9427      	str	r4, [sp, #156]	; 0x9c
   83d32:	9326      	str	r3, [sp, #152]	; 0x98
   83d34:	e888 0044 	stmia.w	r8, {r2, r6}
   83d38:	ddf1      	ble.n	83d1e <_svfprintf_r+0x406>
   83d3a:	aa25      	add	r2, sp, #148	; 0x94
   83d3c:	4659      	mov	r1, fp
   83d3e:	4638      	mov	r0, r7
   83d40:	f002 fed4 	bl	86aec <__ssprint_r>
   83d44:	2800      	cmp	r0, #0
   83d46:	f47f aec4 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   83d4a:	3d10      	subs	r5, #16
   83d4c:	2d10      	cmp	r5, #16
   83d4e:	46c8      	mov	r8, r9
   83d50:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83d54:	dce8      	bgt.n	83d28 <_svfprintf_r+0x410>
   83d56:	3301      	adds	r3, #1
   83d58:	4a44      	ldr	r2, [pc, #272]	; (83e6c <_svfprintf_r+0x554>)
   83d5a:	442c      	add	r4, r5
   83d5c:	2b07      	cmp	r3, #7
   83d5e:	9427      	str	r4, [sp, #156]	; 0x9c
   83d60:	9326      	str	r3, [sp, #152]	; 0x98
   83d62:	e888 0024 	stmia.w	r8, {r2, r5}
   83d66:	dd08      	ble.n	83d7a <_svfprintf_r+0x462>
   83d68:	aa25      	add	r2, sp, #148	; 0x94
   83d6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83d6c:	980c      	ldr	r0, [sp, #48]	; 0x30
   83d6e:	f002 febd 	bl	86aec <__ssprint_r>
   83d72:	2800      	cmp	r0, #0
   83d74:	f47f aead 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   83d78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83d7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   83d7e:	9908      	ldr	r1, [sp, #32]
   83d80:	428a      	cmp	r2, r1
   83d82:	bfac      	ite	ge
   83d84:	189b      	addge	r3, r3, r2
   83d86:	185b      	addlt	r3, r3, r1
   83d88:	9309      	str	r3, [sp, #36]	; 0x24
   83d8a:	2c00      	cmp	r4, #0
   83d8c:	f040 82fb 	bne.w	84386 <_svfprintf_r+0xa6e>
   83d90:	2300      	movs	r3, #0
   83d92:	46c8      	mov	r8, r9
   83d94:	9326      	str	r3, [sp, #152]	; 0x98
   83d96:	e5e6      	b.n	83966 <_svfprintf_r+0x4e>
   83d98:	9311      	str	r3, [sp, #68]	; 0x44
   83d9a:	f01b 0320 	ands.w	r3, fp, #32
   83d9e:	f040 8145 	bne.w	8402c <_svfprintf_r+0x714>
   83da2:	f01b 0210 	ands.w	r2, fp, #16
   83da6:	f040 8466 	bne.w	84676 <_svfprintf_r+0xd5e>
   83daa:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   83dae:	f000 8462 	beq.w	84676 <_svfprintf_r+0xd5e>
   83db2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83db4:	4613      	mov	r3, r2
   83db6:	460a      	mov	r2, r1
   83db8:	3204      	adds	r2, #4
   83dba:	880c      	ldrh	r4, [r1, #0]
   83dbc:	2500      	movs	r5, #0
   83dbe:	920f      	str	r2, [sp, #60]	; 0x3c
   83dc0:	e6a8      	b.n	83b14 <_svfprintf_r+0x1fc>
   83dc2:	2500      	movs	r5, #0
   83dc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83dc6:	9311      	str	r3, [sp, #68]	; 0x44
   83dc8:	6816      	ldr	r6, [r2, #0]
   83dca:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   83dce:	1d14      	adds	r4, r2, #4
   83dd0:	2e00      	cmp	r6, #0
   83dd2:	f000 86cd 	beq.w	84b70 <_svfprintf_r+0x1258>
   83dd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   83dd8:	1c53      	adds	r3, r2, #1
   83dda:	f000 861b 	beq.w	84a14 <_svfprintf_r+0x10fc>
   83dde:	4629      	mov	r1, r5
   83de0:	4630      	mov	r0, r6
   83de2:	f002 faad 	bl	86340 <memchr>
   83de6:	2800      	cmp	r0, #0
   83de8:	f000 870d 	beq.w	84c06 <_svfprintf_r+0x12ee>
   83dec:	1b83      	subs	r3, r0, r6
   83dee:	950a      	str	r5, [sp, #40]	; 0x28
   83df0:	930e      	str	r3, [sp, #56]	; 0x38
   83df2:	940f      	str	r4, [sp, #60]	; 0x3c
   83df4:	f8cd b01c 	str.w	fp, [sp, #28]
   83df8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   83dfc:	9308      	str	r3, [sp, #32]
   83dfe:	9512      	str	r5, [sp, #72]	; 0x48
   83e00:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83e04:	e6ac      	b.n	83b60 <_svfprintf_r+0x248>
   83e06:	f89a 3000 	ldrb.w	r3, [sl]
   83e0a:	f10a 0401 	add.w	r4, sl, #1
   83e0e:	2b2a      	cmp	r3, #42	; 0x2a
   83e10:	f000 87c2 	beq.w	84d98 <_svfprintf_r+0x1480>
   83e14:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83e18:	2809      	cmp	r0, #9
   83e1a:	46a2      	mov	sl, r4
   83e1c:	f200 8718 	bhi.w	84c50 <_svfprintf_r+0x1338>
   83e20:	2300      	movs	r3, #0
   83e22:	461c      	mov	r4, r3
   83e24:	f81a 3b01 	ldrb.w	r3, [sl], #1
   83e28:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   83e2c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   83e30:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83e34:	2809      	cmp	r0, #9
   83e36:	d9f5      	bls.n	83e24 <_svfprintf_r+0x50c>
   83e38:	940a      	str	r4, [sp, #40]	; 0x28
   83e3a:	e5c9      	b.n	839d0 <_svfprintf_r+0xb8>
   83e3c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   83e40:	f89a 3000 	ldrb.w	r3, [sl]
   83e44:	e5c2      	b.n	839cc <_svfprintf_r+0xb4>
   83e46:	f04b 0b10 	orr.w	fp, fp, #16
   83e4a:	f01b 0f20 	tst.w	fp, #32
   83e4e:	9311      	str	r3, [sp, #68]	; 0x44
   83e50:	f43f ae51 	beq.w	83af6 <_svfprintf_r+0x1de>
   83e54:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83e56:	3407      	adds	r4, #7
   83e58:	f024 0307 	bic.w	r3, r4, #7
   83e5c:	f103 0208 	add.w	r2, r3, #8
   83e60:	e9d3 4500 	ldrd	r4, r5, [r3]
   83e64:	920f      	str	r2, [sp, #60]	; 0x3c
   83e66:	2301      	movs	r3, #1
   83e68:	e654      	b.n	83b14 <_svfprintf_r+0x1fc>
   83e6a:	bf00      	nop
   83e6c:	00087e24 	.word	0x00087e24
   83e70:	00087e34 	.word	0x00087e34
   83e74:	9311      	str	r3, [sp, #68]	; 0x44
   83e76:	2a00      	cmp	r2, #0
   83e78:	f040 87ad 	bne.w	84dd6 <_svfprintf_r+0x14be>
   83e7c:	4bbe      	ldr	r3, [pc, #760]	; (84178 <_svfprintf_r+0x860>)
   83e7e:	f01b 0f20 	tst.w	fp, #32
   83e82:	9318      	str	r3, [sp, #96]	; 0x60
   83e84:	f040 80e7 	bne.w	84056 <_svfprintf_r+0x73e>
   83e88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83e8a:	f01b 0f10 	tst.w	fp, #16
   83e8e:	4613      	mov	r3, r2
   83e90:	f040 83d8 	bne.w	84644 <_svfprintf_r+0xd2c>
   83e94:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83e98:	f000 83d4 	beq.w	84644 <_svfprintf_r+0xd2c>
   83e9c:	2500      	movs	r5, #0
   83e9e:	3304      	adds	r3, #4
   83ea0:	8814      	ldrh	r4, [r2, #0]
   83ea2:	930f      	str	r3, [sp, #60]	; 0x3c
   83ea4:	f01b 0f01 	tst.w	fp, #1
   83ea8:	f000 80e3 	beq.w	84072 <_svfprintf_r+0x75a>
   83eac:	ea54 0305 	orrs.w	r3, r4, r5
   83eb0:	f000 80df 	beq.w	84072 <_svfprintf_r+0x75a>
   83eb4:	2330      	movs	r3, #48	; 0x30
   83eb6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   83eba:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   83ebe:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   83ec2:	f04b 0b02 	orr.w	fp, fp, #2
   83ec6:	2302      	movs	r3, #2
   83ec8:	e624      	b.n	83b14 <_svfprintf_r+0x1fc>
   83eca:	2201      	movs	r2, #1
   83ecc:	9311      	str	r3, [sp, #68]	; 0x44
   83ece:	2300      	movs	r3, #0
   83ed0:	4611      	mov	r1, r2
   83ed2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83ed4:	9208      	str	r2, [sp, #32]
   83ed6:	6802      	ldr	r2, [r0, #0]
   83ed8:	461f      	mov	r7, r3
   83eda:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   83ede:	930a      	str	r3, [sp, #40]	; 0x28
   83ee0:	9312      	str	r3, [sp, #72]	; 0x48
   83ee2:	1d03      	adds	r3, r0, #4
   83ee4:	f8cd b01c 	str.w	fp, [sp, #28]
   83ee8:	910e      	str	r1, [sp, #56]	; 0x38
   83eea:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   83eee:	930f      	str	r3, [sp, #60]	; 0x3c
   83ef0:	ae28      	add	r6, sp, #160	; 0xa0
   83ef2:	e639      	b.n	83b68 <_svfprintf_r+0x250>
   83ef4:	9311      	str	r3, [sp, #68]	; 0x44
   83ef6:	2a00      	cmp	r2, #0
   83ef8:	f040 8784 	bne.w	84e04 <_svfprintf_r+0x14ec>
   83efc:	f04b 0b10 	orr.w	fp, fp, #16
   83f00:	f01b 0f20 	tst.w	fp, #32
   83f04:	f040 8475 	bne.w	847f2 <_svfprintf_r+0xeda>
   83f08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83f0a:	f01b 0f10 	tst.w	fp, #16
   83f0e:	4613      	mov	r3, r2
   83f10:	f040 839d 	bne.w	8464e <_svfprintf_r+0xd36>
   83f14:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83f18:	f000 8399 	beq.w	8464e <_svfprintf_r+0xd36>
   83f1c:	f9b2 4000 	ldrsh.w	r4, [r2]
   83f20:	3304      	adds	r3, #4
   83f22:	17e5      	asrs	r5, r4, #31
   83f24:	930f      	str	r3, [sp, #60]	; 0x3c
   83f26:	4622      	mov	r2, r4
   83f28:	462b      	mov	r3, r5
   83f2a:	2a00      	cmp	r2, #0
   83f2c:	f173 0300 	sbcs.w	r3, r3, #0
   83f30:	f2c0 8398 	blt.w	84664 <_svfprintf_r+0xd4c>
   83f34:	990a      	ldr	r1, [sp, #40]	; 0x28
   83f36:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83f3a:	1c4a      	adds	r2, r1, #1
   83f3c:	f04f 0301 	mov.w	r3, #1
   83f40:	f47f adf0 	bne.w	83b24 <_svfprintf_r+0x20c>
   83f44:	ea54 0205 	orrs.w	r2, r4, r5
   83f48:	f000 8229 	beq.w	8439e <_svfprintf_r+0xa86>
   83f4c:	f8cd b01c 	str.w	fp, [sp, #28]
   83f50:	2b01      	cmp	r3, #1
   83f52:	f000 830e 	beq.w	84572 <_svfprintf_r+0xc5a>
   83f56:	2b02      	cmp	r3, #2
   83f58:	f040 829c 	bne.w	84494 <_svfprintf_r+0xb7c>
   83f5c:	464e      	mov	r6, r9
   83f5e:	9818      	ldr	r0, [sp, #96]	; 0x60
   83f60:	0923      	lsrs	r3, r4, #4
   83f62:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   83f66:	0929      	lsrs	r1, r5, #4
   83f68:	f004 020f 	and.w	r2, r4, #15
   83f6c:	460d      	mov	r5, r1
   83f6e:	461c      	mov	r4, r3
   83f70:	5c83      	ldrb	r3, [r0, r2]
   83f72:	f806 3d01 	strb.w	r3, [r6, #-1]!
   83f76:	ea54 0305 	orrs.w	r3, r4, r5
   83f7a:	d1f1      	bne.n	83f60 <_svfprintf_r+0x648>
   83f7c:	eba9 0306 	sub.w	r3, r9, r6
   83f80:	930e      	str	r3, [sp, #56]	; 0x38
   83f82:	e5e5      	b.n	83b50 <_svfprintf_r+0x238>
   83f84:	9311      	str	r3, [sp, #68]	; 0x44
   83f86:	2a00      	cmp	r2, #0
   83f88:	f040 8738 	bne.w	84dfc <_svfprintf_r+0x14e4>
   83f8c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83f8e:	f01b 0f08 	tst.w	fp, #8
   83f92:	f104 0407 	add.w	r4, r4, #7
   83f96:	f000 84cf 	beq.w	84938 <_svfprintf_r+0x1020>
   83f9a:	f024 0307 	bic.w	r3, r4, #7
   83f9e:	f103 0208 	add.w	r2, r3, #8
   83fa2:	920f      	str	r2, [sp, #60]	; 0x3c
   83fa4:	681a      	ldr	r2, [r3, #0]
   83fa6:	685b      	ldr	r3, [r3, #4]
   83fa8:	9215      	str	r2, [sp, #84]	; 0x54
   83faa:	9314      	str	r3, [sp, #80]	; 0x50
   83fac:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83fae:	9d15      	ldr	r5, [sp, #84]	; 0x54
   83fb0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   83fb4:	4628      	mov	r0, r5
   83fb6:	4621      	mov	r1, r4
   83fb8:	f04f 32ff 	mov.w	r2, #4294967295
   83fbc:	4b6f      	ldr	r3, [pc, #444]	; (8417c <_svfprintf_r+0x864>)
   83fbe:	f003 fcb1 	bl	87924 <__aeabi_dcmpun>
   83fc2:	2800      	cmp	r0, #0
   83fc4:	f040 8434 	bne.w	84830 <_svfprintf_r+0xf18>
   83fc8:	4628      	mov	r0, r5
   83fca:	4621      	mov	r1, r4
   83fcc:	f04f 32ff 	mov.w	r2, #4294967295
   83fd0:	4b6a      	ldr	r3, [pc, #424]	; (8417c <_svfprintf_r+0x864>)
   83fd2:	f003 fc89 	bl	878e8 <__aeabi_dcmple>
   83fd6:	2800      	cmp	r0, #0
   83fd8:	f040 842a 	bne.w	84830 <_svfprintf_r+0xf18>
   83fdc:	a815      	add	r0, sp, #84	; 0x54
   83fde:	c80d      	ldmia	r0, {r0, r2, r3}
   83fe0:	9914      	ldr	r1, [sp, #80]	; 0x50
   83fe2:	f003 fc77 	bl	878d4 <__aeabi_dcmplt>
   83fe6:	2800      	cmp	r0, #0
   83fe8:	f040 85d4 	bne.w	84b94 <_svfprintf_r+0x127c>
   83fec:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83ff0:	2303      	movs	r3, #3
   83ff2:	461a      	mov	r2, r3
   83ff4:	9308      	str	r3, [sp, #32]
   83ff6:	2300      	movs	r3, #0
   83ff8:	4e61      	ldr	r6, [pc, #388]	; (84180 <_svfprintf_r+0x868>)
   83ffa:	4619      	mov	r1, r3
   83ffc:	930a      	str	r3, [sp, #40]	; 0x28
   83ffe:	4b61      	ldr	r3, [pc, #388]	; (84184 <_svfprintf_r+0x86c>)
   84000:	920e      	str	r2, [sp, #56]	; 0x38
   84002:	9a11      	ldr	r2, [sp, #68]	; 0x44
   84004:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   84008:	9007      	str	r0, [sp, #28]
   8400a:	9112      	str	r1, [sp, #72]	; 0x48
   8400c:	2a47      	cmp	r2, #71	; 0x47
   8400e:	bfd8      	it	le
   84010:	461e      	movle	r6, r3
   84012:	e5a5      	b.n	83b60 <_svfprintf_r+0x248>
   84014:	f04b 0b08 	orr.w	fp, fp, #8
   84018:	f89a 3000 	ldrb.w	r3, [sl]
   8401c:	e4d6      	b.n	839cc <_svfprintf_r+0xb4>
   8401e:	f04b 0b10 	orr.w	fp, fp, #16
   84022:	9311      	str	r3, [sp, #68]	; 0x44
   84024:	f01b 0320 	ands.w	r3, fp, #32
   84028:	f43f aebb 	beq.w	83da2 <_svfprintf_r+0x48a>
   8402c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   8402e:	3407      	adds	r4, #7
   84030:	f024 0307 	bic.w	r3, r4, #7
   84034:	f103 0208 	add.w	r2, r3, #8
   84038:	e9d3 4500 	ldrd	r4, r5, [r3]
   8403c:	920f      	str	r2, [sp, #60]	; 0x3c
   8403e:	2300      	movs	r3, #0
   84040:	e568      	b.n	83b14 <_svfprintf_r+0x1fc>
   84042:	9311      	str	r3, [sp, #68]	; 0x44
   84044:	2a00      	cmp	r2, #0
   84046:	f040 86c2 	bne.w	84dce <_svfprintf_r+0x14b6>
   8404a:	4b4f      	ldr	r3, [pc, #316]	; (84188 <_svfprintf_r+0x870>)
   8404c:	f01b 0f20 	tst.w	fp, #32
   84050:	9318      	str	r3, [sp, #96]	; 0x60
   84052:	f43f af19 	beq.w	83e88 <_svfprintf_r+0x570>
   84056:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   84058:	f01b 0f01 	tst.w	fp, #1
   8405c:	f104 0407 	add.w	r4, r4, #7
   84060:	f024 0307 	bic.w	r3, r4, #7
   84064:	f103 0208 	add.w	r2, r3, #8
   84068:	920f      	str	r2, [sp, #60]	; 0x3c
   8406a:	e9d3 4500 	ldrd	r4, r5, [r3]
   8406e:	f47f af1d 	bne.w	83eac <_svfprintf_r+0x594>
   84072:	2302      	movs	r3, #2
   84074:	e54e      	b.n	83b14 <_svfprintf_r+0x1fc>
   84076:	f89a 3000 	ldrb.w	r3, [sl]
   8407a:	2900      	cmp	r1, #0
   8407c:	f47f aca6 	bne.w	839cc <_svfprintf_r+0xb4>
   84080:	2201      	movs	r2, #1
   84082:	2120      	movs	r1, #32
   84084:	e4a2      	b.n	839cc <_svfprintf_r+0xb4>
   84086:	f04b 0b01 	orr.w	fp, fp, #1
   8408a:	f89a 3000 	ldrb.w	r3, [sl]
   8408e:	e49d      	b.n	839cc <_svfprintf_r+0xb4>
   84090:	f89a 3000 	ldrb.w	r3, [sl]
   84094:	2201      	movs	r2, #1
   84096:	212b      	movs	r1, #43	; 0x2b
   84098:	e498      	b.n	839cc <_svfprintf_r+0xb4>
   8409a:	f04b 0b20 	orr.w	fp, fp, #32
   8409e:	f89a 3000 	ldrb.w	r3, [sl]
   840a2:	e493      	b.n	839cc <_svfprintf_r+0xb4>
   840a4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   840a8:	f89a 3000 	ldrb.w	r3, [sl]
   840ac:	e48e      	b.n	839cc <_svfprintf_r+0xb4>
   840ae:	f89a 3000 	ldrb.w	r3, [sl]
   840b2:	2b6c      	cmp	r3, #108	; 0x6c
   840b4:	bf03      	ittte	eq
   840b6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   840ba:	f04b 0b20 	orreq.w	fp, fp, #32
   840be:	f10a 0a01 	addeq.w	sl, sl, #1
   840c2:	f04b 0b10 	orrne.w	fp, fp, #16
   840c6:	e481      	b.n	839cc <_svfprintf_r+0xb4>
   840c8:	2a00      	cmp	r2, #0
   840ca:	f040 867c 	bne.w	84dc6 <_svfprintf_r+0x14ae>
   840ce:	f01b 0f20 	tst.w	fp, #32
   840d2:	f040 8452 	bne.w	8497a <_svfprintf_r+0x1062>
   840d6:	f01b 0f10 	tst.w	fp, #16
   840da:	f040 8438 	bne.w	8494e <_svfprintf_r+0x1036>
   840de:	f01b 0f40 	tst.w	fp, #64	; 0x40
   840e2:	f000 8434 	beq.w	8494e <_svfprintf_r+0x1036>
   840e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   840e8:	6813      	ldr	r3, [r2, #0]
   840ea:	3204      	adds	r2, #4
   840ec:	920f      	str	r2, [sp, #60]	; 0x3c
   840ee:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   840f2:	801a      	strh	r2, [r3, #0]
   840f4:	e437      	b.n	83966 <_svfprintf_r+0x4e>
   840f6:	2378      	movs	r3, #120	; 0x78
   840f8:	2230      	movs	r2, #48	; 0x30
   840fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
   840fc:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   84100:	9311      	str	r3, [sp, #68]	; 0x44
   84102:	1d03      	adds	r3, r0, #4
   84104:	930f      	str	r3, [sp, #60]	; 0x3c
   84106:	4b20      	ldr	r3, [pc, #128]	; (84188 <_svfprintf_r+0x870>)
   84108:	6804      	ldr	r4, [r0, #0]
   8410a:	9318      	str	r3, [sp, #96]	; 0x60
   8410c:	f04b 0b02 	orr.w	fp, fp, #2
   84110:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   84114:	2500      	movs	r5, #0
   84116:	2302      	movs	r3, #2
   84118:	e4fc      	b.n	83b14 <_svfprintf_r+0x1fc>
   8411a:	9311      	str	r3, [sp, #68]	; 0x44
   8411c:	2a00      	cmp	r2, #0
   8411e:	f43f aeef 	beq.w	83f00 <_svfprintf_r+0x5e8>
   84122:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84126:	e6eb      	b.n	83f00 <_svfprintf_r+0x5e8>
   84128:	2000      	movs	r0, #0
   8412a:	4604      	mov	r4, r0
   8412c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   84130:	f81a 3b01 	ldrb.w	r3, [sl], #1
   84134:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   84138:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   8413c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   84140:	2809      	cmp	r0, #9
   84142:	d9f5      	bls.n	84130 <_svfprintf_r+0x818>
   84144:	940d      	str	r4, [sp, #52]	; 0x34
   84146:	e443      	b.n	839d0 <_svfprintf_r+0xb8>
   84148:	9311      	str	r3, [sp, #68]	; 0x44
   8414a:	2a00      	cmp	r2, #0
   8414c:	f040 864a 	bne.w	84de4 <_svfprintf_r+0x14cc>
   84150:	9a11      	ldr	r2, [sp, #68]	; 0x44
   84152:	2a00      	cmp	r2, #0
   84154:	f43f acb6 	beq.w	83ac4 <_svfprintf_r+0x1ac>
   84158:	2300      	movs	r3, #0
   8415a:	2101      	movs	r1, #1
   8415c:	461f      	mov	r7, r3
   8415e:	9108      	str	r1, [sp, #32]
   84160:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   84164:	f8cd b01c 	str.w	fp, [sp, #28]
   84168:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   8416c:	930a      	str	r3, [sp, #40]	; 0x28
   8416e:	9312      	str	r3, [sp, #72]	; 0x48
   84170:	910e      	str	r1, [sp, #56]	; 0x38
   84172:	ae28      	add	r6, sp, #160	; 0xa0
   84174:	e4f8      	b.n	83b68 <_svfprintf_r+0x250>
   84176:	bf00      	nop
   84178:	00087df0 	.word	0x00087df0
   8417c:	7fefffff 	.word	0x7fefffff
   84180:	00087de4 	.word	0x00087de4
   84184:	00087de0 	.word	0x00087de0
   84188:	00087e04 	.word	0x00087e04
   8418c:	aa25      	add	r2, sp, #148	; 0x94
   8418e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84190:	980c      	ldr	r0, [sp, #48]	; 0x30
   84192:	f002 fcab 	bl	86aec <__ssprint_r>
   84196:	2800      	cmp	r0, #0
   84198:	f47f ac9b 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8419c:	46c8      	mov	r8, r9
   8419e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   841a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   841a4:	e533      	b.n	83c0e <_svfprintf_r+0x2f6>
   841a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   841a8:	2b65      	cmp	r3, #101	; 0x65
   841aa:	f340 809a 	ble.w	842e2 <_svfprintf_r+0x9ca>
   841ae:	a815      	add	r0, sp, #84	; 0x54
   841b0:	c80d      	ldmia	r0, {r0, r2, r3}
   841b2:	9914      	ldr	r1, [sp, #80]	; 0x50
   841b4:	f003 fb84 	bl	878c0 <__aeabi_dcmpeq>
   841b8:	2800      	cmp	r0, #0
   841ba:	f000 8193 	beq.w	844e4 <_svfprintf_r+0xbcc>
   841be:	2101      	movs	r1, #1
   841c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   841c2:	4ab5      	ldr	r2, [pc, #724]	; (84498 <_svfprintf_r+0xb80>)
   841c4:	440b      	add	r3, r1
   841c6:	440c      	add	r4, r1
   841c8:	2b07      	cmp	r3, #7
   841ca:	9427      	str	r4, [sp, #156]	; 0x9c
   841cc:	9326      	str	r3, [sp, #152]	; 0x98
   841ce:	f8c8 1004 	str.w	r1, [r8, #4]
   841d2:	f8c8 2000 	str.w	r2, [r8]
   841d6:	f300 83c6 	bgt.w	84966 <_svfprintf_r+0x104e>
   841da:	f108 0808 	add.w	r8, r8, #8
   841de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   841e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   841e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   841e4:	4293      	cmp	r3, r2
   841e6:	db03      	blt.n	841f0 <_svfprintf_r+0x8d8>
   841e8:	9b07      	ldr	r3, [sp, #28]
   841ea:	07dd      	lsls	r5, r3, #31
   841ec:	f57f ad86 	bpl.w	83cfc <_svfprintf_r+0x3e4>
   841f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   841f2:	9919      	ldr	r1, [sp, #100]	; 0x64
   841f4:	3301      	adds	r3, #1
   841f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   841f8:	440c      	add	r4, r1
   841fa:	2b07      	cmp	r3, #7
   841fc:	f8c8 2000 	str.w	r2, [r8]
   84200:	f8c8 1004 	str.w	r1, [r8, #4]
   84204:	9427      	str	r4, [sp, #156]	; 0x9c
   84206:	9326      	str	r3, [sp, #152]	; 0x98
   84208:	f300 83c4 	bgt.w	84994 <_svfprintf_r+0x107c>
   8420c:	f108 0808 	add.w	r8, r8, #8
   84210:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84212:	1e5e      	subs	r6, r3, #1
   84214:	2e00      	cmp	r6, #0
   84216:	f77f ad71 	ble.w	83cfc <_svfprintf_r+0x3e4>
   8421a:	2e10      	cmp	r6, #16
   8421c:	f340 8575 	ble.w	84d0a <_svfprintf_r+0x13f2>
   84220:	4622      	mov	r2, r4
   84222:	2710      	movs	r7, #16
   84224:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84226:	4d9d      	ldr	r5, [pc, #628]	; (8449c <_svfprintf_r+0xb84>)
   84228:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   8422c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8422e:	e005      	b.n	8423c <_svfprintf_r+0x924>
   84230:	f108 0808 	add.w	r8, r8, #8
   84234:	3e10      	subs	r6, #16
   84236:	2e10      	cmp	r6, #16
   84238:	f340 8225 	ble.w	84686 <_svfprintf_r+0xd6e>
   8423c:	3301      	adds	r3, #1
   8423e:	3210      	adds	r2, #16
   84240:	2b07      	cmp	r3, #7
   84242:	9227      	str	r2, [sp, #156]	; 0x9c
   84244:	9326      	str	r3, [sp, #152]	; 0x98
   84246:	e888 00a0 	stmia.w	r8, {r5, r7}
   8424a:	ddf1      	ble.n	84230 <_svfprintf_r+0x918>
   8424c:	aa25      	add	r2, sp, #148	; 0x94
   8424e:	4621      	mov	r1, r4
   84250:	4658      	mov	r0, fp
   84252:	f002 fc4b 	bl	86aec <__ssprint_r>
   84256:	2800      	cmp	r0, #0
   84258:	f47f ac3b 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8425c:	46c8      	mov	r8, r9
   8425e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84260:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84262:	e7e7      	b.n	84234 <_svfprintf_r+0x91c>
   84264:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   84266:	9a08      	ldr	r2, [sp, #32]
   84268:	1a9f      	subs	r7, r3, r2
   8426a:	2f00      	cmp	r7, #0
   8426c:	f77f acf6 	ble.w	83c5c <_svfprintf_r+0x344>
   84270:	2f10      	cmp	r7, #16
   84272:	f340 84a8 	ble.w	84bc6 <_svfprintf_r+0x12ae>
   84276:	4d89      	ldr	r5, [pc, #548]	; (8449c <_svfprintf_r+0xb84>)
   84278:	4642      	mov	r2, r8
   8427a:	4621      	mov	r1, r4
   8427c:	46b0      	mov	r8, r6
   8427e:	f04f 0b10 	mov.w	fp, #16
   84282:	462e      	mov	r6, r5
   84284:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84286:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84288:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8428a:	e004      	b.n	84296 <_svfprintf_r+0x97e>
   8428c:	3f10      	subs	r7, #16
   8428e:	2f10      	cmp	r7, #16
   84290:	f102 0208 	add.w	r2, r2, #8
   84294:	dd15      	ble.n	842c2 <_svfprintf_r+0x9aa>
   84296:	3301      	adds	r3, #1
   84298:	3110      	adds	r1, #16
   8429a:	2b07      	cmp	r3, #7
   8429c:	9127      	str	r1, [sp, #156]	; 0x9c
   8429e:	9326      	str	r3, [sp, #152]	; 0x98
   842a0:	e882 0840 	stmia.w	r2, {r6, fp}
   842a4:	ddf2      	ble.n	8428c <_svfprintf_r+0x974>
   842a6:	aa25      	add	r2, sp, #148	; 0x94
   842a8:	4629      	mov	r1, r5
   842aa:	4620      	mov	r0, r4
   842ac:	f002 fc1e 	bl	86aec <__ssprint_r>
   842b0:	2800      	cmp	r0, #0
   842b2:	f47f ac0e 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   842b6:	3f10      	subs	r7, #16
   842b8:	2f10      	cmp	r7, #16
   842ba:	464a      	mov	r2, r9
   842bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
   842be:	9b26      	ldr	r3, [sp, #152]	; 0x98
   842c0:	dce9      	bgt.n	84296 <_svfprintf_r+0x97e>
   842c2:	4635      	mov	r5, r6
   842c4:	460c      	mov	r4, r1
   842c6:	4646      	mov	r6, r8
   842c8:	4690      	mov	r8, r2
   842ca:	3301      	adds	r3, #1
   842cc:	443c      	add	r4, r7
   842ce:	2b07      	cmp	r3, #7
   842d0:	9427      	str	r4, [sp, #156]	; 0x9c
   842d2:	9326      	str	r3, [sp, #152]	; 0x98
   842d4:	e888 00a0 	stmia.w	r8, {r5, r7}
   842d8:	f300 829e 	bgt.w	84818 <_svfprintf_r+0xf00>
   842dc:	f108 0808 	add.w	r8, r8, #8
   842e0:	e4bc      	b.n	83c5c <_svfprintf_r+0x344>
   842e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   842e4:	2b01      	cmp	r3, #1
   842e6:	f340 824f 	ble.w	84788 <_svfprintf_r+0xe70>
   842ea:	2301      	movs	r3, #1
   842ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
   842ee:	441c      	add	r4, r3
   842f0:	441f      	add	r7, r3
   842f2:	2f07      	cmp	r7, #7
   842f4:	9427      	str	r4, [sp, #156]	; 0x9c
   842f6:	f8c8 6000 	str.w	r6, [r8]
   842fa:	9726      	str	r7, [sp, #152]	; 0x98
   842fc:	f8c8 3004 	str.w	r3, [r8, #4]
   84300:	f300 825f 	bgt.w	847c2 <_svfprintf_r+0xeaa>
   84304:	f108 0808 	add.w	r8, r8, #8
   84308:	9a19      	ldr	r2, [sp, #100]	; 0x64
   8430a:	3701      	adds	r7, #1
   8430c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8430e:	4414      	add	r4, r2
   84310:	2f07      	cmp	r7, #7
   84312:	9427      	str	r4, [sp, #156]	; 0x9c
   84314:	9726      	str	r7, [sp, #152]	; 0x98
   84316:	f8c8 3000 	str.w	r3, [r8]
   8431a:	f8c8 2004 	str.w	r2, [r8, #4]
   8431e:	f300 825c 	bgt.w	847da <_svfprintf_r+0xec2>
   84322:	f108 0808 	add.w	r8, r8, #8
   84326:	a815      	add	r0, sp, #84	; 0x54
   84328:	c80d      	ldmia	r0, {r0, r2, r3}
   8432a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8432c:	f003 fac8 	bl	878c0 <__aeabi_dcmpeq>
   84330:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84332:	2800      	cmp	r0, #0
   84334:	f040 8141 	bne.w	845ba <_svfprintf_r+0xca2>
   84338:	3b01      	subs	r3, #1
   8433a:	3701      	adds	r7, #1
   8433c:	3601      	adds	r6, #1
   8433e:	441c      	add	r4, r3
   84340:	2f07      	cmp	r7, #7
   84342:	f8c8 6000 	str.w	r6, [r8]
   84346:	9726      	str	r7, [sp, #152]	; 0x98
   84348:	9427      	str	r4, [sp, #156]	; 0x9c
   8434a:	f8c8 3004 	str.w	r3, [r8, #4]
   8434e:	f300 8166 	bgt.w	8461e <_svfprintf_r+0xd06>
   84352:	f108 0808 	add.w	r8, r8, #8
   84356:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   84358:	3701      	adds	r7, #1
   8435a:	4414      	add	r4, r2
   8435c:	ab21      	add	r3, sp, #132	; 0x84
   8435e:	2f07      	cmp	r7, #7
   84360:	9427      	str	r4, [sp, #156]	; 0x9c
   84362:	9726      	str	r7, [sp, #152]	; 0x98
   84364:	f8c8 2004 	str.w	r2, [r8, #4]
   84368:	f8c8 3000 	str.w	r3, [r8]
   8436c:	f77f acc4 	ble.w	83cf8 <_svfprintf_r+0x3e0>
   84370:	aa25      	add	r2, sp, #148	; 0x94
   84372:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84374:	980c      	ldr	r0, [sp, #48]	; 0x30
   84376:	f002 fbb9 	bl	86aec <__ssprint_r>
   8437a:	2800      	cmp	r0, #0
   8437c:	f47f aba9 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84380:	46c8      	mov	r8, r9
   84382:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84384:	e4ba      	b.n	83cfc <_svfprintf_r+0x3e4>
   84386:	aa25      	add	r2, sp, #148	; 0x94
   84388:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8438a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8438c:	f002 fbae 	bl	86aec <__ssprint_r>
   84390:	2800      	cmp	r0, #0
   84392:	f43f acfd 	beq.w	83d90 <_svfprintf_r+0x478>
   84396:	f7ff bb9c 	b.w	83ad2 <_svfprintf_r+0x1ba>
   8439a:	f8dd b01c 	ldr.w	fp, [sp, #28]
   8439e:	2b01      	cmp	r3, #1
   843a0:	f000 817e 	beq.w	846a0 <_svfprintf_r+0xd88>
   843a4:	2b02      	cmp	r3, #2
   843a6:	d171      	bne.n	8448c <_svfprintf_r+0xb74>
   843a8:	f8cd b01c 	str.w	fp, [sp, #28]
   843ac:	2400      	movs	r4, #0
   843ae:	2500      	movs	r5, #0
   843b0:	e5d4      	b.n	83f5c <_svfprintf_r+0x644>
   843b2:	aa25      	add	r2, sp, #148	; 0x94
   843b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   843b6:	980c      	ldr	r0, [sp, #48]	; 0x30
   843b8:	f002 fb98 	bl	86aec <__ssprint_r>
   843bc:	2800      	cmp	r0, #0
   843be:	f47f ab88 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   843c2:	46c8      	mov	r8, r9
   843c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   843c6:	e486      	b.n	83cd6 <_svfprintf_r+0x3be>
   843c8:	aa25      	add	r2, sp, #148	; 0x94
   843ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
   843cc:	980c      	ldr	r0, [sp, #48]	; 0x30
   843ce:	f002 fb8d 	bl	86aec <__ssprint_r>
   843d2:	2800      	cmp	r0, #0
   843d4:	f47f ab7d 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   843d8:	46c8      	mov	r8, r9
   843da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   843dc:	e429      	b.n	83c32 <_svfprintf_r+0x31a>
   843de:	2001      	movs	r0, #1
   843e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   843e2:	4a2d      	ldr	r2, [pc, #180]	; (84498 <_svfprintf_r+0xb80>)
   843e4:	4403      	add	r3, r0
   843e6:	4404      	add	r4, r0
   843e8:	2b07      	cmp	r3, #7
   843ea:	9427      	str	r4, [sp, #156]	; 0x9c
   843ec:	9326      	str	r3, [sp, #152]	; 0x98
   843ee:	f8c8 0004 	str.w	r0, [r8, #4]
   843f2:	f8c8 2000 	str.w	r2, [r8]
   843f6:	f340 82d8 	ble.w	849aa <_svfprintf_r+0x1092>
   843fa:	aa25      	add	r2, sp, #148	; 0x94
   843fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   843fe:	980c      	ldr	r0, [sp, #48]	; 0x30
   84400:	f002 fb74 	bl	86aec <__ssprint_r>
   84404:	2800      	cmp	r0, #0
   84406:	f47f ab64 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8440a:	46c8      	mov	r8, r9
   8440c:	991f      	ldr	r1, [sp, #124]	; 0x7c
   8440e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84410:	b929      	cbnz	r1, 8441e <_svfprintf_r+0xb06>
   84412:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84414:	b91b      	cbnz	r3, 8441e <_svfprintf_r+0xb06>
   84416:	9b07      	ldr	r3, [sp, #28]
   84418:	07d8      	lsls	r0, r3, #31
   8441a:	f57f ac6f 	bpl.w	83cfc <_svfprintf_r+0x3e4>
   8441e:	9819      	ldr	r0, [sp, #100]	; 0x64
   84420:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84422:	4602      	mov	r2, r0
   84424:	3301      	adds	r3, #1
   84426:	4422      	add	r2, r4
   84428:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   8442a:	2b07      	cmp	r3, #7
   8442c:	9227      	str	r2, [sp, #156]	; 0x9c
   8442e:	f8c8 4000 	str.w	r4, [r8]
   84432:	f8c8 0004 	str.w	r0, [r8, #4]
   84436:	9326      	str	r3, [sp, #152]	; 0x98
   84438:	f300 8431 	bgt.w	84c9e <_svfprintf_r+0x1386>
   8443c:	f108 0808 	add.w	r8, r8, #8
   84440:	2900      	cmp	r1, #0
   84442:	f2c0 8409 	blt.w	84c58 <_svfprintf_r+0x1340>
   84446:	9913      	ldr	r1, [sp, #76]	; 0x4c
   84448:	3301      	adds	r3, #1
   8444a:	188c      	adds	r4, r1, r2
   8444c:	2b07      	cmp	r3, #7
   8444e:	9427      	str	r4, [sp, #156]	; 0x9c
   84450:	9326      	str	r3, [sp, #152]	; 0x98
   84452:	f8c8 6000 	str.w	r6, [r8]
   84456:	f8c8 1004 	str.w	r1, [r8, #4]
   8445a:	f77f ac4d 	ble.w	83cf8 <_svfprintf_r+0x3e0>
   8445e:	aa25      	add	r2, sp, #148	; 0x94
   84460:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84462:	980c      	ldr	r0, [sp, #48]	; 0x30
   84464:	f002 fb42 	bl	86aec <__ssprint_r>
   84468:	2800      	cmp	r0, #0
   8446a:	f47f ab32 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8446e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84470:	46c8      	mov	r8, r9
   84472:	e443      	b.n	83cfc <_svfprintf_r+0x3e4>
   84474:	aa25      	add	r2, sp, #148	; 0x94
   84476:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84478:	980c      	ldr	r0, [sp, #48]	; 0x30
   8447a:	f002 fb37 	bl	86aec <__ssprint_r>
   8447e:	2800      	cmp	r0, #0
   84480:	f47f ab27 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84484:	46c8      	mov	r8, r9
   84486:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84488:	f7ff bbe5 	b.w	83c56 <_svfprintf_r+0x33e>
   8448c:	2400      	movs	r4, #0
   8448e:	2500      	movs	r5, #0
   84490:	f8cd b01c 	str.w	fp, [sp, #28]
   84494:	4649      	mov	r1, r9
   84496:	e004      	b.n	844a2 <_svfprintf_r+0xb8a>
   84498:	00087e20 	.word	0x00087e20
   8449c:	00087e34 	.word	0x00087e34
   844a0:	4631      	mov	r1, r6
   844a2:	08e2      	lsrs	r2, r4, #3
   844a4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   844a8:	08e8      	lsrs	r0, r5, #3
   844aa:	f004 0307 	and.w	r3, r4, #7
   844ae:	4605      	mov	r5, r0
   844b0:	4614      	mov	r4, r2
   844b2:	3330      	adds	r3, #48	; 0x30
   844b4:	ea54 0205 	orrs.w	r2, r4, r5
   844b8:	f801 3c01 	strb.w	r3, [r1, #-1]
   844bc:	f101 36ff 	add.w	r6, r1, #4294967295
   844c0:	d1ee      	bne.n	844a0 <_svfprintf_r+0xb88>
   844c2:	9a07      	ldr	r2, [sp, #28]
   844c4:	07d2      	lsls	r2, r2, #31
   844c6:	f57f ad59 	bpl.w	83f7c <_svfprintf_r+0x664>
   844ca:	2b30      	cmp	r3, #48	; 0x30
   844cc:	f43f ad56 	beq.w	83f7c <_svfprintf_r+0x664>
   844d0:	2330      	movs	r3, #48	; 0x30
   844d2:	3902      	subs	r1, #2
   844d4:	f806 3c01 	strb.w	r3, [r6, #-1]
   844d8:	eba9 0301 	sub.w	r3, r9, r1
   844dc:	930e      	str	r3, [sp, #56]	; 0x38
   844de:	460e      	mov	r6, r1
   844e0:	f7ff bb36 	b.w	83b50 <_svfprintf_r+0x238>
   844e4:	991f      	ldr	r1, [sp, #124]	; 0x7c
   844e6:	2900      	cmp	r1, #0
   844e8:	f77f af79 	ble.w	843de <_svfprintf_r+0xac6>
   844ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
   844ee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   844f0:	4293      	cmp	r3, r2
   844f2:	bfa8      	it	ge
   844f4:	4613      	movge	r3, r2
   844f6:	2b00      	cmp	r3, #0
   844f8:	461f      	mov	r7, r3
   844fa:	dd0b      	ble.n	84514 <_svfprintf_r+0xbfc>
   844fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   844fe:	443c      	add	r4, r7
   84500:	3301      	adds	r3, #1
   84502:	2b07      	cmp	r3, #7
   84504:	9427      	str	r4, [sp, #156]	; 0x9c
   84506:	e888 00c0 	stmia.w	r8, {r6, r7}
   8450a:	9326      	str	r3, [sp, #152]	; 0x98
   8450c:	f300 82fb 	bgt.w	84b06 <_svfprintf_r+0x11ee>
   84510:	f108 0808 	add.w	r8, r8, #8
   84514:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84516:	2f00      	cmp	r7, #0
   84518:	bfa8      	it	ge
   8451a:	1bdb      	subge	r3, r3, r7
   8451c:	2b00      	cmp	r3, #0
   8451e:	461f      	mov	r7, r3
   84520:	f340 80d7 	ble.w	846d2 <_svfprintf_r+0xdba>
   84524:	2b10      	cmp	r3, #16
   84526:	f340 8434 	ble.w	84d92 <_svfprintf_r+0x147a>
   8452a:	4dba      	ldr	r5, [pc, #744]	; (84814 <_svfprintf_r+0xefc>)
   8452c:	4642      	mov	r2, r8
   8452e:	4621      	mov	r1, r4
   84530:	46b0      	mov	r8, r6
   84532:	f04f 0b10 	mov.w	fp, #16
   84536:	462e      	mov	r6, r5
   84538:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8453a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8453c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8453e:	e004      	b.n	8454a <_svfprintf_r+0xc32>
   84540:	3208      	adds	r2, #8
   84542:	3f10      	subs	r7, #16
   84544:	2f10      	cmp	r7, #16
   84546:	f340 80b5 	ble.w	846b4 <_svfprintf_r+0xd9c>
   8454a:	3301      	adds	r3, #1
   8454c:	3110      	adds	r1, #16
   8454e:	2b07      	cmp	r3, #7
   84550:	9127      	str	r1, [sp, #156]	; 0x9c
   84552:	9326      	str	r3, [sp, #152]	; 0x98
   84554:	e882 0840 	stmia.w	r2, {r6, fp}
   84558:	ddf2      	ble.n	84540 <_svfprintf_r+0xc28>
   8455a:	aa25      	add	r2, sp, #148	; 0x94
   8455c:	4629      	mov	r1, r5
   8455e:	4620      	mov	r0, r4
   84560:	f002 fac4 	bl	86aec <__ssprint_r>
   84564:	2800      	cmp	r0, #0
   84566:	f47f aab4 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8456a:	464a      	mov	r2, r9
   8456c:	9927      	ldr	r1, [sp, #156]	; 0x9c
   8456e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84570:	e7e7      	b.n	84542 <_svfprintf_r+0xc2a>
   84572:	2d00      	cmp	r5, #0
   84574:	bf08      	it	eq
   84576:	2c0a      	cmpeq	r4, #10
   84578:	f0c0 8090 	bcc.w	8469c <_svfprintf_r+0xd84>
   8457c:	464e      	mov	r6, r9
   8457e:	4620      	mov	r0, r4
   84580:	4629      	mov	r1, r5
   84582:	220a      	movs	r2, #10
   84584:	2300      	movs	r3, #0
   84586:	f003 fa0b 	bl	879a0 <__aeabi_uldivmod>
   8458a:	3230      	adds	r2, #48	; 0x30
   8458c:	f806 2d01 	strb.w	r2, [r6, #-1]!
   84590:	4620      	mov	r0, r4
   84592:	4629      	mov	r1, r5
   84594:	2300      	movs	r3, #0
   84596:	220a      	movs	r2, #10
   84598:	f003 fa02 	bl	879a0 <__aeabi_uldivmod>
   8459c:	4604      	mov	r4, r0
   8459e:	460d      	mov	r5, r1
   845a0:	ea54 0305 	orrs.w	r3, r4, r5
   845a4:	d1eb      	bne.n	8457e <_svfprintf_r+0xc66>
   845a6:	eba9 0306 	sub.w	r3, r9, r6
   845aa:	930e      	str	r3, [sp, #56]	; 0x38
   845ac:	f7ff bad0 	b.w	83b50 <_svfprintf_r+0x238>
   845b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   845b2:	464e      	mov	r6, r9
   845b4:	930e      	str	r3, [sp, #56]	; 0x38
   845b6:	f7ff bacb 	b.w	83b50 <_svfprintf_r+0x238>
   845ba:	1e5e      	subs	r6, r3, #1
   845bc:	2e00      	cmp	r6, #0
   845be:	f77f aeca 	ble.w	84356 <_svfprintf_r+0xa3e>
   845c2:	2e10      	cmp	r6, #16
   845c4:	f340 83e3 	ble.w	84d8e <_svfprintf_r+0x1476>
   845c8:	4622      	mov	r2, r4
   845ca:	f04f 0b10 	mov.w	fp, #16
   845ce:	4d91      	ldr	r5, [pc, #580]	; (84814 <_svfprintf_r+0xefc>)
   845d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   845d2:	e004      	b.n	845de <_svfprintf_r+0xcc6>
   845d4:	3e10      	subs	r6, #16
   845d6:	2e10      	cmp	r6, #16
   845d8:	f108 0808 	add.w	r8, r8, #8
   845dc:	dd15      	ble.n	8460a <_svfprintf_r+0xcf2>
   845de:	3701      	adds	r7, #1
   845e0:	3210      	adds	r2, #16
   845e2:	2f07      	cmp	r7, #7
   845e4:	9227      	str	r2, [sp, #156]	; 0x9c
   845e6:	9726      	str	r7, [sp, #152]	; 0x98
   845e8:	e888 0820 	stmia.w	r8, {r5, fp}
   845ec:	ddf2      	ble.n	845d4 <_svfprintf_r+0xcbc>
   845ee:	aa25      	add	r2, sp, #148	; 0x94
   845f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   845f2:	4620      	mov	r0, r4
   845f4:	f002 fa7a 	bl	86aec <__ssprint_r>
   845f8:	2800      	cmp	r0, #0
   845fa:	f47f aa6a 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   845fe:	3e10      	subs	r6, #16
   84600:	2e10      	cmp	r6, #16
   84602:	46c8      	mov	r8, r9
   84604:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84606:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84608:	dce9      	bgt.n	845de <_svfprintf_r+0xcc6>
   8460a:	4614      	mov	r4, r2
   8460c:	3701      	adds	r7, #1
   8460e:	4434      	add	r4, r6
   84610:	2f07      	cmp	r7, #7
   84612:	9427      	str	r4, [sp, #156]	; 0x9c
   84614:	9726      	str	r7, [sp, #152]	; 0x98
   84616:	e888 0060 	stmia.w	r8, {r5, r6}
   8461a:	f77f ae9a 	ble.w	84352 <_svfprintf_r+0xa3a>
   8461e:	aa25      	add	r2, sp, #148	; 0x94
   84620:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84622:	980c      	ldr	r0, [sp, #48]	; 0x30
   84624:	f002 fa62 	bl	86aec <__ssprint_r>
   84628:	2800      	cmp	r0, #0
   8462a:	f47f aa52 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8462e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84630:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84632:	46c8      	mov	r8, r9
   84634:	e68f      	b.n	84356 <_svfprintf_r+0xa3e>
   84636:	3204      	adds	r2, #4
   84638:	681c      	ldr	r4, [r3, #0]
   8463a:	2500      	movs	r5, #0
   8463c:	2301      	movs	r3, #1
   8463e:	920f      	str	r2, [sp, #60]	; 0x3c
   84640:	f7ff ba68 	b.w	83b14 <_svfprintf_r+0x1fc>
   84644:	681c      	ldr	r4, [r3, #0]
   84646:	3304      	adds	r3, #4
   84648:	930f      	str	r3, [sp, #60]	; 0x3c
   8464a:	2500      	movs	r5, #0
   8464c:	e42a      	b.n	83ea4 <_svfprintf_r+0x58c>
   8464e:	681c      	ldr	r4, [r3, #0]
   84650:	3304      	adds	r3, #4
   84652:	17e5      	asrs	r5, r4, #31
   84654:	4622      	mov	r2, r4
   84656:	930f      	str	r3, [sp, #60]	; 0x3c
   84658:	462b      	mov	r3, r5
   8465a:	2a00      	cmp	r2, #0
   8465c:	f173 0300 	sbcs.w	r3, r3, #0
   84660:	f6bf ac68 	bge.w	83f34 <_svfprintf_r+0x61c>
   84664:	272d      	movs	r7, #45	; 0x2d
   84666:	4264      	negs	r4, r4
   84668:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8466c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   84670:	2301      	movs	r3, #1
   84672:	f7ff ba53 	b.w	83b1c <_svfprintf_r+0x204>
   84676:	990f      	ldr	r1, [sp, #60]	; 0x3c
   84678:	2500      	movs	r5, #0
   8467a:	460a      	mov	r2, r1
   8467c:	3204      	adds	r2, #4
   8467e:	680c      	ldr	r4, [r1, #0]
   84680:	920f      	str	r2, [sp, #60]	; 0x3c
   84682:	f7ff ba47 	b.w	83b14 <_svfprintf_r+0x1fc>
   84686:	4614      	mov	r4, r2
   84688:	3301      	adds	r3, #1
   8468a:	4434      	add	r4, r6
   8468c:	2b07      	cmp	r3, #7
   8468e:	9427      	str	r4, [sp, #156]	; 0x9c
   84690:	9326      	str	r3, [sp, #152]	; 0x98
   84692:	e888 0060 	stmia.w	r8, {r5, r6}
   84696:	f77f ab2f 	ble.w	83cf8 <_svfprintf_r+0x3e0>
   8469a:	e6e0      	b.n	8445e <_svfprintf_r+0xb46>
   8469c:	f8dd b01c 	ldr.w	fp, [sp, #28]
   846a0:	2301      	movs	r3, #1
   846a2:	ae42      	add	r6, sp, #264	; 0x108
   846a4:	3430      	adds	r4, #48	; 0x30
   846a6:	f8cd b01c 	str.w	fp, [sp, #28]
   846aa:	f806 4d41 	strb.w	r4, [r6, #-65]!
   846ae:	930e      	str	r3, [sp, #56]	; 0x38
   846b0:	f7ff ba4e 	b.w	83b50 <_svfprintf_r+0x238>
   846b4:	4635      	mov	r5, r6
   846b6:	460c      	mov	r4, r1
   846b8:	4646      	mov	r6, r8
   846ba:	4690      	mov	r8, r2
   846bc:	3301      	adds	r3, #1
   846be:	443c      	add	r4, r7
   846c0:	2b07      	cmp	r3, #7
   846c2:	9427      	str	r4, [sp, #156]	; 0x9c
   846c4:	9326      	str	r3, [sp, #152]	; 0x98
   846c6:	e888 00a0 	stmia.w	r8, {r5, r7}
   846ca:	f300 8246 	bgt.w	84b5a <_svfprintf_r+0x1242>
   846ce:	f108 0808 	add.w	r8, r8, #8
   846d2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   846d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   846d6:	429a      	cmp	r2, r3
   846d8:	db45      	blt.n	84766 <_svfprintf_r+0xe4e>
   846da:	9b07      	ldr	r3, [sp, #28]
   846dc:	07d9      	lsls	r1, r3, #31
   846de:	d442      	bmi.n	84766 <_svfprintf_r+0xe4e>
   846e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   846e2:	9812      	ldr	r0, [sp, #72]	; 0x48
   846e4:	1a9a      	subs	r2, r3, r2
   846e6:	1a1d      	subs	r5, r3, r0
   846e8:	4295      	cmp	r5, r2
   846ea:	bfa8      	it	ge
   846ec:	4615      	movge	r5, r2
   846ee:	2d00      	cmp	r5, #0
   846f0:	dd0e      	ble.n	84710 <_svfprintf_r+0xdf8>
   846f2:	9926      	ldr	r1, [sp, #152]	; 0x98
   846f4:	4406      	add	r6, r0
   846f6:	3101      	adds	r1, #1
   846f8:	442c      	add	r4, r5
   846fa:	2907      	cmp	r1, #7
   846fc:	f8c8 6000 	str.w	r6, [r8]
   84700:	9427      	str	r4, [sp, #156]	; 0x9c
   84702:	f8c8 5004 	str.w	r5, [r8, #4]
   84706:	9126      	str	r1, [sp, #152]	; 0x98
   84708:	f300 8216 	bgt.w	84b38 <_svfprintf_r+0x1220>
   8470c:	f108 0808 	add.w	r8, r8, #8
   84710:	2d00      	cmp	r5, #0
   84712:	bfb4      	ite	lt
   84714:	4616      	movlt	r6, r2
   84716:	1b56      	subge	r6, r2, r5
   84718:	2e00      	cmp	r6, #0
   8471a:	f77f aaef 	ble.w	83cfc <_svfprintf_r+0x3e4>
   8471e:	2e10      	cmp	r6, #16
   84720:	f340 82f3 	ble.w	84d0a <_svfprintf_r+0x13f2>
   84724:	4622      	mov	r2, r4
   84726:	2710      	movs	r7, #16
   84728:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8472a:	4d3a      	ldr	r5, [pc, #232]	; (84814 <_svfprintf_r+0xefc>)
   8472c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   84730:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84732:	e004      	b.n	8473e <_svfprintf_r+0xe26>
   84734:	f108 0808 	add.w	r8, r8, #8
   84738:	3e10      	subs	r6, #16
   8473a:	2e10      	cmp	r6, #16
   8473c:	dda3      	ble.n	84686 <_svfprintf_r+0xd6e>
   8473e:	3301      	adds	r3, #1
   84740:	3210      	adds	r2, #16
   84742:	2b07      	cmp	r3, #7
   84744:	9227      	str	r2, [sp, #156]	; 0x9c
   84746:	9326      	str	r3, [sp, #152]	; 0x98
   84748:	e888 00a0 	stmia.w	r8, {r5, r7}
   8474c:	ddf2      	ble.n	84734 <_svfprintf_r+0xe1c>
   8474e:	aa25      	add	r2, sp, #148	; 0x94
   84750:	4621      	mov	r1, r4
   84752:	4658      	mov	r0, fp
   84754:	f002 f9ca 	bl	86aec <__ssprint_r>
   84758:	2800      	cmp	r0, #0
   8475a:	f47f a9ba 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   8475e:	46c8      	mov	r8, r9
   84760:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84762:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84764:	e7e8      	b.n	84738 <_svfprintf_r+0xe20>
   84766:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84768:	9819      	ldr	r0, [sp, #100]	; 0x64
   8476a:	3301      	adds	r3, #1
   8476c:	991a      	ldr	r1, [sp, #104]	; 0x68
   8476e:	4404      	add	r4, r0
   84770:	2b07      	cmp	r3, #7
   84772:	9427      	str	r4, [sp, #156]	; 0x9c
   84774:	f8c8 1000 	str.w	r1, [r8]
   84778:	f8c8 0004 	str.w	r0, [r8, #4]
   8477c:	9326      	str	r3, [sp, #152]	; 0x98
   8477e:	f300 81cf 	bgt.w	84b20 <_svfprintf_r+0x1208>
   84782:	f108 0808 	add.w	r8, r8, #8
   84786:	e7ab      	b.n	846e0 <_svfprintf_r+0xdc8>
   84788:	9b07      	ldr	r3, [sp, #28]
   8478a:	07da      	lsls	r2, r3, #31
   8478c:	f53f adad 	bmi.w	842ea <_svfprintf_r+0x9d2>
   84790:	2301      	movs	r3, #1
   84792:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84794:	441c      	add	r4, r3
   84796:	441f      	add	r7, r3
   84798:	2f07      	cmp	r7, #7
   8479a:	9427      	str	r4, [sp, #156]	; 0x9c
   8479c:	f8c8 6000 	str.w	r6, [r8]
   847a0:	9726      	str	r7, [sp, #152]	; 0x98
   847a2:	f8c8 3004 	str.w	r3, [r8, #4]
   847a6:	f77f add4 	ble.w	84352 <_svfprintf_r+0xa3a>
   847aa:	aa25      	add	r2, sp, #148	; 0x94
   847ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
   847ae:	980c      	ldr	r0, [sp, #48]	; 0x30
   847b0:	f002 f99c 	bl	86aec <__ssprint_r>
   847b4:	2800      	cmp	r0, #0
   847b6:	f47f a98c 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   847ba:	46c8      	mov	r8, r9
   847bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   847be:	9f26      	ldr	r7, [sp, #152]	; 0x98
   847c0:	e5c9      	b.n	84356 <_svfprintf_r+0xa3e>
   847c2:	aa25      	add	r2, sp, #148	; 0x94
   847c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   847c6:	980c      	ldr	r0, [sp, #48]	; 0x30
   847c8:	f002 f990 	bl	86aec <__ssprint_r>
   847cc:	2800      	cmp	r0, #0
   847ce:	f47f a980 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   847d2:	46c8      	mov	r8, r9
   847d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   847d6:	9f26      	ldr	r7, [sp, #152]	; 0x98
   847d8:	e596      	b.n	84308 <_svfprintf_r+0x9f0>
   847da:	aa25      	add	r2, sp, #148	; 0x94
   847dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   847de:	980c      	ldr	r0, [sp, #48]	; 0x30
   847e0:	f002 f984 	bl	86aec <__ssprint_r>
   847e4:	2800      	cmp	r0, #0
   847e6:	f47f a974 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   847ea:	46c8      	mov	r8, r9
   847ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   847ee:	9f26      	ldr	r7, [sp, #152]	; 0x98
   847f0:	e599      	b.n	84326 <_svfprintf_r+0xa0e>
   847f2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   847f4:	3407      	adds	r4, #7
   847f6:	f024 0407 	bic.w	r4, r4, #7
   847fa:	f104 0108 	add.w	r1, r4, #8
   847fe:	e9d4 2300 	ldrd	r2, r3, [r4]
   84802:	910f      	str	r1, [sp, #60]	; 0x3c
   84804:	4614      	mov	r4, r2
   84806:	461d      	mov	r5, r3
   84808:	f7ff bb8f 	b.w	83f2a <_svfprintf_r+0x612>
   8480c:	464e      	mov	r6, r9
   8480e:	f7ff b99f 	b.w	83b50 <_svfprintf_r+0x238>
   84812:	bf00      	nop
   84814:	00087e34 	.word	0x00087e34
   84818:	aa25      	add	r2, sp, #148	; 0x94
   8481a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8481c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8481e:	f002 f965 	bl	86aec <__ssprint_r>
   84822:	2800      	cmp	r0, #0
   84824:	f47f a955 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84828:	46c8      	mov	r8, r9
   8482a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8482c:	f7ff ba16 	b.w	83c5c <_svfprintf_r+0x344>
   84830:	9c15      	ldr	r4, [sp, #84]	; 0x54
   84832:	4622      	mov	r2, r4
   84834:	4620      	mov	r0, r4
   84836:	9c14      	ldr	r4, [sp, #80]	; 0x50
   84838:	4623      	mov	r3, r4
   8483a:	4621      	mov	r1, r4
   8483c:	f003 f872 	bl	87924 <__aeabi_dcmpun>
   84840:	2800      	cmp	r0, #0
   84842:	f040 8273 	bne.w	84d2c <_svfprintf_r+0x1414>
   84846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84848:	3301      	adds	r3, #1
   8484a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8484c:	f023 0320 	bic.w	r3, r3, #32
   84850:	930e      	str	r3, [sp, #56]	; 0x38
   84852:	f000 819c 	beq.w	84b8e <_svfprintf_r+0x1276>
   84856:	2b47      	cmp	r3, #71	; 0x47
   84858:	f000 80d6 	beq.w	84a08 <_svfprintf_r+0x10f0>
   8485c:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   84860:	9307      	str	r3, [sp, #28]
   84862:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84864:	1e1f      	subs	r7, r3, #0
   84866:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84868:	9308      	str	r3, [sp, #32]
   8486a:	bfb7      	itett	lt
   8486c:	463b      	movlt	r3, r7
   8486e:	2300      	movge	r3, #0
   84870:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   84874:	232d      	movlt	r3, #45	; 0x2d
   84876:	9310      	str	r3, [sp, #64]	; 0x40
   84878:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8487a:	2b66      	cmp	r3, #102	; 0x66
   8487c:	f000 8190 	beq.w	84ba0 <_svfprintf_r+0x1288>
   84880:	2b46      	cmp	r3, #70	; 0x46
   84882:	f000 80a4 	beq.w	849ce <_svfprintf_r+0x10b6>
   84886:	2002      	movs	r0, #2
   84888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8488a:	a923      	add	r1, sp, #140	; 0x8c
   8488c:	2b45      	cmp	r3, #69	; 0x45
   8488e:	bf0a      	itet	eq
   84890:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   84892:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   84894:	1c5d      	addeq	r5, r3, #1
   84896:	e88d 0021 	stmia.w	sp, {r0, r5}
   8489a:	9104      	str	r1, [sp, #16]
   8489c:	a820      	add	r0, sp, #128	; 0x80
   8489e:	a91f      	add	r1, sp, #124	; 0x7c
   848a0:	463b      	mov	r3, r7
   848a2:	9003      	str	r0, [sp, #12]
   848a4:	9a08      	ldr	r2, [sp, #32]
   848a6:	9102      	str	r1, [sp, #8]
   848a8:	980c      	ldr	r0, [sp, #48]	; 0x30
   848aa:	f000 fb59 	bl	84f60 <_dtoa_r>
   848ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
   848b0:	4606      	mov	r6, r0
   848b2:	2b67      	cmp	r3, #103	; 0x67
   848b4:	f040 81ba 	bne.w	84c2c <_svfprintf_r+0x1314>
   848b8:	f01b 0f01 	tst.w	fp, #1
   848bc:	f000 8223 	beq.w	84d06 <_svfprintf_r+0x13ee>
   848c0:	1974      	adds	r4, r6, r5
   848c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
   848c4:	9808      	ldr	r0, [sp, #32]
   848c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   848c8:	4639      	mov	r1, r7
   848ca:	f002 fff9 	bl	878c0 <__aeabi_dcmpeq>
   848ce:	2800      	cmp	r0, #0
   848d0:	f040 8124 	bne.w	84b1c <_svfprintf_r+0x1204>
   848d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   848d6:	42a3      	cmp	r3, r4
   848d8:	d206      	bcs.n	848e8 <_svfprintf_r+0xfd0>
   848da:	2130      	movs	r1, #48	; 0x30
   848dc:	1c5a      	adds	r2, r3, #1
   848de:	9223      	str	r2, [sp, #140]	; 0x8c
   848e0:	7019      	strb	r1, [r3, #0]
   848e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   848e4:	429c      	cmp	r4, r3
   848e6:	d8f9      	bhi.n	848dc <_svfprintf_r+0xfc4>
   848e8:	1b9b      	subs	r3, r3, r6
   848ea:	9313      	str	r3, [sp, #76]	; 0x4c
   848ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   848ee:	2b47      	cmp	r3, #71	; 0x47
   848f0:	f000 80a2 	beq.w	84a38 <_svfprintf_r+0x1120>
   848f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   848f6:	2b65      	cmp	r3, #101	; 0x65
   848f8:	f340 81a7 	ble.w	84c4a <_svfprintf_r+0x1332>
   848fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   848fe:	2b66      	cmp	r3, #102	; 0x66
   84900:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   84902:	9312      	str	r3, [sp, #72]	; 0x48
   84904:	f000 8171 	beq.w	84bea <_svfprintf_r+0x12d2>
   84908:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8490a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8490c:	4619      	mov	r1, r3
   8490e:	4291      	cmp	r1, r2
   84910:	f300 815d 	bgt.w	84bce <_svfprintf_r+0x12b6>
   84914:	f01b 0f01 	tst.w	fp, #1
   84918:	f040 81f0 	bne.w	84cfc <_svfprintf_r+0x13e4>
   8491c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   84920:	9308      	str	r3, [sp, #32]
   84922:	2367      	movs	r3, #103	; 0x67
   84924:	920e      	str	r2, [sp, #56]	; 0x38
   84926:	9311      	str	r3, [sp, #68]	; 0x44
   84928:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8492a:	2b00      	cmp	r3, #0
   8492c:	d17d      	bne.n	84a2a <_svfprintf_r+0x1112>
   8492e:	930a      	str	r3, [sp, #40]	; 0x28
   84930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   84934:	f7ff b914 	b.w	83b60 <_svfprintf_r+0x248>
   84938:	f024 0407 	bic.w	r4, r4, #7
   8493c:	6823      	ldr	r3, [r4, #0]
   8493e:	9315      	str	r3, [sp, #84]	; 0x54
   84940:	6863      	ldr	r3, [r4, #4]
   84942:	9314      	str	r3, [sp, #80]	; 0x50
   84944:	f104 0308 	add.w	r3, r4, #8
   84948:	930f      	str	r3, [sp, #60]	; 0x3c
   8494a:	f7ff bb2f 	b.w	83fac <_svfprintf_r+0x694>
   8494e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84950:	6813      	ldr	r3, [r2, #0]
   84952:	3204      	adds	r2, #4
   84954:	920f      	str	r2, [sp, #60]	; 0x3c
   84956:	9a09      	ldr	r2, [sp, #36]	; 0x24
   84958:	601a      	str	r2, [r3, #0]
   8495a:	f7ff b804 	b.w	83966 <_svfprintf_r+0x4e>
   8495e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84960:	4daf      	ldr	r5, [pc, #700]	; (84c20 <_svfprintf_r+0x1308>)
   84962:	f7ff b9ad 	b.w	83cc0 <_svfprintf_r+0x3a8>
   84966:	aa25      	add	r2, sp, #148	; 0x94
   84968:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8496a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8496c:	f002 f8be 	bl	86aec <__ssprint_r>
   84970:	2800      	cmp	r0, #0
   84972:	f47f a8ae 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84976:	46c8      	mov	r8, r9
   84978:	e431      	b.n	841de <_svfprintf_r+0x8c6>
   8497a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8497c:	4613      	mov	r3, r2
   8497e:	3304      	adds	r3, #4
   84980:	930f      	str	r3, [sp, #60]	; 0x3c
   84982:	9b09      	ldr	r3, [sp, #36]	; 0x24
   84984:	6811      	ldr	r1, [r2, #0]
   84986:	17dd      	asrs	r5, r3, #31
   84988:	461a      	mov	r2, r3
   8498a:	462b      	mov	r3, r5
   8498c:	e9c1 2300 	strd	r2, r3, [r1]
   84990:	f7fe bfe9 	b.w	83966 <_svfprintf_r+0x4e>
   84994:	aa25      	add	r2, sp, #148	; 0x94
   84996:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84998:	980c      	ldr	r0, [sp, #48]	; 0x30
   8499a:	f002 f8a7 	bl	86aec <__ssprint_r>
   8499e:	2800      	cmp	r0, #0
   849a0:	f47f a897 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   849a4:	46c8      	mov	r8, r9
   849a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   849a8:	e432      	b.n	84210 <_svfprintf_r+0x8f8>
   849aa:	f108 0808 	add.w	r8, r8, #8
   849ae:	e52f      	b.n	84410 <_svfprintf_r+0xaf8>
   849b0:	2140      	movs	r1, #64	; 0x40
   849b2:	980c      	ldr	r0, [sp, #48]	; 0x30
   849b4:	f001 fa22 	bl	85dfc <_malloc_r>
   849b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   849ba:	6010      	str	r0, [r2, #0]
   849bc:	6110      	str	r0, [r2, #16]
   849be:	2800      	cmp	r0, #0
   849c0:	f000 8214 	beq.w	84dec <_svfprintf_r+0x14d4>
   849c4:	2340      	movs	r3, #64	; 0x40
   849c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   849c8:	6153      	str	r3, [r2, #20]
   849ca:	f7fe bfbc 	b.w	83946 <_svfprintf_r+0x2e>
   849ce:	2003      	movs	r0, #3
   849d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   849d2:	a923      	add	r1, sp, #140	; 0x8c
   849d4:	e88d 0011 	stmia.w	sp, {r0, r4}
   849d8:	9104      	str	r1, [sp, #16]
   849da:	a820      	add	r0, sp, #128	; 0x80
   849dc:	a91f      	add	r1, sp, #124	; 0x7c
   849de:	9003      	str	r0, [sp, #12]
   849e0:	9a08      	ldr	r2, [sp, #32]
   849e2:	463b      	mov	r3, r7
   849e4:	9102      	str	r1, [sp, #8]
   849e6:	980c      	ldr	r0, [sp, #48]	; 0x30
   849e8:	f000 faba 	bl	84f60 <_dtoa_r>
   849ec:	4625      	mov	r5, r4
   849ee:	4606      	mov	r6, r0
   849f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   849f2:	1974      	adds	r4, r6, r5
   849f4:	2b46      	cmp	r3, #70	; 0x46
   849f6:	f47f af64 	bne.w	848c2 <_svfprintf_r+0xfaa>
   849fa:	7833      	ldrb	r3, [r6, #0]
   849fc:	2b30      	cmp	r3, #48	; 0x30
   849fe:	f000 8187 	beq.w	84d10 <_svfprintf_r+0x13f8>
   84a02:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   84a04:	442c      	add	r4, r5
   84a06:	e75c      	b.n	848c2 <_svfprintf_r+0xfaa>
   84a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84a0a:	2b00      	cmp	r3, #0
   84a0c:	bf08      	it	eq
   84a0e:	2301      	moveq	r3, #1
   84a10:	930a      	str	r3, [sp, #40]	; 0x28
   84a12:	e723      	b.n	8485c <_svfprintf_r+0xf44>
   84a14:	4630      	mov	r0, r6
   84a16:	950a      	str	r5, [sp, #40]	; 0x28
   84a18:	f7fe ff50 	bl	838bc <strlen>
   84a1c:	940f      	str	r4, [sp, #60]	; 0x3c
   84a1e:	900e      	str	r0, [sp, #56]	; 0x38
   84a20:	f8cd b01c 	str.w	fp, [sp, #28]
   84a24:	4603      	mov	r3, r0
   84a26:	f7ff b9e7 	b.w	83df8 <_svfprintf_r+0x4e0>
   84a2a:	272d      	movs	r7, #45	; 0x2d
   84a2c:	2300      	movs	r3, #0
   84a2e:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   84a32:	930a      	str	r3, [sp, #40]	; 0x28
   84a34:	f7ff b895 	b.w	83b62 <_svfprintf_r+0x24a>
   84a38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   84a3a:	461a      	mov	r2, r3
   84a3c:	9312      	str	r3, [sp, #72]	; 0x48
   84a3e:	3303      	adds	r3, #3
   84a40:	db04      	blt.n	84a4c <_svfprintf_r+0x1134>
   84a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84a44:	4619      	mov	r1, r3
   84a46:	4291      	cmp	r1, r2
   84a48:	f6bf af5e 	bge.w	84908 <_svfprintf_r+0xff0>
   84a4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84a4e:	3b02      	subs	r3, #2
   84a50:	9311      	str	r3, [sp, #68]	; 0x44
   84a52:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84a54:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   84a58:	3b01      	subs	r3, #1
   84a5a:	2b00      	cmp	r3, #0
   84a5c:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   84a60:	bfb4      	ite	lt
   84a62:	222d      	movlt	r2, #45	; 0x2d
   84a64:	222b      	movge	r2, #43	; 0x2b
   84a66:	931f      	str	r3, [sp, #124]	; 0x7c
   84a68:	bfb8      	it	lt
   84a6a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   84a6c:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   84a70:	bfb8      	it	lt
   84a72:	f1c3 0301 	rsblt	r3, r3, #1
   84a76:	2b09      	cmp	r3, #9
   84a78:	f340 811f 	ble.w	84cba <_svfprintf_r+0x13a2>
   84a7c:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   84a80:	4601      	mov	r1, r0
   84a82:	4c68      	ldr	r4, [pc, #416]	; (84c24 <_svfprintf_r+0x130c>)
   84a84:	e000      	b.n	84a88 <_svfprintf_r+0x1170>
   84a86:	4611      	mov	r1, r2
   84a88:	fb84 5203 	smull	r5, r2, r4, r3
   84a8c:	17dd      	asrs	r5, r3, #31
   84a8e:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   84a92:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   84a96:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   84a9a:	3230      	adds	r2, #48	; 0x30
   84a9c:	2d09      	cmp	r5, #9
   84a9e:	f801 2c01 	strb.w	r2, [r1, #-1]
   84aa2:	462b      	mov	r3, r5
   84aa4:	f101 32ff 	add.w	r2, r1, #4294967295
   84aa8:	dced      	bgt.n	84a86 <_svfprintf_r+0x116e>
   84aaa:	3330      	adds	r3, #48	; 0x30
   84aac:	3902      	subs	r1, #2
   84aae:	b2dc      	uxtb	r4, r3
   84ab0:	4288      	cmp	r0, r1
   84ab2:	f802 4c01 	strb.w	r4, [r2, #-1]
   84ab6:	f240 8192 	bls.w	84dde <_svfprintf_r+0x14c6>
   84aba:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   84abe:	4613      	mov	r3, r2
   84ac0:	e001      	b.n	84ac6 <_svfprintf_r+0x11ae>
   84ac2:	f813 4b01 	ldrb.w	r4, [r3], #1
   84ac6:	4283      	cmp	r3, r0
   84ac8:	f801 4b01 	strb.w	r4, [r1], #1
   84acc:	d1f9      	bne.n	84ac2 <_svfprintf_r+0x11aa>
   84ace:	3301      	adds	r3, #1
   84ad0:	1a9b      	subs	r3, r3, r2
   84ad2:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   84ad6:	4413      	add	r3, r2
   84ad8:	aa21      	add	r2, sp, #132	; 0x84
   84ada:	1a9b      	subs	r3, r3, r2
   84adc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   84ade:	931b      	str	r3, [sp, #108]	; 0x6c
   84ae0:	2a01      	cmp	r2, #1
   84ae2:	4413      	add	r3, r2
   84ae4:	930e      	str	r3, [sp, #56]	; 0x38
   84ae6:	f340 8148 	ble.w	84d7a <_svfprintf_r+0x1462>
   84aea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84aec:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84aee:	4413      	add	r3, r2
   84af0:	930e      	str	r3, [sp, #56]	; 0x38
   84af2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84af6:	9308      	str	r3, [sp, #32]
   84af8:	2300      	movs	r3, #0
   84afa:	9312      	str	r3, [sp, #72]	; 0x48
   84afc:	e714      	b.n	84928 <_svfprintf_r+0x1010>
   84afe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84b00:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84b02:	f7ff b876 	b.w	83bf2 <_svfprintf_r+0x2da>
   84b06:	aa25      	add	r2, sp, #148	; 0x94
   84b08:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84b0a:	980c      	ldr	r0, [sp, #48]	; 0x30
   84b0c:	f001 ffee 	bl	86aec <__ssprint_r>
   84b10:	2800      	cmp	r0, #0
   84b12:	f47e afde 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84b16:	46c8      	mov	r8, r9
   84b18:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84b1a:	e4fb      	b.n	84514 <_svfprintf_r+0xbfc>
   84b1c:	4623      	mov	r3, r4
   84b1e:	e6e3      	b.n	848e8 <_svfprintf_r+0xfd0>
   84b20:	aa25      	add	r2, sp, #148	; 0x94
   84b22:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84b24:	980c      	ldr	r0, [sp, #48]	; 0x30
   84b26:	f001 ffe1 	bl	86aec <__ssprint_r>
   84b2a:	2800      	cmp	r0, #0
   84b2c:	f47e afd1 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84b30:	46c8      	mov	r8, r9
   84b32:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   84b34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84b36:	e5d3      	b.n	846e0 <_svfprintf_r+0xdc8>
   84b38:	aa25      	add	r2, sp, #148	; 0x94
   84b3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84b3c:	980c      	ldr	r0, [sp, #48]	; 0x30
   84b3e:	f001 ffd5 	bl	86aec <__ssprint_r>
   84b42:	2800      	cmp	r0, #0
   84b44:	f47e afc5 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84b48:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   84b4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84b4c:	46c8      	mov	r8, r9
   84b4e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84b50:	1a9a      	subs	r2, r3, r2
   84b52:	e5dd      	b.n	84710 <_svfprintf_r+0xdf8>
   84b54:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84b56:	f7ff b8fe 	b.w	83d56 <_svfprintf_r+0x43e>
   84b5a:	aa25      	add	r2, sp, #148	; 0x94
   84b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84b5e:	980c      	ldr	r0, [sp, #48]	; 0x30
   84b60:	f001 ffc4 	bl	86aec <__ssprint_r>
   84b64:	2800      	cmp	r0, #0
   84b66:	f47e afb4 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84b6a:	46c8      	mov	r8, r9
   84b6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84b6e:	e5b0      	b.n	846d2 <_svfprintf_r+0xdba>
   84b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84b72:	4637      	mov	r7, r6
   84b74:	2b06      	cmp	r3, #6
   84b76:	bf28      	it	cs
   84b78:	2306      	movcs	r3, #6
   84b7a:	960a      	str	r6, [sp, #40]	; 0x28
   84b7c:	9612      	str	r6, [sp, #72]	; 0x48
   84b7e:	9308      	str	r3, [sp, #32]
   84b80:	940f      	str	r4, [sp, #60]	; 0x3c
   84b82:	f8cd b01c 	str.w	fp, [sp, #28]
   84b86:	930e      	str	r3, [sp, #56]	; 0x38
   84b88:	4e27      	ldr	r6, [pc, #156]	; (84c28 <_svfprintf_r+0x1310>)
   84b8a:	f7fe bfe9 	b.w	83b60 <_svfprintf_r+0x248>
   84b8e:	2306      	movs	r3, #6
   84b90:	930a      	str	r3, [sp, #40]	; 0x28
   84b92:	e663      	b.n	8485c <_svfprintf_r+0xf44>
   84b94:	232d      	movs	r3, #45	; 0x2d
   84b96:	461f      	mov	r7, r3
   84b98:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   84b9c:	f7ff ba28 	b.w	83ff0 <_svfprintf_r+0x6d8>
   84ba0:	2003      	movs	r0, #3
   84ba2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84ba4:	a923      	add	r1, sp, #140	; 0x8c
   84ba6:	e88d 0011 	stmia.w	sp, {r0, r4}
   84baa:	9104      	str	r1, [sp, #16]
   84bac:	a820      	add	r0, sp, #128	; 0x80
   84bae:	a91f      	add	r1, sp, #124	; 0x7c
   84bb0:	9003      	str	r0, [sp, #12]
   84bb2:	9a08      	ldr	r2, [sp, #32]
   84bb4:	463b      	mov	r3, r7
   84bb6:	9102      	str	r1, [sp, #8]
   84bb8:	980c      	ldr	r0, [sp, #48]	; 0x30
   84bba:	f000 f9d1 	bl	84f60 <_dtoa_r>
   84bbe:	4625      	mov	r5, r4
   84bc0:	4606      	mov	r6, r0
   84bc2:	1904      	adds	r4, r0, r4
   84bc4:	e719      	b.n	849fa <_svfprintf_r+0x10e2>
   84bc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84bc8:	4d15      	ldr	r5, [pc, #84]	; (84c20 <_svfprintf_r+0x1308>)
   84bca:	f7ff bb7e 	b.w	842ca <_svfprintf_r+0x9b2>
   84bce:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84bd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84bd2:	4413      	add	r3, r2
   84bd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84bd6:	930e      	str	r3, [sp, #56]	; 0x38
   84bd8:	2a00      	cmp	r2, #0
   84bda:	f340 80c7 	ble.w	84d6c <_svfprintf_r+0x1454>
   84bde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84be2:	9308      	str	r3, [sp, #32]
   84be4:	2367      	movs	r3, #103	; 0x67
   84be6:	9311      	str	r3, [sp, #68]	; 0x44
   84be8:	e69e      	b.n	84928 <_svfprintf_r+0x1010>
   84bea:	2b00      	cmp	r3, #0
   84bec:	f340 80e1 	ble.w	84db2 <_svfprintf_r+0x149a>
   84bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84bf2:	2a00      	cmp	r2, #0
   84bf4:	f040 80b0 	bne.w	84d58 <_svfprintf_r+0x1440>
   84bf8:	f01b 0f01 	tst.w	fp, #1
   84bfc:	f040 80ac 	bne.w	84d58 <_svfprintf_r+0x1440>
   84c00:	9308      	str	r3, [sp, #32]
   84c02:	930e      	str	r3, [sp, #56]	; 0x38
   84c04:	e690      	b.n	84928 <_svfprintf_r+0x1010>
   84c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84c08:	940f      	str	r4, [sp, #60]	; 0x3c
   84c0a:	9308      	str	r3, [sp, #32]
   84c0c:	930e      	str	r3, [sp, #56]	; 0x38
   84c0e:	900a      	str	r0, [sp, #40]	; 0x28
   84c10:	f8cd b01c 	str.w	fp, [sp, #28]
   84c14:	9012      	str	r0, [sp, #72]	; 0x48
   84c16:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   84c1a:	f7fe bfa1 	b.w	83b60 <_svfprintf_r+0x248>
   84c1e:	bf00      	nop
   84c20:	00087e34 	.word	0x00087e34
   84c24:	66666667 	.word	0x66666667
   84c28:	00087e18 	.word	0x00087e18
   84c2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84c2e:	2b47      	cmp	r3, #71	; 0x47
   84c30:	f47f ae46 	bne.w	848c0 <_svfprintf_r+0xfa8>
   84c34:	f01b 0f01 	tst.w	fp, #1
   84c38:	f47f aeda 	bne.w	849f0 <_svfprintf_r+0x10d8>
   84c3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   84c3e:	1b9b      	subs	r3, r3, r6
   84c40:	9313      	str	r3, [sp, #76]	; 0x4c
   84c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84c44:	2b47      	cmp	r3, #71	; 0x47
   84c46:	f43f aef7 	beq.w	84a38 <_svfprintf_r+0x1120>
   84c4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   84c4c:	9312      	str	r3, [sp, #72]	; 0x48
   84c4e:	e700      	b.n	84a52 <_svfprintf_r+0x113a>
   84c50:	2000      	movs	r0, #0
   84c52:	900a      	str	r0, [sp, #40]	; 0x28
   84c54:	f7fe bebc 	b.w	839d0 <_svfprintf_r+0xb8>
   84c58:	424f      	negs	r7, r1
   84c5a:	3110      	adds	r1, #16
   84c5c:	da35      	bge.n	84cca <_svfprintf_r+0x13b2>
   84c5e:	2410      	movs	r4, #16
   84c60:	4d6a      	ldr	r5, [pc, #424]	; (84e0c <_svfprintf_r+0x14f4>)
   84c62:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   84c66:	e004      	b.n	84c72 <_svfprintf_r+0x135a>
   84c68:	f108 0808 	add.w	r8, r8, #8
   84c6c:	3f10      	subs	r7, #16
   84c6e:	2f10      	cmp	r7, #16
   84c70:	dd2c      	ble.n	84ccc <_svfprintf_r+0x13b4>
   84c72:	3301      	adds	r3, #1
   84c74:	3210      	adds	r2, #16
   84c76:	2b07      	cmp	r3, #7
   84c78:	9227      	str	r2, [sp, #156]	; 0x9c
   84c7a:	9326      	str	r3, [sp, #152]	; 0x98
   84c7c:	f8c8 5000 	str.w	r5, [r8]
   84c80:	f8c8 4004 	str.w	r4, [r8, #4]
   84c84:	ddf0      	ble.n	84c68 <_svfprintf_r+0x1350>
   84c86:	aa25      	add	r2, sp, #148	; 0x94
   84c88:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84c8a:	4658      	mov	r0, fp
   84c8c:	f001 ff2e 	bl	86aec <__ssprint_r>
   84c90:	2800      	cmp	r0, #0
   84c92:	f47e af1e 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84c96:	46c8      	mov	r8, r9
   84c98:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84c9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84c9c:	e7e6      	b.n	84c6c <_svfprintf_r+0x1354>
   84c9e:	aa25      	add	r2, sp, #148	; 0x94
   84ca0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84ca2:	980c      	ldr	r0, [sp, #48]	; 0x30
   84ca4:	f001 ff22 	bl	86aec <__ssprint_r>
   84ca8:	2800      	cmp	r0, #0
   84caa:	f47e af12 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84cae:	46c8      	mov	r8, r9
   84cb0:	991f      	ldr	r1, [sp, #124]	; 0x7c
   84cb2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84cb4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84cb6:	f7ff bbc3 	b.w	84440 <_svfprintf_r+0xb28>
   84cba:	2230      	movs	r2, #48	; 0x30
   84cbc:	4413      	add	r3, r2
   84cbe:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   84cc2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   84cc6:	ab22      	add	r3, sp, #136	; 0x88
   84cc8:	e706      	b.n	84ad8 <_svfprintf_r+0x11c0>
   84cca:	4d50      	ldr	r5, [pc, #320]	; (84e0c <_svfprintf_r+0x14f4>)
   84ccc:	3301      	adds	r3, #1
   84cce:	443a      	add	r2, r7
   84cd0:	2b07      	cmp	r3, #7
   84cd2:	e888 00a0 	stmia.w	r8, {r5, r7}
   84cd6:	9227      	str	r2, [sp, #156]	; 0x9c
   84cd8:	9326      	str	r3, [sp, #152]	; 0x98
   84cda:	f108 0808 	add.w	r8, r8, #8
   84cde:	f77f abb2 	ble.w	84446 <_svfprintf_r+0xb2e>
   84ce2:	aa25      	add	r2, sp, #148	; 0x94
   84ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
   84ce8:	f001 ff00 	bl	86aec <__ssprint_r>
   84cec:	2800      	cmp	r0, #0
   84cee:	f47e aef0 	bne.w	83ad2 <_svfprintf_r+0x1ba>
   84cf2:	46c8      	mov	r8, r9
   84cf4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84cf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84cf8:	f7ff bba5 	b.w	84446 <_svfprintf_r+0xb2e>
   84cfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84cfe:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84d00:	4413      	add	r3, r2
   84d02:	930e      	str	r3, [sp, #56]	; 0x38
   84d04:	e76b      	b.n	84bde <_svfprintf_r+0x12c6>
   84d06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   84d08:	e5ee      	b.n	848e8 <_svfprintf_r+0xfd0>
   84d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84d0c:	4d3f      	ldr	r5, [pc, #252]	; (84e0c <_svfprintf_r+0x14f4>)
   84d0e:	e4bb      	b.n	84688 <_svfprintf_r+0xd70>
   84d10:	9a16      	ldr	r2, [sp, #88]	; 0x58
   84d12:	9808      	ldr	r0, [sp, #32]
   84d14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   84d16:	4639      	mov	r1, r7
   84d18:	f002 fdd2 	bl	878c0 <__aeabi_dcmpeq>
   84d1c:	2800      	cmp	r0, #0
   84d1e:	f47f ae70 	bne.w	84a02 <_svfprintf_r+0x10ea>
   84d22:	f1c5 0501 	rsb	r5, r5, #1
   84d26:	951f      	str	r5, [sp, #124]	; 0x7c
   84d28:	442c      	add	r4, r5
   84d2a:	e5ca      	b.n	848c2 <_svfprintf_r+0xfaa>
   84d2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84d2e:	4e38      	ldr	r6, [pc, #224]	; (84e10 <_svfprintf_r+0x14f8>)
   84d30:	2b00      	cmp	r3, #0
   84d32:	bfbe      	ittt	lt
   84d34:	232d      	movlt	r3, #45	; 0x2d
   84d36:	461f      	movlt	r7, r3
   84d38:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   84d3c:	f04f 0303 	mov.w	r3, #3
   84d40:	461a      	mov	r2, r3
   84d42:	9308      	str	r3, [sp, #32]
   84d44:	f04f 0300 	mov.w	r3, #0
   84d48:	bfa8      	it	ge
   84d4a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   84d4e:	4619      	mov	r1, r3
   84d50:	930a      	str	r3, [sp, #40]	; 0x28
   84d52:	4b30      	ldr	r3, [pc, #192]	; (84e14 <_svfprintf_r+0x14fc>)
   84d54:	f7ff b954 	b.w	84000 <_svfprintf_r+0x6e8>
   84d58:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84d5a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84d5c:	4413      	add	r3, r2
   84d5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84d60:	441a      	add	r2, r3
   84d62:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   84d66:	920e      	str	r2, [sp, #56]	; 0x38
   84d68:	9308      	str	r3, [sp, #32]
   84d6a:	e5dd      	b.n	84928 <_svfprintf_r+0x1010>
   84d6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84d6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84d70:	f1c3 0301 	rsb	r3, r3, #1
   84d74:	441a      	add	r2, r3
   84d76:	4613      	mov	r3, r2
   84d78:	e7c3      	b.n	84d02 <_svfprintf_r+0x13ea>
   84d7a:	f01b 0301 	ands.w	r3, fp, #1
   84d7e:	9312      	str	r3, [sp, #72]	; 0x48
   84d80:	f47f aeb3 	bne.w	84aea <_svfprintf_r+0x11d2>
   84d84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84d86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84d8a:	9308      	str	r3, [sp, #32]
   84d8c:	e5cc      	b.n	84928 <_svfprintf_r+0x1010>
   84d8e:	4d1f      	ldr	r5, [pc, #124]	; (84e0c <_svfprintf_r+0x14f4>)
   84d90:	e43c      	b.n	8460c <_svfprintf_r+0xcf4>
   84d92:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84d94:	4d1d      	ldr	r5, [pc, #116]	; (84e0c <_svfprintf_r+0x14f4>)
   84d96:	e491      	b.n	846bc <_svfprintf_r+0xda4>
   84d98:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   84d9a:	f89a 3001 	ldrb.w	r3, [sl, #1]
   84d9e:	6828      	ldr	r0, [r5, #0]
   84da0:	46a2      	mov	sl, r4
   84da2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   84da6:	900a      	str	r0, [sp, #40]	; 0x28
   84da8:	4628      	mov	r0, r5
   84daa:	3004      	adds	r0, #4
   84dac:	900f      	str	r0, [sp, #60]	; 0x3c
   84dae:	f7fe be0d 	b.w	839cc <_svfprintf_r+0xb4>
   84db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84db4:	b913      	cbnz	r3, 84dbc <_svfprintf_r+0x14a4>
   84db6:	f01b 0f01 	tst.w	fp, #1
   84dba:	d002      	beq.n	84dc2 <_svfprintf_r+0x14aa>
   84dbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84dbe:	3301      	adds	r3, #1
   84dc0:	e7cd      	b.n	84d5e <_svfprintf_r+0x1446>
   84dc2:	2301      	movs	r3, #1
   84dc4:	e71c      	b.n	84c00 <_svfprintf_r+0x12e8>
   84dc6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84dca:	f7ff b980 	b.w	840ce <_svfprintf_r+0x7b6>
   84dce:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84dd2:	f7ff b93a 	b.w	8404a <_svfprintf_r+0x732>
   84dd6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84dda:	f7ff b84f 	b.w	83e7c <_svfprintf_r+0x564>
   84dde:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   84de2:	e679      	b.n	84ad8 <_svfprintf_r+0x11c0>
   84de4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84de8:	f7ff b9b2 	b.w	84150 <_svfprintf_r+0x838>
   84dec:	f04f 32ff 	mov.w	r2, #4294967295
   84df0:	230c      	movs	r3, #12
   84df2:	9209      	str	r2, [sp, #36]	; 0x24
   84df4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84df6:	6013      	str	r3, [r2, #0]
   84df8:	f7fe be74 	b.w	83ae4 <_svfprintf_r+0x1cc>
   84dfc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84e00:	f7ff b8c4 	b.w	83f8c <_svfprintf_r+0x674>
   84e04:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84e08:	f7ff b878 	b.w	83efc <_svfprintf_r+0x5e4>
   84e0c:	00087e34 	.word	0x00087e34
   84e10:	00087dec 	.word	0x00087dec
   84e14:	00087de8 	.word	0x00087de8

00084e18 <register_fini>:
   84e18:	4b02      	ldr	r3, [pc, #8]	; (84e24 <register_fini+0xc>)
   84e1a:	b113      	cbz	r3, 84e22 <register_fini+0xa>
   84e1c:	4802      	ldr	r0, [pc, #8]	; (84e28 <register_fini+0x10>)
   84e1e:	f000 b805 	b.w	84e2c <atexit>
   84e22:	4770      	bx	lr
   84e24:	00000000 	.word	0x00000000
   84e28:	00085da5 	.word	0x00085da5

00084e2c <atexit>:
   84e2c:	2300      	movs	r3, #0
   84e2e:	4601      	mov	r1, r0
   84e30:	461a      	mov	r2, r3
   84e32:	4618      	mov	r0, r3
   84e34:	f001 bed8 	b.w	86be8 <__register_exitproc>

00084e38 <quorem>:
   84e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84e3c:	6903      	ldr	r3, [r0, #16]
   84e3e:	690f      	ldr	r7, [r1, #16]
   84e40:	b083      	sub	sp, #12
   84e42:	429f      	cmp	r7, r3
   84e44:	f300 8088 	bgt.w	84f58 <quorem+0x120>
   84e48:	3f01      	subs	r7, #1
   84e4a:	f101 0614 	add.w	r6, r1, #20
   84e4e:	f100 0a14 	add.w	sl, r0, #20
   84e52:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   84e56:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   84e5a:	3301      	adds	r3, #1
   84e5c:	fbb2 f8f3 	udiv	r8, r2, r3
   84e60:	00bb      	lsls	r3, r7, #2
   84e62:	9300      	str	r3, [sp, #0]
   84e64:	eb06 0903 	add.w	r9, r6, r3
   84e68:	4453      	add	r3, sl
   84e6a:	9301      	str	r3, [sp, #4]
   84e6c:	f1b8 0f00 	cmp.w	r8, #0
   84e70:	d03b      	beq.n	84eea <quorem+0xb2>
   84e72:	2300      	movs	r3, #0
   84e74:	46b4      	mov	ip, r6
   84e76:	461c      	mov	r4, r3
   84e78:	46d6      	mov	lr, sl
   84e7a:	f85c 2b04 	ldr.w	r2, [ip], #4
   84e7e:	f8de 5000 	ldr.w	r5, [lr]
   84e82:	fa1f fb82 	uxth.w	fp, r2
   84e86:	fb08 330b 	mla	r3, r8, fp, r3
   84e8a:	0c12      	lsrs	r2, r2, #16
   84e8c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   84e90:	fb08 bb02 	mla	fp, r8, r2, fp
   84e94:	b29a      	uxth	r2, r3
   84e96:	1aa2      	subs	r2, r4, r2
   84e98:	b2ab      	uxth	r3, r5
   84e9a:	fa1f f48b 	uxth.w	r4, fp
   84e9e:	441a      	add	r2, r3
   84ea0:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   84ea4:	eb04 4422 	add.w	r4, r4, r2, asr #16
   84ea8:	b292      	uxth	r2, r2
   84eaa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   84eae:	45e1      	cmp	r9, ip
   84eb0:	f84e 2b04 	str.w	r2, [lr], #4
   84eb4:	ea4f 4424 	mov.w	r4, r4, asr #16
   84eb8:	ea4f 431b 	mov.w	r3, fp, lsr #16
   84ebc:	d2dd      	bcs.n	84e7a <quorem+0x42>
   84ebe:	9b00      	ldr	r3, [sp, #0]
   84ec0:	f85a 3003 	ldr.w	r3, [sl, r3]
   84ec4:	b98b      	cbnz	r3, 84eea <quorem+0xb2>
   84ec6:	9c01      	ldr	r4, [sp, #4]
   84ec8:	1f23      	subs	r3, r4, #4
   84eca:	459a      	cmp	sl, r3
   84ecc:	d20c      	bcs.n	84ee8 <quorem+0xb0>
   84ece:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84ed2:	b94b      	cbnz	r3, 84ee8 <quorem+0xb0>
   84ed4:	f1a4 0308 	sub.w	r3, r4, #8
   84ed8:	e002      	b.n	84ee0 <quorem+0xa8>
   84eda:	681a      	ldr	r2, [r3, #0]
   84edc:	3b04      	subs	r3, #4
   84ede:	b91a      	cbnz	r2, 84ee8 <quorem+0xb0>
   84ee0:	459a      	cmp	sl, r3
   84ee2:	f107 37ff 	add.w	r7, r7, #4294967295
   84ee6:	d3f8      	bcc.n	84eda <quorem+0xa2>
   84ee8:	6107      	str	r7, [r0, #16]
   84eea:	4604      	mov	r4, r0
   84eec:	f001 fcee 	bl	868cc <__mcmp>
   84ef0:	2800      	cmp	r0, #0
   84ef2:	db2d      	blt.n	84f50 <quorem+0x118>
   84ef4:	4655      	mov	r5, sl
   84ef6:	2300      	movs	r3, #0
   84ef8:	f108 0801 	add.w	r8, r8, #1
   84efc:	f856 1b04 	ldr.w	r1, [r6], #4
   84f00:	6828      	ldr	r0, [r5, #0]
   84f02:	b28a      	uxth	r2, r1
   84f04:	1a9a      	subs	r2, r3, r2
   84f06:	0c0b      	lsrs	r3, r1, #16
   84f08:	b281      	uxth	r1, r0
   84f0a:	440a      	add	r2, r1
   84f0c:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   84f10:	eb03 4322 	add.w	r3, r3, r2, asr #16
   84f14:	b292      	uxth	r2, r2
   84f16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   84f1a:	45b1      	cmp	r9, r6
   84f1c:	f845 2b04 	str.w	r2, [r5], #4
   84f20:	ea4f 4323 	mov.w	r3, r3, asr #16
   84f24:	d2ea      	bcs.n	84efc <quorem+0xc4>
   84f26:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   84f2a:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   84f2e:	b97a      	cbnz	r2, 84f50 <quorem+0x118>
   84f30:	1f1a      	subs	r2, r3, #4
   84f32:	4592      	cmp	sl, r2
   84f34:	d20b      	bcs.n	84f4e <quorem+0x116>
   84f36:	f853 2c04 	ldr.w	r2, [r3, #-4]
   84f3a:	b942      	cbnz	r2, 84f4e <quorem+0x116>
   84f3c:	3b08      	subs	r3, #8
   84f3e:	e002      	b.n	84f46 <quorem+0x10e>
   84f40:	681a      	ldr	r2, [r3, #0]
   84f42:	3b04      	subs	r3, #4
   84f44:	b91a      	cbnz	r2, 84f4e <quorem+0x116>
   84f46:	459a      	cmp	sl, r3
   84f48:	f107 37ff 	add.w	r7, r7, #4294967295
   84f4c:	d3f8      	bcc.n	84f40 <quorem+0x108>
   84f4e:	6127      	str	r7, [r4, #16]
   84f50:	4640      	mov	r0, r8
   84f52:	b003      	add	sp, #12
   84f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f58:	2000      	movs	r0, #0
   84f5a:	b003      	add	sp, #12
   84f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00084f60 <_dtoa_r>:
   84f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84f64:	6c05      	ldr	r5, [r0, #64]	; 0x40
   84f66:	b09b      	sub	sp, #108	; 0x6c
   84f68:	4604      	mov	r4, r0
   84f6a:	4692      	mov	sl, r2
   84f6c:	469b      	mov	fp, r3
   84f6e:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   84f70:	b14d      	cbz	r5, 84f86 <_dtoa_r+0x26>
   84f72:	2301      	movs	r3, #1
   84f74:	6c42      	ldr	r2, [r0, #68]	; 0x44
   84f76:	4629      	mov	r1, r5
   84f78:	4093      	lsls	r3, r2
   84f7a:	60ab      	str	r3, [r5, #8]
   84f7c:	606a      	str	r2, [r5, #4]
   84f7e:	f001 facd 	bl	8651c <_Bfree>
   84f82:	2300      	movs	r3, #0
   84f84:	6423      	str	r3, [r4, #64]	; 0x40
   84f86:	f1bb 0f00 	cmp.w	fp, #0
   84f8a:	465d      	mov	r5, fp
   84f8c:	db35      	blt.n	84ffa <_dtoa_r+0x9a>
   84f8e:	2300      	movs	r3, #0
   84f90:	6033      	str	r3, [r6, #0]
   84f92:	4b9d      	ldr	r3, [pc, #628]	; (85208 <_dtoa_r+0x2a8>)
   84f94:	43ab      	bics	r3, r5
   84f96:	d015      	beq.n	84fc4 <_dtoa_r+0x64>
   84f98:	2200      	movs	r2, #0
   84f9a:	2300      	movs	r3, #0
   84f9c:	4650      	mov	r0, sl
   84f9e:	4659      	mov	r1, fp
   84fa0:	f002 fc8e 	bl	878c0 <__aeabi_dcmpeq>
   84fa4:	4680      	mov	r8, r0
   84fa6:	2800      	cmp	r0, #0
   84fa8:	d02d      	beq.n	85006 <_dtoa_r+0xa6>
   84faa:	2301      	movs	r3, #1
   84fac:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84fae:	6013      	str	r3, [r2, #0]
   84fb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84fb2:	2b00      	cmp	r3, #0
   84fb4:	f000 80bd 	beq.w	85132 <_dtoa_r+0x1d2>
   84fb8:	4894      	ldr	r0, [pc, #592]	; (8520c <_dtoa_r+0x2ac>)
   84fba:	6018      	str	r0, [r3, #0]
   84fbc:	3801      	subs	r0, #1
   84fbe:	b01b      	add	sp, #108	; 0x6c
   84fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fc4:	f242 730f 	movw	r3, #9999	; 0x270f
   84fc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84fca:	6013      	str	r3, [r2, #0]
   84fcc:	f1ba 0f00 	cmp.w	sl, #0
   84fd0:	d10d      	bne.n	84fee <_dtoa_r+0x8e>
   84fd2:	f3c5 0513 	ubfx	r5, r5, #0, #20
   84fd6:	b955      	cbnz	r5, 84fee <_dtoa_r+0x8e>
   84fd8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84fda:	488d      	ldr	r0, [pc, #564]	; (85210 <_dtoa_r+0x2b0>)
   84fdc:	2b00      	cmp	r3, #0
   84fde:	d0ee      	beq.n	84fbe <_dtoa_r+0x5e>
   84fe0:	f100 0308 	add.w	r3, r0, #8
   84fe4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   84fe6:	6013      	str	r3, [r2, #0]
   84fe8:	b01b      	add	sp, #108	; 0x6c
   84fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84ff0:	4888      	ldr	r0, [pc, #544]	; (85214 <_dtoa_r+0x2b4>)
   84ff2:	2b00      	cmp	r3, #0
   84ff4:	d0e3      	beq.n	84fbe <_dtoa_r+0x5e>
   84ff6:	1cc3      	adds	r3, r0, #3
   84ff8:	e7f4      	b.n	84fe4 <_dtoa_r+0x84>
   84ffa:	2301      	movs	r3, #1
   84ffc:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   85000:	6033      	str	r3, [r6, #0]
   85002:	46ab      	mov	fp, r5
   85004:	e7c5      	b.n	84f92 <_dtoa_r+0x32>
   85006:	aa18      	add	r2, sp, #96	; 0x60
   85008:	ab19      	add	r3, sp, #100	; 0x64
   8500a:	9201      	str	r2, [sp, #4]
   8500c:	9300      	str	r3, [sp, #0]
   8500e:	4652      	mov	r2, sl
   85010:	465b      	mov	r3, fp
   85012:	4620      	mov	r0, r4
   85014:	f001 fd04 	bl	86a20 <__d2b>
   85018:	0d2b      	lsrs	r3, r5, #20
   8501a:	4681      	mov	r9, r0
   8501c:	d071      	beq.n	85102 <_dtoa_r+0x1a2>
   8501e:	4650      	mov	r0, sl
   85020:	f3cb 0213 	ubfx	r2, fp, #0, #20
   85024:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   85028:	9f18      	ldr	r7, [sp, #96]	; 0x60
   8502a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   8502e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   85032:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   85036:	2200      	movs	r2, #0
   85038:	4b77      	ldr	r3, [pc, #476]	; (85218 <_dtoa_r+0x2b8>)
   8503a:	f7fd fef5 	bl	82e28 <__aeabi_dsub>
   8503e:	a36c      	add	r3, pc, #432	; (adr r3, 851f0 <_dtoa_r+0x290>)
   85040:	e9d3 2300 	ldrd	r2, r3, [r3]
   85044:	f002 f9d4 	bl	873f0 <__aeabi_dmul>
   85048:	a36b      	add	r3, pc, #428	; (adr r3, 851f8 <_dtoa_r+0x298>)
   8504a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8504e:	f7fd feed 	bl	82e2c <__adddf3>
   85052:	e9cd 0102 	strd	r0, r1, [sp, #8]
   85056:	4630      	mov	r0, r6
   85058:	f7fe f834 	bl	830c4 <__aeabi_i2d>
   8505c:	a368      	add	r3, pc, #416	; (adr r3, 85200 <_dtoa_r+0x2a0>)
   8505e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85062:	f002 f9c5 	bl	873f0 <__aeabi_dmul>
   85066:	4602      	mov	r2, r0
   85068:	460b      	mov	r3, r1
   8506a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8506e:	f7fd fedd 	bl	82e2c <__adddf3>
   85072:	e9cd 0104 	strd	r0, r1, [sp, #16]
   85076:	f002 fc6b 	bl	87950 <__aeabi_d2iz>
   8507a:	2200      	movs	r2, #0
   8507c:	9002      	str	r0, [sp, #8]
   8507e:	2300      	movs	r3, #0
   85080:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   85084:	f002 fc26 	bl	878d4 <__aeabi_dcmplt>
   85088:	2800      	cmp	r0, #0
   8508a:	f040 816d 	bne.w	85368 <_dtoa_r+0x408>
   8508e:	9d02      	ldr	r5, [sp, #8]
   85090:	2d16      	cmp	r5, #22
   85092:	f200 8157 	bhi.w	85344 <_dtoa_r+0x3e4>
   85096:	4961      	ldr	r1, [pc, #388]	; (8521c <_dtoa_r+0x2bc>)
   85098:	4652      	mov	r2, sl
   8509a:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   8509e:	465b      	mov	r3, fp
   850a0:	e9d1 0100 	ldrd	r0, r1, [r1]
   850a4:	f002 fc34 	bl	87910 <__aeabi_dcmpgt>
   850a8:	2800      	cmp	r0, #0
   850aa:	f000 81be 	beq.w	8542a <_dtoa_r+0x4ca>
   850ae:	1e6b      	subs	r3, r5, #1
   850b0:	9302      	str	r3, [sp, #8]
   850b2:	2300      	movs	r3, #0
   850b4:	930e      	str	r3, [sp, #56]	; 0x38
   850b6:	1bbf      	subs	r7, r7, r6
   850b8:	1e7b      	subs	r3, r7, #1
   850ba:	9308      	str	r3, [sp, #32]
   850bc:	f100 814e 	bmi.w	8535c <_dtoa_r+0x3fc>
   850c0:	2300      	movs	r3, #0
   850c2:	930a      	str	r3, [sp, #40]	; 0x28
   850c4:	9b02      	ldr	r3, [sp, #8]
   850c6:	2b00      	cmp	r3, #0
   850c8:	f2c0 813f 	blt.w	8534a <_dtoa_r+0x3ea>
   850cc:	9a08      	ldr	r2, [sp, #32]
   850ce:	930d      	str	r3, [sp, #52]	; 0x34
   850d0:	4611      	mov	r1, r2
   850d2:	4419      	add	r1, r3
   850d4:	2300      	movs	r3, #0
   850d6:	9108      	str	r1, [sp, #32]
   850d8:	930c      	str	r3, [sp, #48]	; 0x30
   850da:	9b24      	ldr	r3, [sp, #144]	; 0x90
   850dc:	2b09      	cmp	r3, #9
   850de:	d82a      	bhi.n	85136 <_dtoa_r+0x1d6>
   850e0:	2b05      	cmp	r3, #5
   850e2:	f340 8658 	ble.w	85d96 <_dtoa_r+0xe36>
   850e6:	2500      	movs	r5, #0
   850e8:	3b04      	subs	r3, #4
   850ea:	9324      	str	r3, [sp, #144]	; 0x90
   850ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
   850ee:	3b02      	subs	r3, #2
   850f0:	2b03      	cmp	r3, #3
   850f2:	f200 863f 	bhi.w	85d74 <_dtoa_r+0xe14>
   850f6:	e8df f013 	tbh	[pc, r3, lsl #1]
   850fa:	03ce      	.short	0x03ce
   850fc:	03d902c3 	.word	0x03d902c3
   85100:	045b      	.short	0x045b
   85102:	9f18      	ldr	r7, [sp, #96]	; 0x60
   85104:	9e19      	ldr	r6, [sp, #100]	; 0x64
   85106:	443e      	add	r6, r7
   85108:	f206 4332 	addw	r3, r6, #1074	; 0x432
   8510c:	2b20      	cmp	r3, #32
   8510e:	f340 8187 	ble.w	85420 <_dtoa_r+0x4c0>
   85112:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   85116:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8511a:	409d      	lsls	r5, r3
   8511c:	fa2a f000 	lsr.w	r0, sl, r0
   85120:	4328      	orrs	r0, r5
   85122:	f7fd ffbf 	bl	830a4 <__aeabi_ui2d>
   85126:	2301      	movs	r3, #1
   85128:	3e01      	subs	r6, #1
   8512a:	9314      	str	r3, [sp, #80]	; 0x50
   8512c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   85130:	e781      	b.n	85036 <_dtoa_r+0xd6>
   85132:	483b      	ldr	r0, [pc, #236]	; (85220 <_dtoa_r+0x2c0>)
   85134:	e743      	b.n	84fbe <_dtoa_r+0x5e>
   85136:	2100      	movs	r1, #0
   85138:	4620      	mov	r0, r4
   8513a:	6461      	str	r1, [r4, #68]	; 0x44
   8513c:	9125      	str	r1, [sp, #148]	; 0x94
   8513e:	f001 f9c7 	bl	864d0 <_Balloc>
   85142:	f04f 33ff 	mov.w	r3, #4294967295
   85146:	9307      	str	r3, [sp, #28]
   85148:	930f      	str	r3, [sp, #60]	; 0x3c
   8514a:	2301      	movs	r3, #1
   8514c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   8514e:	9004      	str	r0, [sp, #16]
   85150:	6420      	str	r0, [r4, #64]	; 0x40
   85152:	9224      	str	r2, [sp, #144]	; 0x90
   85154:	930b      	str	r3, [sp, #44]	; 0x2c
   85156:	9b19      	ldr	r3, [sp, #100]	; 0x64
   85158:	2b00      	cmp	r3, #0
   8515a:	f2c0 80d3 	blt.w	85304 <_dtoa_r+0x3a4>
   8515e:	9a02      	ldr	r2, [sp, #8]
   85160:	2a0e      	cmp	r2, #14
   85162:	f300 80cf 	bgt.w	85304 <_dtoa_r+0x3a4>
   85166:	4b2d      	ldr	r3, [pc, #180]	; (8521c <_dtoa_r+0x2bc>)
   85168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8516c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85170:	e9cd 2308 	strd	r2, r3, [sp, #32]
   85174:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85176:	2b00      	cmp	r3, #0
   85178:	f2c0 83b4 	blt.w	858e4 <_dtoa_r+0x984>
   8517c:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   85180:	4650      	mov	r0, sl
   85182:	462a      	mov	r2, r5
   85184:	4633      	mov	r3, r6
   85186:	4659      	mov	r1, fp
   85188:	f002 fa5c 	bl	87644 <__aeabi_ddiv>
   8518c:	f002 fbe0 	bl	87950 <__aeabi_d2iz>
   85190:	4680      	mov	r8, r0
   85192:	f7fd ff97 	bl	830c4 <__aeabi_i2d>
   85196:	462a      	mov	r2, r5
   85198:	4633      	mov	r3, r6
   8519a:	f002 f929 	bl	873f0 <__aeabi_dmul>
   8519e:	4602      	mov	r2, r0
   851a0:	460b      	mov	r3, r1
   851a2:	4650      	mov	r0, sl
   851a4:	4659      	mov	r1, fp
   851a6:	f7fd fe3f 	bl	82e28 <__aeabi_dsub>
   851aa:	9e07      	ldr	r6, [sp, #28]
   851ac:	9f04      	ldr	r7, [sp, #16]
   851ae:	f108 0530 	add.w	r5, r8, #48	; 0x30
   851b2:	2e01      	cmp	r6, #1
   851b4:	703d      	strb	r5, [r7, #0]
   851b6:	4602      	mov	r2, r0
   851b8:	460b      	mov	r3, r1
   851ba:	f107 0501 	add.w	r5, r7, #1
   851be:	d064      	beq.n	8528a <_dtoa_r+0x32a>
   851c0:	2200      	movs	r2, #0
   851c2:	4b18      	ldr	r3, [pc, #96]	; (85224 <_dtoa_r+0x2c4>)
   851c4:	f002 f914 	bl	873f0 <__aeabi_dmul>
   851c8:	2200      	movs	r2, #0
   851ca:	2300      	movs	r3, #0
   851cc:	4606      	mov	r6, r0
   851ce:	460f      	mov	r7, r1
   851d0:	f002 fb76 	bl	878c0 <__aeabi_dcmpeq>
   851d4:	2800      	cmp	r0, #0
   851d6:	f040 8082 	bne.w	852de <_dtoa_r+0x37e>
   851da:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   851de:	f04f 0a00 	mov.w	sl, #0
   851e2:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   851e6:	f04f 0b00 	mov.w	fp, #0
   851ea:	940b      	str	r4, [sp, #44]	; 0x2c
   851ec:	e029      	b.n	85242 <_dtoa_r+0x2e2>
   851ee:	bf00      	nop
   851f0:	636f4361 	.word	0x636f4361
   851f4:	3fd287a7 	.word	0x3fd287a7
   851f8:	8b60c8b3 	.word	0x8b60c8b3
   851fc:	3fc68a28 	.word	0x3fc68a28
   85200:	509f79fb 	.word	0x509f79fb
   85204:	3fd34413 	.word	0x3fd34413
   85208:	7ff00000 	.word	0x7ff00000
   8520c:	00087e21 	.word	0x00087e21
   85210:	00087e44 	.word	0x00087e44
   85214:	00087e50 	.word	0x00087e50
   85218:	3ff80000 	.word	0x3ff80000
   8521c:	00087e80 	.word	0x00087e80
   85220:	00087e20 	.word	0x00087e20
   85224:	40240000 	.word	0x40240000
   85228:	2200      	movs	r2, #0
   8522a:	4b81      	ldr	r3, [pc, #516]	; (85430 <_dtoa_r+0x4d0>)
   8522c:	f002 f8e0 	bl	873f0 <__aeabi_dmul>
   85230:	4652      	mov	r2, sl
   85232:	465b      	mov	r3, fp
   85234:	4606      	mov	r6, r0
   85236:	460f      	mov	r7, r1
   85238:	f002 fb42 	bl	878c0 <__aeabi_dcmpeq>
   8523c:	2800      	cmp	r0, #0
   8523e:	f040 83ba 	bne.w	859b6 <_dtoa_r+0xa56>
   85242:	4642      	mov	r2, r8
   85244:	464b      	mov	r3, r9
   85246:	4630      	mov	r0, r6
   85248:	4639      	mov	r1, r7
   8524a:	f002 f9fb 	bl	87644 <__aeabi_ddiv>
   8524e:	f002 fb7f 	bl	87950 <__aeabi_d2iz>
   85252:	4604      	mov	r4, r0
   85254:	f7fd ff36 	bl	830c4 <__aeabi_i2d>
   85258:	4642      	mov	r2, r8
   8525a:	464b      	mov	r3, r9
   8525c:	f002 f8c8 	bl	873f0 <__aeabi_dmul>
   85260:	4602      	mov	r2, r0
   85262:	460b      	mov	r3, r1
   85264:	4630      	mov	r0, r6
   85266:	4639      	mov	r1, r7
   85268:	f7fd fdde 	bl	82e28 <__aeabi_dsub>
   8526c:	f104 0630 	add.w	r6, r4, #48	; 0x30
   85270:	f805 6b01 	strb.w	r6, [r5], #1
   85274:	9e04      	ldr	r6, [sp, #16]
   85276:	9f07      	ldr	r7, [sp, #28]
   85278:	1bae      	subs	r6, r5, r6
   8527a:	42be      	cmp	r6, r7
   8527c:	4602      	mov	r2, r0
   8527e:	460b      	mov	r3, r1
   85280:	d1d2      	bne.n	85228 <_dtoa_r+0x2c8>
   85282:	46a0      	mov	r8, r4
   85284:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   85288:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8528a:	4610      	mov	r0, r2
   8528c:	4619      	mov	r1, r3
   8528e:	f7fd fdcd 	bl	82e2c <__adddf3>
   85292:	4606      	mov	r6, r0
   85294:	460f      	mov	r7, r1
   85296:	4602      	mov	r2, r0
   85298:	460b      	mov	r3, r1
   8529a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8529e:	f002 fb19 	bl	878d4 <__aeabi_dcmplt>
   852a2:	b948      	cbnz	r0, 852b8 <_dtoa_r+0x358>
   852a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   852a8:	4632      	mov	r2, r6
   852aa:	463b      	mov	r3, r7
   852ac:	f002 fb08 	bl	878c0 <__aeabi_dcmpeq>
   852b0:	b1a8      	cbz	r0, 852de <_dtoa_r+0x37e>
   852b2:	f018 0f01 	tst.w	r8, #1
   852b6:	d012      	beq.n	852de <_dtoa_r+0x37e>
   852b8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   852bc:	1e6b      	subs	r3, r5, #1
   852be:	9a04      	ldr	r2, [sp, #16]
   852c0:	e004      	b.n	852cc <_dtoa_r+0x36c>
   852c2:	429a      	cmp	r2, r3
   852c4:	f000 8402 	beq.w	85acc <_dtoa_r+0xb6c>
   852c8:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   852cc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   852d0:	f103 0501 	add.w	r5, r3, #1
   852d4:	d0f5      	beq.n	852c2 <_dtoa_r+0x362>
   852d6:	f108 0801 	add.w	r8, r8, #1
   852da:	f883 8000 	strb.w	r8, [r3]
   852de:	4649      	mov	r1, r9
   852e0:	4620      	mov	r0, r4
   852e2:	f001 f91b 	bl	8651c <_Bfree>
   852e6:	2200      	movs	r2, #0
   852e8:	9b02      	ldr	r3, [sp, #8]
   852ea:	702a      	strb	r2, [r5, #0]
   852ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
   852ee:	3301      	adds	r3, #1
   852f0:	6013      	str	r3, [r2, #0]
   852f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   852f4:	2b00      	cmp	r3, #0
   852f6:	f000 839f 	beq.w	85a38 <_dtoa_r+0xad8>
   852fa:	9804      	ldr	r0, [sp, #16]
   852fc:	601d      	str	r5, [r3, #0]
   852fe:	b01b      	add	sp, #108	; 0x6c
   85300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85304:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   85306:	2a00      	cmp	r2, #0
   85308:	d03e      	beq.n	85388 <_dtoa_r+0x428>
   8530a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8530c:	2a01      	cmp	r2, #1
   8530e:	f340 8311 	ble.w	85934 <_dtoa_r+0x9d4>
   85312:	9b07      	ldr	r3, [sp, #28]
   85314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   85316:	1e5f      	subs	r7, r3, #1
   85318:	42ba      	cmp	r2, r7
   8531a:	f2c0 8390 	blt.w	85a3e <_dtoa_r+0xade>
   8531e:	1bd7      	subs	r7, r2, r7
   85320:	9b07      	ldr	r3, [sp, #28]
   85322:	2b00      	cmp	r3, #0
   85324:	f2c0 848c 	blt.w	85c40 <_dtoa_r+0xce0>
   85328:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8532a:	9b07      	ldr	r3, [sp, #28]
   8532c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8532e:	2101      	movs	r1, #1
   85330:	441a      	add	r2, r3
   85332:	920a      	str	r2, [sp, #40]	; 0x28
   85334:	9a08      	ldr	r2, [sp, #32]
   85336:	4620      	mov	r0, r4
   85338:	441a      	add	r2, r3
   8533a:	9208      	str	r2, [sp, #32]
   8533c:	f001 f98a 	bl	86654 <__i2b>
   85340:	4606      	mov	r6, r0
   85342:	e023      	b.n	8538c <_dtoa_r+0x42c>
   85344:	2301      	movs	r3, #1
   85346:	930e      	str	r3, [sp, #56]	; 0x38
   85348:	e6b5      	b.n	850b6 <_dtoa_r+0x156>
   8534a:	2300      	movs	r3, #0
   8534c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8534e:	930d      	str	r3, [sp, #52]	; 0x34
   85350:	9b02      	ldr	r3, [sp, #8]
   85352:	1ad2      	subs	r2, r2, r3
   85354:	425b      	negs	r3, r3
   85356:	920a      	str	r2, [sp, #40]	; 0x28
   85358:	930c      	str	r3, [sp, #48]	; 0x30
   8535a:	e6be      	b.n	850da <_dtoa_r+0x17a>
   8535c:	f1c7 0301 	rsb	r3, r7, #1
   85360:	930a      	str	r3, [sp, #40]	; 0x28
   85362:	2300      	movs	r3, #0
   85364:	9308      	str	r3, [sp, #32]
   85366:	e6ad      	b.n	850c4 <_dtoa_r+0x164>
   85368:	9d02      	ldr	r5, [sp, #8]
   8536a:	4628      	mov	r0, r5
   8536c:	f7fd feaa 	bl	830c4 <__aeabi_i2d>
   85370:	4602      	mov	r2, r0
   85372:	460b      	mov	r3, r1
   85374:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   85378:	f002 faa2 	bl	878c0 <__aeabi_dcmpeq>
   8537c:	2800      	cmp	r0, #0
   8537e:	f47f ae86 	bne.w	8508e <_dtoa_r+0x12e>
   85382:	1e6b      	subs	r3, r5, #1
   85384:	9302      	str	r3, [sp, #8]
   85386:	e682      	b.n	8508e <_dtoa_r+0x12e>
   85388:	ad0a      	add	r5, sp, #40	; 0x28
   8538a:	cde0      	ldmia	r5, {r5, r6, r7}
   8538c:	2d00      	cmp	r5, #0
   8538e:	dd0c      	ble.n	853aa <_dtoa_r+0x44a>
   85390:	9908      	ldr	r1, [sp, #32]
   85392:	2900      	cmp	r1, #0
   85394:	460b      	mov	r3, r1
   85396:	dd08      	ble.n	853aa <_dtoa_r+0x44a>
   85398:	42a9      	cmp	r1, r5
   8539a:	bfa8      	it	ge
   8539c:	462b      	movge	r3, r5
   8539e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   853a0:	1aed      	subs	r5, r5, r3
   853a2:	1ad2      	subs	r2, r2, r3
   853a4:	1acb      	subs	r3, r1, r3
   853a6:	920a      	str	r2, [sp, #40]	; 0x28
   853a8:	9308      	str	r3, [sp, #32]
   853aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   853ac:	b1d3      	cbz	r3, 853e4 <_dtoa_r+0x484>
   853ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   853b0:	2b00      	cmp	r3, #0
   853b2:	f000 82b8 	beq.w	85926 <_dtoa_r+0x9c6>
   853b6:	2f00      	cmp	r7, #0
   853b8:	dd10      	ble.n	853dc <_dtoa_r+0x47c>
   853ba:	4631      	mov	r1, r6
   853bc:	463a      	mov	r2, r7
   853be:	4620      	mov	r0, r4
   853c0:	f001 f9e4 	bl	8678c <__pow5mult>
   853c4:	464a      	mov	r2, r9
   853c6:	4601      	mov	r1, r0
   853c8:	4606      	mov	r6, r0
   853ca:	4620      	mov	r0, r4
   853cc:	f001 f94c 	bl	86668 <__multiply>
   853d0:	4603      	mov	r3, r0
   853d2:	4649      	mov	r1, r9
   853d4:	4620      	mov	r0, r4
   853d6:	4699      	mov	r9, r3
   853d8:	f001 f8a0 	bl	8651c <_Bfree>
   853dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   853de:	1bda      	subs	r2, r3, r7
   853e0:	f040 82a2 	bne.w	85928 <_dtoa_r+0x9c8>
   853e4:	2101      	movs	r1, #1
   853e6:	4620      	mov	r0, r4
   853e8:	f001 f934 	bl	86654 <__i2b>
   853ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   853ee:	4680      	mov	r8, r0
   853f0:	2b00      	cmp	r3, #0
   853f2:	dd1f      	ble.n	85434 <_dtoa_r+0x4d4>
   853f4:	4601      	mov	r1, r0
   853f6:	461a      	mov	r2, r3
   853f8:	4620      	mov	r0, r4
   853fa:	f001 f9c7 	bl	8678c <__pow5mult>
   853fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85400:	4680      	mov	r8, r0
   85402:	2b01      	cmp	r3, #1
   85404:	f340 8255 	ble.w	858b2 <_dtoa_r+0x952>
   85408:	2300      	movs	r3, #0
   8540a:	930c      	str	r3, [sp, #48]	; 0x30
   8540c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   85410:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   85414:	6918      	ldr	r0, [r3, #16]
   85416:	f001 f8cd 	bl	865b4 <__hi0bits>
   8541a:	f1c0 0020 	rsb	r0, r0, #32
   8541e:	e013      	b.n	85448 <_dtoa_r+0x4e8>
   85420:	f1c3 0520 	rsb	r5, r3, #32
   85424:	fa0a f005 	lsl.w	r0, sl, r5
   85428:	e67b      	b.n	85122 <_dtoa_r+0x1c2>
   8542a:	900e      	str	r0, [sp, #56]	; 0x38
   8542c:	e643      	b.n	850b6 <_dtoa_r+0x156>
   8542e:	bf00      	nop
   85430:	40240000 	.word	0x40240000
   85434:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85436:	2b01      	cmp	r3, #1
   85438:	f340 8285 	ble.w	85946 <_dtoa_r+0x9e6>
   8543c:	2300      	movs	r3, #0
   8543e:	930c      	str	r3, [sp, #48]	; 0x30
   85440:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85442:	2001      	movs	r0, #1
   85444:	2b00      	cmp	r3, #0
   85446:	d1e1      	bne.n	8540c <_dtoa_r+0x4ac>
   85448:	9a08      	ldr	r2, [sp, #32]
   8544a:	4410      	add	r0, r2
   8544c:	f010 001f 	ands.w	r0, r0, #31
   85450:	f000 80a1 	beq.w	85596 <_dtoa_r+0x636>
   85454:	f1c0 0320 	rsb	r3, r0, #32
   85458:	2b04      	cmp	r3, #4
   8545a:	f340 8486 	ble.w	85d6a <_dtoa_r+0xe0a>
   8545e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85460:	f1c0 001c 	rsb	r0, r0, #28
   85464:	4403      	add	r3, r0
   85466:	930a      	str	r3, [sp, #40]	; 0x28
   85468:	4613      	mov	r3, r2
   8546a:	4403      	add	r3, r0
   8546c:	4405      	add	r5, r0
   8546e:	9308      	str	r3, [sp, #32]
   85470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85472:	2b00      	cmp	r3, #0
   85474:	dd05      	ble.n	85482 <_dtoa_r+0x522>
   85476:	4649      	mov	r1, r9
   85478:	461a      	mov	r2, r3
   8547a:	4620      	mov	r0, r4
   8547c:	f001 f9d6 	bl	8682c <__lshift>
   85480:	4681      	mov	r9, r0
   85482:	9b08      	ldr	r3, [sp, #32]
   85484:	2b00      	cmp	r3, #0
   85486:	dd05      	ble.n	85494 <_dtoa_r+0x534>
   85488:	4641      	mov	r1, r8
   8548a:	461a      	mov	r2, r3
   8548c:	4620      	mov	r0, r4
   8548e:	f001 f9cd 	bl	8682c <__lshift>
   85492:	4680      	mov	r8, r0
   85494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85496:	2b00      	cmp	r3, #0
   85498:	f040 8086 	bne.w	855a8 <_dtoa_r+0x648>
   8549c:	9b07      	ldr	r3, [sp, #28]
   8549e:	2b00      	cmp	r3, #0
   854a0:	f340 8264 	ble.w	8596c <_dtoa_r+0xa0c>
   854a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   854a6:	2b00      	cmp	r3, #0
   854a8:	f000 8098 	beq.w	855dc <_dtoa_r+0x67c>
   854ac:	2d00      	cmp	r5, #0
   854ae:	dd05      	ble.n	854bc <_dtoa_r+0x55c>
   854b0:	4631      	mov	r1, r6
   854b2:	462a      	mov	r2, r5
   854b4:	4620      	mov	r0, r4
   854b6:	f001 f9b9 	bl	8682c <__lshift>
   854ba:	4606      	mov	r6, r0
   854bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   854be:	2b00      	cmp	r3, #0
   854c0:	f040 8336 	bne.w	85b30 <_dtoa_r+0xbd0>
   854c4:	9608      	str	r6, [sp, #32]
   854c6:	9b07      	ldr	r3, [sp, #28]
   854c8:	9a04      	ldr	r2, [sp, #16]
   854ca:	3b01      	subs	r3, #1
   854cc:	18d3      	adds	r3, r2, r3
   854ce:	930b      	str	r3, [sp, #44]	; 0x2c
   854d0:	4617      	mov	r7, r2
   854d2:	f00a 0301 	and.w	r3, sl, #1
   854d6:	46c2      	mov	sl, r8
   854d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   854dc:	930c      	str	r3, [sp, #48]	; 0x30
   854de:	4651      	mov	r1, sl
   854e0:	4648      	mov	r0, r9
   854e2:	f7ff fca9 	bl	84e38 <quorem>
   854e6:	4631      	mov	r1, r6
   854e8:	4605      	mov	r5, r0
   854ea:	4648      	mov	r0, r9
   854ec:	f001 f9ee 	bl	868cc <__mcmp>
   854f0:	465a      	mov	r2, fp
   854f2:	9007      	str	r0, [sp, #28]
   854f4:	4651      	mov	r1, sl
   854f6:	4620      	mov	r0, r4
   854f8:	f001 fa04 	bl	86904 <__mdiff>
   854fc:	68c2      	ldr	r2, [r0, #12]
   854fe:	4680      	mov	r8, r0
   85500:	f105 0330 	add.w	r3, r5, #48	; 0x30
   85504:	2a00      	cmp	r2, #0
   85506:	f040 8229 	bne.w	8595c <_dtoa_r+0x9fc>
   8550a:	4601      	mov	r1, r0
   8550c:	4648      	mov	r0, r9
   8550e:	930a      	str	r3, [sp, #40]	; 0x28
   85510:	f001 f9dc 	bl	868cc <__mcmp>
   85514:	4641      	mov	r1, r8
   85516:	9008      	str	r0, [sp, #32]
   85518:	4620      	mov	r0, r4
   8551a:	f000 ffff 	bl	8651c <_Bfree>
   8551e:	9a08      	ldr	r2, [sp, #32]
   85520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85522:	b932      	cbnz	r2, 85532 <_dtoa_r+0x5d2>
   85524:	9924      	ldr	r1, [sp, #144]	; 0x90
   85526:	b921      	cbnz	r1, 85532 <_dtoa_r+0x5d2>
   85528:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8552a:	2a00      	cmp	r2, #0
   8552c:	f000 83ee 	beq.w	85d0c <_dtoa_r+0xdac>
   85530:	9a24      	ldr	r2, [sp, #144]	; 0x90
   85532:	9907      	ldr	r1, [sp, #28]
   85534:	2900      	cmp	r1, #0
   85536:	f2c0 829f 	blt.w	85a78 <_dtoa_r+0xb18>
   8553a:	d105      	bne.n	85548 <_dtoa_r+0x5e8>
   8553c:	9924      	ldr	r1, [sp, #144]	; 0x90
   8553e:	b919      	cbnz	r1, 85548 <_dtoa_r+0x5e8>
   85540:	990c      	ldr	r1, [sp, #48]	; 0x30
   85542:	2900      	cmp	r1, #0
   85544:	f000 8298 	beq.w	85a78 <_dtoa_r+0xb18>
   85548:	2a00      	cmp	r2, #0
   8554a:	f300 8305 	bgt.w	85b58 <_dtoa_r+0xbf8>
   8554e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   85550:	f107 0801 	add.w	r8, r7, #1
   85554:	4297      	cmp	r7, r2
   85556:	703b      	strb	r3, [r7, #0]
   85558:	4645      	mov	r5, r8
   8555a:	f000 830b 	beq.w	85b74 <_dtoa_r+0xc14>
   8555e:	4649      	mov	r1, r9
   85560:	2300      	movs	r3, #0
   85562:	220a      	movs	r2, #10
   85564:	4620      	mov	r0, r4
   85566:	f000 ffe3 	bl	86530 <__multadd>
   8556a:	455e      	cmp	r6, fp
   8556c:	4681      	mov	r9, r0
   8556e:	4631      	mov	r1, r6
   85570:	f04f 0300 	mov.w	r3, #0
   85574:	f04f 020a 	mov.w	r2, #10
   85578:	4620      	mov	r0, r4
   8557a:	f000 81e9 	beq.w	85950 <_dtoa_r+0x9f0>
   8557e:	f000 ffd7 	bl	86530 <__multadd>
   85582:	4659      	mov	r1, fp
   85584:	4606      	mov	r6, r0
   85586:	2300      	movs	r3, #0
   85588:	220a      	movs	r2, #10
   8558a:	4620      	mov	r0, r4
   8558c:	f000 ffd0 	bl	86530 <__multadd>
   85590:	4647      	mov	r7, r8
   85592:	4683      	mov	fp, r0
   85594:	e7a3      	b.n	854de <_dtoa_r+0x57e>
   85596:	201c      	movs	r0, #28
   85598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8559a:	4405      	add	r5, r0
   8559c:	4403      	add	r3, r0
   8559e:	930a      	str	r3, [sp, #40]	; 0x28
   855a0:	9b08      	ldr	r3, [sp, #32]
   855a2:	4403      	add	r3, r0
   855a4:	9308      	str	r3, [sp, #32]
   855a6:	e763      	b.n	85470 <_dtoa_r+0x510>
   855a8:	4641      	mov	r1, r8
   855aa:	4648      	mov	r0, r9
   855ac:	f001 f98e 	bl	868cc <__mcmp>
   855b0:	2800      	cmp	r0, #0
   855b2:	f6bf af73 	bge.w	8549c <_dtoa_r+0x53c>
   855b6:	9f02      	ldr	r7, [sp, #8]
   855b8:	4649      	mov	r1, r9
   855ba:	2300      	movs	r3, #0
   855bc:	220a      	movs	r2, #10
   855be:	4620      	mov	r0, r4
   855c0:	3f01      	subs	r7, #1
   855c2:	9702      	str	r7, [sp, #8]
   855c4:	f000 ffb4 	bl	86530 <__multadd>
   855c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   855ca:	4681      	mov	r9, r0
   855cc:	2b00      	cmp	r3, #0
   855ce:	f040 83b5 	bne.w	85d3c <_dtoa_r+0xddc>
   855d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   855d4:	2b00      	cmp	r3, #0
   855d6:	f340 83be 	ble.w	85d56 <_dtoa_r+0xdf6>
   855da:	9307      	str	r3, [sp, #28]
   855dc:	f8dd a010 	ldr.w	sl, [sp, #16]
   855e0:	9f07      	ldr	r7, [sp, #28]
   855e2:	4655      	mov	r5, sl
   855e4:	e006      	b.n	855f4 <_dtoa_r+0x694>
   855e6:	4649      	mov	r1, r9
   855e8:	2300      	movs	r3, #0
   855ea:	220a      	movs	r2, #10
   855ec:	4620      	mov	r0, r4
   855ee:	f000 ff9f 	bl	86530 <__multadd>
   855f2:	4681      	mov	r9, r0
   855f4:	4641      	mov	r1, r8
   855f6:	4648      	mov	r0, r9
   855f8:	f7ff fc1e 	bl	84e38 <quorem>
   855fc:	3030      	adds	r0, #48	; 0x30
   855fe:	f805 0b01 	strb.w	r0, [r5], #1
   85602:	eba5 030a 	sub.w	r3, r5, sl
   85606:	42bb      	cmp	r3, r7
   85608:	dbed      	blt.n	855e6 <_dtoa_r+0x686>
   8560a:	9b04      	ldr	r3, [sp, #16]
   8560c:	9a07      	ldr	r2, [sp, #28]
   8560e:	4682      	mov	sl, r0
   85610:	2a01      	cmp	r2, #1
   85612:	bfac      	ite	ge
   85614:	189b      	addge	r3, r3, r2
   85616:	3301      	addlt	r3, #1
   85618:	f04f 0b00 	mov.w	fp, #0
   8561c:	461d      	mov	r5, r3
   8561e:	4649      	mov	r1, r9
   85620:	2201      	movs	r2, #1
   85622:	4620      	mov	r0, r4
   85624:	f001 f902 	bl	8682c <__lshift>
   85628:	4641      	mov	r1, r8
   8562a:	4681      	mov	r9, r0
   8562c:	f001 f94e 	bl	868cc <__mcmp>
   85630:	2800      	cmp	r0, #0
   85632:	f340 823f 	ble.w	85ab4 <_dtoa_r+0xb54>
   85636:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   8563a:	1e6b      	subs	r3, r5, #1
   8563c:	9904      	ldr	r1, [sp, #16]
   8563e:	e004      	b.n	8564a <_dtoa_r+0x6ea>
   85640:	428b      	cmp	r3, r1
   85642:	f000 81ae 	beq.w	859a2 <_dtoa_r+0xa42>
   85646:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   8564a:	2a39      	cmp	r2, #57	; 0x39
   8564c:	f103 0501 	add.w	r5, r3, #1
   85650:	d0f6      	beq.n	85640 <_dtoa_r+0x6e0>
   85652:	3201      	adds	r2, #1
   85654:	701a      	strb	r2, [r3, #0]
   85656:	4641      	mov	r1, r8
   85658:	4620      	mov	r0, r4
   8565a:	f000 ff5f 	bl	8651c <_Bfree>
   8565e:	2e00      	cmp	r6, #0
   85660:	f43f ae3d 	beq.w	852de <_dtoa_r+0x37e>
   85664:	f1bb 0f00 	cmp.w	fp, #0
   85668:	d005      	beq.n	85676 <_dtoa_r+0x716>
   8566a:	45b3      	cmp	fp, r6
   8566c:	d003      	beq.n	85676 <_dtoa_r+0x716>
   8566e:	4659      	mov	r1, fp
   85670:	4620      	mov	r0, r4
   85672:	f000 ff53 	bl	8651c <_Bfree>
   85676:	4631      	mov	r1, r6
   85678:	4620      	mov	r0, r4
   8567a:	f000 ff4f 	bl	8651c <_Bfree>
   8567e:	e62e      	b.n	852de <_dtoa_r+0x37e>
   85680:	2300      	movs	r3, #0
   85682:	930b      	str	r3, [sp, #44]	; 0x2c
   85684:	9b02      	ldr	r3, [sp, #8]
   85686:	9a25      	ldr	r2, [sp, #148]	; 0x94
   85688:	4413      	add	r3, r2
   8568a:	930f      	str	r3, [sp, #60]	; 0x3c
   8568c:	3301      	adds	r3, #1
   8568e:	2b01      	cmp	r3, #1
   85690:	461f      	mov	r7, r3
   85692:	461e      	mov	r6, r3
   85694:	bfb8      	it	lt
   85696:	2701      	movlt	r7, #1
   85698:	9307      	str	r3, [sp, #28]
   8569a:	2100      	movs	r1, #0
   8569c:	2f17      	cmp	r7, #23
   8569e:	6461      	str	r1, [r4, #68]	; 0x44
   856a0:	d90a      	bls.n	856b8 <_dtoa_r+0x758>
   856a2:	2201      	movs	r2, #1
   856a4:	2304      	movs	r3, #4
   856a6:	005b      	lsls	r3, r3, #1
   856a8:	f103 0014 	add.w	r0, r3, #20
   856ac:	4287      	cmp	r7, r0
   856ae:	4611      	mov	r1, r2
   856b0:	f102 0201 	add.w	r2, r2, #1
   856b4:	d2f7      	bcs.n	856a6 <_dtoa_r+0x746>
   856b6:	6461      	str	r1, [r4, #68]	; 0x44
   856b8:	4620      	mov	r0, r4
   856ba:	f000 ff09 	bl	864d0 <_Balloc>
   856be:	2e0e      	cmp	r6, #14
   856c0:	9004      	str	r0, [sp, #16]
   856c2:	6420      	str	r0, [r4, #64]	; 0x40
   856c4:	f63f ad47 	bhi.w	85156 <_dtoa_r+0x1f6>
   856c8:	2d00      	cmp	r5, #0
   856ca:	f43f ad44 	beq.w	85156 <_dtoa_r+0x1f6>
   856ce:	9902      	ldr	r1, [sp, #8]
   856d0:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   856d4:	2900      	cmp	r1, #0
   856d6:	f340 8203 	ble.w	85ae0 <_dtoa_r+0xb80>
   856da:	4bb9      	ldr	r3, [pc, #740]	; (859c0 <_dtoa_r+0xa60>)
   856dc:	f001 020f 	and.w	r2, r1, #15
   856e0:	110d      	asrs	r5, r1, #4
   856e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   856e6:	06e9      	lsls	r1, r5, #27
   856e8:	e9d3 6700 	ldrd	r6, r7, [r3]
   856ec:	f140 81af 	bpl.w	85a4e <_dtoa_r+0xaee>
   856f0:	4bb4      	ldr	r3, [pc, #720]	; (859c4 <_dtoa_r+0xa64>)
   856f2:	4650      	mov	r0, sl
   856f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   856f8:	4659      	mov	r1, fp
   856fa:	f001 ffa3 	bl	87644 <__aeabi_ddiv>
   856fe:	f04f 0a03 	mov.w	sl, #3
   85702:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   85706:	f005 050f 	and.w	r5, r5, #15
   8570a:	b18d      	cbz	r5, 85730 <_dtoa_r+0x7d0>
   8570c:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 859c4 <_dtoa_r+0xa64>
   85710:	07ea      	lsls	r2, r5, #31
   85712:	d509      	bpl.n	85728 <_dtoa_r+0x7c8>
   85714:	e9d8 2300 	ldrd	r2, r3, [r8]
   85718:	4630      	mov	r0, r6
   8571a:	4639      	mov	r1, r7
   8571c:	f001 fe68 	bl	873f0 <__aeabi_dmul>
   85720:	4606      	mov	r6, r0
   85722:	460f      	mov	r7, r1
   85724:	f10a 0a01 	add.w	sl, sl, #1
   85728:	106d      	asrs	r5, r5, #1
   8572a:	f108 0808 	add.w	r8, r8, #8
   8572e:	d1ef      	bne.n	85710 <_dtoa_r+0x7b0>
   85730:	463b      	mov	r3, r7
   85732:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   85736:	4632      	mov	r2, r6
   85738:	f001 ff84 	bl	87644 <__aeabi_ddiv>
   8573c:	4607      	mov	r7, r0
   8573e:	4688      	mov	r8, r1
   85740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85742:	b143      	cbz	r3, 85756 <_dtoa_r+0x7f6>
   85744:	2200      	movs	r2, #0
   85746:	4ba0      	ldr	r3, [pc, #640]	; (859c8 <_dtoa_r+0xa68>)
   85748:	4638      	mov	r0, r7
   8574a:	4641      	mov	r1, r8
   8574c:	f002 f8c2 	bl	878d4 <__aeabi_dcmplt>
   85750:	2800      	cmp	r0, #0
   85752:	f040 8287 	bne.w	85c64 <_dtoa_r+0xd04>
   85756:	4650      	mov	r0, sl
   85758:	f7fd fcb4 	bl	830c4 <__aeabi_i2d>
   8575c:	463a      	mov	r2, r7
   8575e:	4643      	mov	r3, r8
   85760:	f001 fe46 	bl	873f0 <__aeabi_dmul>
   85764:	4b99      	ldr	r3, [pc, #612]	; (859cc <_dtoa_r+0xa6c>)
   85766:	2200      	movs	r2, #0
   85768:	f7fd fb60 	bl	82e2c <__adddf3>
   8576c:	9b07      	ldr	r3, [sp, #28]
   8576e:	4605      	mov	r5, r0
   85770:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   85774:	2b00      	cmp	r3, #0
   85776:	f000 813f 	beq.w	859f8 <_dtoa_r+0xa98>
   8577a:	9b02      	ldr	r3, [sp, #8]
   8577c:	9315      	str	r3, [sp, #84]	; 0x54
   8577e:	9b07      	ldr	r3, [sp, #28]
   85780:	9312      	str	r3, [sp, #72]	; 0x48
   85782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   85784:	2b00      	cmp	r3, #0
   85786:	f000 81fb 	beq.w	85b80 <_dtoa_r+0xc20>
   8578a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8578c:	4b8c      	ldr	r3, [pc, #560]	; (859c0 <_dtoa_r+0xa60>)
   8578e:	2000      	movs	r0, #0
   85790:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   85794:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   85798:	498d      	ldr	r1, [pc, #564]	; (859d0 <_dtoa_r+0xa70>)
   8579a:	f001 ff53 	bl	87644 <__aeabi_ddiv>
   8579e:	462a      	mov	r2, r5
   857a0:	4633      	mov	r3, r6
   857a2:	f7fd fb41 	bl	82e28 <__aeabi_dsub>
   857a6:	4682      	mov	sl, r0
   857a8:	468b      	mov	fp, r1
   857aa:	4638      	mov	r0, r7
   857ac:	4641      	mov	r1, r8
   857ae:	f002 f8cf 	bl	87950 <__aeabi_d2iz>
   857b2:	4605      	mov	r5, r0
   857b4:	f7fd fc86 	bl	830c4 <__aeabi_i2d>
   857b8:	4602      	mov	r2, r0
   857ba:	460b      	mov	r3, r1
   857bc:	4638      	mov	r0, r7
   857be:	4641      	mov	r1, r8
   857c0:	f7fd fb32 	bl	82e28 <__aeabi_dsub>
   857c4:	3530      	adds	r5, #48	; 0x30
   857c6:	fa5f f885 	uxtb.w	r8, r5
   857ca:	9d04      	ldr	r5, [sp, #16]
   857cc:	4606      	mov	r6, r0
   857ce:	460f      	mov	r7, r1
   857d0:	f885 8000 	strb.w	r8, [r5]
   857d4:	4602      	mov	r2, r0
   857d6:	460b      	mov	r3, r1
   857d8:	4650      	mov	r0, sl
   857da:	4659      	mov	r1, fp
   857dc:	3501      	adds	r5, #1
   857de:	f002 f897 	bl	87910 <__aeabi_dcmpgt>
   857e2:	2800      	cmp	r0, #0
   857e4:	d154      	bne.n	85890 <_dtoa_r+0x930>
   857e6:	4632      	mov	r2, r6
   857e8:	463b      	mov	r3, r7
   857ea:	2000      	movs	r0, #0
   857ec:	4976      	ldr	r1, [pc, #472]	; (859c8 <_dtoa_r+0xa68>)
   857ee:	f7fd fb1b 	bl	82e28 <__aeabi_dsub>
   857f2:	4602      	mov	r2, r0
   857f4:	460b      	mov	r3, r1
   857f6:	4650      	mov	r0, sl
   857f8:	4659      	mov	r1, fp
   857fa:	f002 f889 	bl	87910 <__aeabi_dcmpgt>
   857fe:	2800      	cmp	r0, #0
   85800:	f040 8270 	bne.w	85ce4 <_dtoa_r+0xd84>
   85804:	9a12      	ldr	r2, [sp, #72]	; 0x48
   85806:	2a01      	cmp	r2, #1
   85808:	f000 8112 	beq.w	85a30 <_dtoa_r+0xad0>
   8580c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8580e:	9a04      	ldr	r2, [sp, #16]
   85810:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   85814:	4413      	add	r3, r2
   85816:	4699      	mov	r9, r3
   85818:	e00f      	b.n	8583a <_dtoa_r+0x8da>
   8581a:	4632      	mov	r2, r6
   8581c:	463b      	mov	r3, r7
   8581e:	2000      	movs	r0, #0
   85820:	4969      	ldr	r1, [pc, #420]	; (859c8 <_dtoa_r+0xa68>)
   85822:	f7fd fb01 	bl	82e28 <__aeabi_dsub>
   85826:	4652      	mov	r2, sl
   85828:	465b      	mov	r3, fp
   8582a:	f002 f853 	bl	878d4 <__aeabi_dcmplt>
   8582e:	2800      	cmp	r0, #0
   85830:	f040 8256 	bne.w	85ce0 <_dtoa_r+0xd80>
   85834:	454d      	cmp	r5, r9
   85836:	f000 80f9 	beq.w	85a2c <_dtoa_r+0xacc>
   8583a:	4650      	mov	r0, sl
   8583c:	4659      	mov	r1, fp
   8583e:	2200      	movs	r2, #0
   85840:	4b64      	ldr	r3, [pc, #400]	; (859d4 <_dtoa_r+0xa74>)
   85842:	f001 fdd5 	bl	873f0 <__aeabi_dmul>
   85846:	2200      	movs	r2, #0
   85848:	4b62      	ldr	r3, [pc, #392]	; (859d4 <_dtoa_r+0xa74>)
   8584a:	4682      	mov	sl, r0
   8584c:	468b      	mov	fp, r1
   8584e:	4630      	mov	r0, r6
   85850:	4639      	mov	r1, r7
   85852:	f001 fdcd 	bl	873f0 <__aeabi_dmul>
   85856:	460f      	mov	r7, r1
   85858:	4606      	mov	r6, r0
   8585a:	f002 f879 	bl	87950 <__aeabi_d2iz>
   8585e:	4680      	mov	r8, r0
   85860:	f7fd fc30 	bl	830c4 <__aeabi_i2d>
   85864:	4602      	mov	r2, r0
   85866:	460b      	mov	r3, r1
   85868:	4630      	mov	r0, r6
   8586a:	4639      	mov	r1, r7
   8586c:	f7fd fadc 	bl	82e28 <__aeabi_dsub>
   85870:	f108 0830 	add.w	r8, r8, #48	; 0x30
   85874:	fa5f f888 	uxtb.w	r8, r8
   85878:	f805 8b01 	strb.w	r8, [r5], #1
   8587c:	4652      	mov	r2, sl
   8587e:	465b      	mov	r3, fp
   85880:	4606      	mov	r6, r0
   85882:	460f      	mov	r7, r1
   85884:	f002 f826 	bl	878d4 <__aeabi_dcmplt>
   85888:	2800      	cmp	r0, #0
   8588a:	d0c6      	beq.n	8581a <_dtoa_r+0x8ba>
   8588c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85890:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85892:	9302      	str	r3, [sp, #8]
   85894:	e523      	b.n	852de <_dtoa_r+0x37e>
   85896:	2300      	movs	r3, #0
   85898:	930b      	str	r3, [sp, #44]	; 0x2c
   8589a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8589c:	2b00      	cmp	r3, #0
   8589e:	f340 80dd 	ble.w	85a5c <_dtoa_r+0xafc>
   858a2:	461f      	mov	r7, r3
   858a4:	461e      	mov	r6, r3
   858a6:	930f      	str	r3, [sp, #60]	; 0x3c
   858a8:	9307      	str	r3, [sp, #28]
   858aa:	e6f6      	b.n	8569a <_dtoa_r+0x73a>
   858ac:	2301      	movs	r3, #1
   858ae:	930b      	str	r3, [sp, #44]	; 0x2c
   858b0:	e7f3      	b.n	8589a <_dtoa_r+0x93a>
   858b2:	f1ba 0f00 	cmp.w	sl, #0
   858b6:	f47f ada7 	bne.w	85408 <_dtoa_r+0x4a8>
   858ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
   858be:	2b00      	cmp	r3, #0
   858c0:	f47f adbc 	bne.w	8543c <_dtoa_r+0x4dc>
   858c4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   858c8:	0d3f      	lsrs	r7, r7, #20
   858ca:	053f      	lsls	r7, r7, #20
   858cc:	2f00      	cmp	r7, #0
   858ce:	f000 820d 	beq.w	85cec <_dtoa_r+0xd8c>
   858d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   858d4:	3301      	adds	r3, #1
   858d6:	930a      	str	r3, [sp, #40]	; 0x28
   858d8:	9b08      	ldr	r3, [sp, #32]
   858da:	3301      	adds	r3, #1
   858dc:	9308      	str	r3, [sp, #32]
   858de:	2301      	movs	r3, #1
   858e0:	930c      	str	r3, [sp, #48]	; 0x30
   858e2:	e5ad      	b.n	85440 <_dtoa_r+0x4e0>
   858e4:	9b07      	ldr	r3, [sp, #28]
   858e6:	2b00      	cmp	r3, #0
   858e8:	f73f ac48 	bgt.w	8517c <_dtoa_r+0x21c>
   858ec:	f040 8222 	bne.w	85d34 <_dtoa_r+0xdd4>
   858f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   858f4:	2200      	movs	r2, #0
   858f6:	4b38      	ldr	r3, [pc, #224]	; (859d8 <_dtoa_r+0xa78>)
   858f8:	f001 fd7a 	bl	873f0 <__aeabi_dmul>
   858fc:	4652      	mov	r2, sl
   858fe:	465b      	mov	r3, fp
   85900:	f001 fffc 	bl	878fc <__aeabi_dcmpge>
   85904:	f8dd 801c 	ldr.w	r8, [sp, #28]
   85908:	4646      	mov	r6, r8
   8590a:	2800      	cmp	r0, #0
   8590c:	d041      	beq.n	85992 <_dtoa_r+0xa32>
   8590e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85910:	9d04      	ldr	r5, [sp, #16]
   85912:	43db      	mvns	r3, r3
   85914:	9302      	str	r3, [sp, #8]
   85916:	4641      	mov	r1, r8
   85918:	4620      	mov	r0, r4
   8591a:	f000 fdff 	bl	8651c <_Bfree>
   8591e:	2e00      	cmp	r6, #0
   85920:	f43f acdd 	beq.w	852de <_dtoa_r+0x37e>
   85924:	e6a7      	b.n	85676 <_dtoa_r+0x716>
   85926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   85928:	4649      	mov	r1, r9
   8592a:	4620      	mov	r0, r4
   8592c:	f000 ff2e 	bl	8678c <__pow5mult>
   85930:	4681      	mov	r9, r0
   85932:	e557      	b.n	853e4 <_dtoa_r+0x484>
   85934:	9a14      	ldr	r2, [sp, #80]	; 0x50
   85936:	2a00      	cmp	r2, #0
   85938:	f000 8188 	beq.w	85c4c <_dtoa_r+0xcec>
   8593c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   85940:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   85942:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   85944:	e4f2      	b.n	8532c <_dtoa_r+0x3cc>
   85946:	f1ba 0f00 	cmp.w	sl, #0
   8594a:	f47f ad77 	bne.w	8543c <_dtoa_r+0x4dc>
   8594e:	e7b4      	b.n	858ba <_dtoa_r+0x95a>
   85950:	f000 fdee 	bl	86530 <__multadd>
   85954:	4647      	mov	r7, r8
   85956:	4606      	mov	r6, r0
   85958:	4683      	mov	fp, r0
   8595a:	e5c0      	b.n	854de <_dtoa_r+0x57e>
   8595c:	4601      	mov	r1, r0
   8595e:	4620      	mov	r0, r4
   85960:	9308      	str	r3, [sp, #32]
   85962:	f000 fddb 	bl	8651c <_Bfree>
   85966:	2201      	movs	r2, #1
   85968:	9b08      	ldr	r3, [sp, #32]
   8596a:	e5e2      	b.n	85532 <_dtoa_r+0x5d2>
   8596c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8596e:	2b02      	cmp	r3, #2
   85970:	f77f ad98 	ble.w	854a4 <_dtoa_r+0x544>
   85974:	9b07      	ldr	r3, [sp, #28]
   85976:	2b00      	cmp	r3, #0
   85978:	d1c9      	bne.n	8590e <_dtoa_r+0x9ae>
   8597a:	4641      	mov	r1, r8
   8597c:	2205      	movs	r2, #5
   8597e:	4620      	mov	r0, r4
   85980:	f000 fdd6 	bl	86530 <__multadd>
   85984:	4601      	mov	r1, r0
   85986:	4680      	mov	r8, r0
   85988:	4648      	mov	r0, r9
   8598a:	f000 ff9f 	bl	868cc <__mcmp>
   8598e:	2800      	cmp	r0, #0
   85990:	ddbd      	ble.n	8590e <_dtoa_r+0x9ae>
   85992:	2331      	movs	r3, #49	; 0x31
   85994:	9a02      	ldr	r2, [sp, #8]
   85996:	9904      	ldr	r1, [sp, #16]
   85998:	3201      	adds	r2, #1
   8599a:	9202      	str	r2, [sp, #8]
   8599c:	700b      	strb	r3, [r1, #0]
   8599e:	1c4d      	adds	r5, r1, #1
   859a0:	e7b9      	b.n	85916 <_dtoa_r+0x9b6>
   859a2:	2331      	movs	r3, #49	; 0x31
   859a4:	9a02      	ldr	r2, [sp, #8]
   859a6:	3201      	adds	r2, #1
   859a8:	9202      	str	r2, [sp, #8]
   859aa:	9a04      	ldr	r2, [sp, #16]
   859ac:	7013      	strb	r3, [r2, #0]
   859ae:	e652      	b.n	85656 <_dtoa_r+0x6f6>
   859b0:	2301      	movs	r3, #1
   859b2:	930b      	str	r3, [sp, #44]	; 0x2c
   859b4:	e666      	b.n	85684 <_dtoa_r+0x724>
   859b6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   859ba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   859bc:	e48f      	b.n	852de <_dtoa_r+0x37e>
   859be:	bf00      	nop
   859c0:	00087e80 	.word	0x00087e80
   859c4:	00087e58 	.word	0x00087e58
   859c8:	3ff00000 	.word	0x3ff00000
   859cc:	401c0000 	.word	0x401c0000
   859d0:	3fe00000 	.word	0x3fe00000
   859d4:	40240000 	.word	0x40240000
   859d8:	40140000 	.word	0x40140000
   859dc:	4650      	mov	r0, sl
   859de:	f7fd fb71 	bl	830c4 <__aeabi_i2d>
   859e2:	463a      	mov	r2, r7
   859e4:	4643      	mov	r3, r8
   859e6:	f001 fd03 	bl	873f0 <__aeabi_dmul>
   859ea:	2200      	movs	r2, #0
   859ec:	4bc1      	ldr	r3, [pc, #772]	; (85cf4 <_dtoa_r+0xd94>)
   859ee:	f7fd fa1d 	bl	82e2c <__adddf3>
   859f2:	4605      	mov	r5, r0
   859f4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   859f8:	4641      	mov	r1, r8
   859fa:	2200      	movs	r2, #0
   859fc:	4bbe      	ldr	r3, [pc, #760]	; (85cf8 <_dtoa_r+0xd98>)
   859fe:	4638      	mov	r0, r7
   85a00:	f7fd fa12 	bl	82e28 <__aeabi_dsub>
   85a04:	462a      	mov	r2, r5
   85a06:	4633      	mov	r3, r6
   85a08:	4682      	mov	sl, r0
   85a0a:	468b      	mov	fp, r1
   85a0c:	f001 ff80 	bl	87910 <__aeabi_dcmpgt>
   85a10:	4680      	mov	r8, r0
   85a12:	2800      	cmp	r0, #0
   85a14:	f040 8110 	bne.w	85c38 <_dtoa_r+0xcd8>
   85a18:	462a      	mov	r2, r5
   85a1a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   85a1e:	4650      	mov	r0, sl
   85a20:	4659      	mov	r1, fp
   85a22:	f001 ff57 	bl	878d4 <__aeabi_dcmplt>
   85a26:	b118      	cbz	r0, 85a30 <_dtoa_r+0xad0>
   85a28:	4646      	mov	r6, r8
   85a2a:	e770      	b.n	8590e <_dtoa_r+0x9ae>
   85a2c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85a30:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   85a34:	f7ff bb8f 	b.w	85156 <_dtoa_r+0x1f6>
   85a38:	9804      	ldr	r0, [sp, #16]
   85a3a:	f7ff bac0 	b.w	84fbe <_dtoa_r+0x5e>
   85a3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   85a40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   85a42:	1afb      	subs	r3, r7, r3
   85a44:	441a      	add	r2, r3
   85a46:	970c      	str	r7, [sp, #48]	; 0x30
   85a48:	920d      	str	r2, [sp, #52]	; 0x34
   85a4a:	2700      	movs	r7, #0
   85a4c:	e468      	b.n	85320 <_dtoa_r+0x3c0>
   85a4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   85a52:	f04f 0a02 	mov.w	sl, #2
   85a56:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   85a5a:	e656      	b.n	8570a <_dtoa_r+0x7aa>
   85a5c:	2100      	movs	r1, #0
   85a5e:	2301      	movs	r3, #1
   85a60:	4620      	mov	r0, r4
   85a62:	6461      	str	r1, [r4, #68]	; 0x44
   85a64:	9325      	str	r3, [sp, #148]	; 0x94
   85a66:	f000 fd33 	bl	864d0 <_Balloc>
   85a6a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85a6c:	9004      	str	r0, [sp, #16]
   85a6e:	9307      	str	r3, [sp, #28]
   85a70:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85a72:	6420      	str	r0, [r4, #64]	; 0x40
   85a74:	930f      	str	r3, [sp, #60]	; 0x3c
   85a76:	e627      	b.n	856c8 <_dtoa_r+0x768>
   85a78:	2a00      	cmp	r2, #0
   85a7a:	46d0      	mov	r8, sl
   85a7c:	f8cd b020 	str.w	fp, [sp, #32]
   85a80:	469a      	mov	sl, r3
   85a82:	dd11      	ble.n	85aa8 <_dtoa_r+0xb48>
   85a84:	4649      	mov	r1, r9
   85a86:	2201      	movs	r2, #1
   85a88:	4620      	mov	r0, r4
   85a8a:	f000 fecf 	bl	8682c <__lshift>
   85a8e:	4641      	mov	r1, r8
   85a90:	4681      	mov	r9, r0
   85a92:	f000 ff1b 	bl	868cc <__mcmp>
   85a96:	2800      	cmp	r0, #0
   85a98:	f340 8145 	ble.w	85d26 <_dtoa_r+0xdc6>
   85a9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   85aa0:	f000 8105 	beq.w	85cae <_dtoa_r+0xd4e>
   85aa4:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   85aa8:	46b3      	mov	fp, r6
   85aaa:	f887 a000 	strb.w	sl, [r7]
   85aae:	1c7d      	adds	r5, r7, #1
   85ab0:	9e08      	ldr	r6, [sp, #32]
   85ab2:	e5d0      	b.n	85656 <_dtoa_r+0x6f6>
   85ab4:	d104      	bne.n	85ac0 <_dtoa_r+0xb60>
   85ab6:	f01a 0f01 	tst.w	sl, #1
   85aba:	d001      	beq.n	85ac0 <_dtoa_r+0xb60>
   85abc:	e5bb      	b.n	85636 <_dtoa_r+0x6d6>
   85abe:	4615      	mov	r5, r2
   85ac0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   85ac4:	1e6a      	subs	r2, r5, #1
   85ac6:	2b30      	cmp	r3, #48	; 0x30
   85ac8:	d0f9      	beq.n	85abe <_dtoa_r+0xb5e>
   85aca:	e5c4      	b.n	85656 <_dtoa_r+0x6f6>
   85acc:	2230      	movs	r2, #48	; 0x30
   85ace:	9904      	ldr	r1, [sp, #16]
   85ad0:	700a      	strb	r2, [r1, #0]
   85ad2:	9a02      	ldr	r2, [sp, #8]
   85ad4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   85ad8:	3201      	adds	r2, #1
   85ada:	9202      	str	r2, [sp, #8]
   85adc:	f7ff bbfb 	b.w	852d6 <_dtoa_r+0x376>
   85ae0:	f000 80bb 	beq.w	85c5a <_dtoa_r+0xcfa>
   85ae4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   85ae8:	9b02      	ldr	r3, [sp, #8]
   85aea:	f04f 0a02 	mov.w	sl, #2
   85aee:	425d      	negs	r5, r3
   85af0:	4b82      	ldr	r3, [pc, #520]	; (85cfc <_dtoa_r+0xd9c>)
   85af2:	f005 020f 	and.w	r2, r5, #15
   85af6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   85afa:	e9d3 2300 	ldrd	r2, r3, [r3]
   85afe:	f001 fc77 	bl	873f0 <__aeabi_dmul>
   85b02:	112d      	asrs	r5, r5, #4
   85b04:	4607      	mov	r7, r0
   85b06:	4688      	mov	r8, r1
   85b08:	f43f ae1a 	beq.w	85740 <_dtoa_r+0x7e0>
   85b0c:	4e7c      	ldr	r6, [pc, #496]	; (85d00 <_dtoa_r+0xda0>)
   85b0e:	07eb      	lsls	r3, r5, #31
   85b10:	d509      	bpl.n	85b26 <_dtoa_r+0xbc6>
   85b12:	e9d6 2300 	ldrd	r2, r3, [r6]
   85b16:	4638      	mov	r0, r7
   85b18:	4641      	mov	r1, r8
   85b1a:	f001 fc69 	bl	873f0 <__aeabi_dmul>
   85b1e:	4607      	mov	r7, r0
   85b20:	4688      	mov	r8, r1
   85b22:	f10a 0a01 	add.w	sl, sl, #1
   85b26:	106d      	asrs	r5, r5, #1
   85b28:	f106 0608 	add.w	r6, r6, #8
   85b2c:	d1ef      	bne.n	85b0e <_dtoa_r+0xbae>
   85b2e:	e607      	b.n	85740 <_dtoa_r+0x7e0>
   85b30:	6871      	ldr	r1, [r6, #4]
   85b32:	4620      	mov	r0, r4
   85b34:	f000 fccc 	bl	864d0 <_Balloc>
   85b38:	4605      	mov	r5, r0
   85b3a:	6933      	ldr	r3, [r6, #16]
   85b3c:	f106 010c 	add.w	r1, r6, #12
   85b40:	3302      	adds	r3, #2
   85b42:	009a      	lsls	r2, r3, #2
   85b44:	300c      	adds	r0, #12
   85b46:	f000 fc41 	bl	863cc <memcpy>
   85b4a:	4629      	mov	r1, r5
   85b4c:	2201      	movs	r2, #1
   85b4e:	4620      	mov	r0, r4
   85b50:	f000 fe6c 	bl	8682c <__lshift>
   85b54:	9008      	str	r0, [sp, #32]
   85b56:	e4b6      	b.n	854c6 <_dtoa_r+0x566>
   85b58:	2b39      	cmp	r3, #57	; 0x39
   85b5a:	f8cd b020 	str.w	fp, [sp, #32]
   85b5e:	46d0      	mov	r8, sl
   85b60:	f000 80a5 	beq.w	85cae <_dtoa_r+0xd4e>
   85b64:	f103 0a01 	add.w	sl, r3, #1
   85b68:	46b3      	mov	fp, r6
   85b6a:	f887 a000 	strb.w	sl, [r7]
   85b6e:	1c7d      	adds	r5, r7, #1
   85b70:	9e08      	ldr	r6, [sp, #32]
   85b72:	e570      	b.n	85656 <_dtoa_r+0x6f6>
   85b74:	465a      	mov	r2, fp
   85b76:	46d0      	mov	r8, sl
   85b78:	46b3      	mov	fp, r6
   85b7a:	469a      	mov	sl, r3
   85b7c:	4616      	mov	r6, r2
   85b7e:	e54e      	b.n	8561e <_dtoa_r+0x6be>
   85b80:	9812      	ldr	r0, [sp, #72]	; 0x48
   85b82:	495e      	ldr	r1, [pc, #376]	; (85cfc <_dtoa_r+0xd9c>)
   85b84:	462a      	mov	r2, r5
   85b86:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   85b8a:	4633      	mov	r3, r6
   85b8c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   85b90:	f001 fc2e 	bl	873f0 <__aeabi_dmul>
   85b94:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   85b98:	4638      	mov	r0, r7
   85b9a:	4641      	mov	r1, r8
   85b9c:	f001 fed8 	bl	87950 <__aeabi_d2iz>
   85ba0:	4605      	mov	r5, r0
   85ba2:	f7fd fa8f 	bl	830c4 <__aeabi_i2d>
   85ba6:	4602      	mov	r2, r0
   85ba8:	460b      	mov	r3, r1
   85baa:	4638      	mov	r0, r7
   85bac:	4641      	mov	r1, r8
   85bae:	f7fd f93b 	bl	82e28 <__aeabi_dsub>
   85bb2:	4606      	mov	r6, r0
   85bb4:	9812      	ldr	r0, [sp, #72]	; 0x48
   85bb6:	9a04      	ldr	r2, [sp, #16]
   85bb8:	3530      	adds	r5, #48	; 0x30
   85bba:	2801      	cmp	r0, #1
   85bbc:	7015      	strb	r5, [r2, #0]
   85bbe:	460f      	mov	r7, r1
   85bc0:	f102 0501 	add.w	r5, r2, #1
   85bc4:	d026      	beq.n	85c14 <_dtoa_r+0xcb4>
   85bc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85bc8:	9a04      	ldr	r2, [sp, #16]
   85bca:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   85bce:	4413      	add	r3, r2
   85bd0:	f04f 0a00 	mov.w	sl, #0
   85bd4:	4699      	mov	r9, r3
   85bd6:	f8df b130 	ldr.w	fp, [pc, #304]	; 85d08 <_dtoa_r+0xda8>
   85bda:	4652      	mov	r2, sl
   85bdc:	465b      	mov	r3, fp
   85bde:	4630      	mov	r0, r6
   85be0:	4639      	mov	r1, r7
   85be2:	f001 fc05 	bl	873f0 <__aeabi_dmul>
   85be6:	460f      	mov	r7, r1
   85be8:	4606      	mov	r6, r0
   85bea:	f001 feb1 	bl	87950 <__aeabi_d2iz>
   85bee:	4680      	mov	r8, r0
   85bf0:	f7fd fa68 	bl	830c4 <__aeabi_i2d>
   85bf4:	4602      	mov	r2, r0
   85bf6:	460b      	mov	r3, r1
   85bf8:	4630      	mov	r0, r6
   85bfa:	4639      	mov	r1, r7
   85bfc:	f7fd f914 	bl	82e28 <__aeabi_dsub>
   85c00:	f108 0830 	add.w	r8, r8, #48	; 0x30
   85c04:	f805 8b01 	strb.w	r8, [r5], #1
   85c08:	454d      	cmp	r5, r9
   85c0a:	4606      	mov	r6, r0
   85c0c:	460f      	mov	r7, r1
   85c0e:	d1e4      	bne.n	85bda <_dtoa_r+0xc7a>
   85c10:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85c14:	2200      	movs	r2, #0
   85c16:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   85c1a:	4b3a      	ldr	r3, [pc, #232]	; (85d04 <_dtoa_r+0xda4>)
   85c1c:	f7fd f906 	bl	82e2c <__adddf3>
   85c20:	4632      	mov	r2, r6
   85c22:	463b      	mov	r3, r7
   85c24:	f001 fe56 	bl	878d4 <__aeabi_dcmplt>
   85c28:	2800      	cmp	r0, #0
   85c2a:	d046      	beq.n	85cba <_dtoa_r+0xd5a>
   85c2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85c2e:	9302      	str	r3, [sp, #8]
   85c30:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   85c34:	f7ff bb42 	b.w	852bc <_dtoa_r+0x35c>
   85c38:	f04f 0800 	mov.w	r8, #0
   85c3c:	4646      	mov	r6, r8
   85c3e:	e6a8      	b.n	85992 <_dtoa_r+0xa32>
   85c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85c42:	9a07      	ldr	r2, [sp, #28]
   85c44:	1a9d      	subs	r5, r3, r2
   85c46:	2300      	movs	r3, #0
   85c48:	f7ff bb70 	b.w	8532c <_dtoa_r+0x3cc>
   85c4c:	9b18      	ldr	r3, [sp, #96]	; 0x60
   85c4e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   85c50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   85c54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   85c56:	f7ff bb69 	b.w	8532c <_dtoa_r+0x3cc>
   85c5a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   85c5e:	f04f 0a02 	mov.w	sl, #2
   85c62:	e56d      	b.n	85740 <_dtoa_r+0x7e0>
   85c64:	9b07      	ldr	r3, [sp, #28]
   85c66:	2b00      	cmp	r3, #0
   85c68:	f43f aeb8 	beq.w	859dc <_dtoa_r+0xa7c>
   85c6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85c6e:	2b00      	cmp	r3, #0
   85c70:	f77f aede 	ble.w	85a30 <_dtoa_r+0xad0>
   85c74:	2200      	movs	r2, #0
   85c76:	4b24      	ldr	r3, [pc, #144]	; (85d08 <_dtoa_r+0xda8>)
   85c78:	4638      	mov	r0, r7
   85c7a:	4641      	mov	r1, r8
   85c7c:	f001 fbb8 	bl	873f0 <__aeabi_dmul>
   85c80:	4607      	mov	r7, r0
   85c82:	4688      	mov	r8, r1
   85c84:	f10a 0001 	add.w	r0, sl, #1
   85c88:	f7fd fa1c 	bl	830c4 <__aeabi_i2d>
   85c8c:	463a      	mov	r2, r7
   85c8e:	4643      	mov	r3, r8
   85c90:	f001 fbae 	bl	873f0 <__aeabi_dmul>
   85c94:	2200      	movs	r2, #0
   85c96:	4b17      	ldr	r3, [pc, #92]	; (85cf4 <_dtoa_r+0xd94>)
   85c98:	f7fd f8c8 	bl	82e2c <__adddf3>
   85c9c:	9a02      	ldr	r2, [sp, #8]
   85c9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85ca0:	3a01      	subs	r2, #1
   85ca2:	4605      	mov	r5, r0
   85ca4:	9215      	str	r2, [sp, #84]	; 0x54
   85ca6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   85caa:	9312      	str	r3, [sp, #72]	; 0x48
   85cac:	e569      	b.n	85782 <_dtoa_r+0x822>
   85cae:	2239      	movs	r2, #57	; 0x39
   85cb0:	46b3      	mov	fp, r6
   85cb2:	703a      	strb	r2, [r7, #0]
   85cb4:	9e08      	ldr	r6, [sp, #32]
   85cb6:	1c7d      	adds	r5, r7, #1
   85cb8:	e4bf      	b.n	8563a <_dtoa_r+0x6da>
   85cba:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   85cbe:	2000      	movs	r0, #0
   85cc0:	4910      	ldr	r1, [pc, #64]	; (85d04 <_dtoa_r+0xda4>)
   85cc2:	f7fd f8b1 	bl	82e28 <__aeabi_dsub>
   85cc6:	4632      	mov	r2, r6
   85cc8:	463b      	mov	r3, r7
   85cca:	f001 fe21 	bl	87910 <__aeabi_dcmpgt>
   85cce:	b908      	cbnz	r0, 85cd4 <_dtoa_r+0xd74>
   85cd0:	e6ae      	b.n	85a30 <_dtoa_r+0xad0>
   85cd2:	4615      	mov	r5, r2
   85cd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   85cd8:	1e6a      	subs	r2, r5, #1
   85cda:	2b30      	cmp	r3, #48	; 0x30
   85cdc:	d0f9      	beq.n	85cd2 <_dtoa_r+0xd72>
   85cde:	e5d7      	b.n	85890 <_dtoa_r+0x930>
   85ce0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85ce4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85ce6:	9302      	str	r3, [sp, #8]
   85ce8:	f7ff bae8 	b.w	852bc <_dtoa_r+0x35c>
   85cec:	970c      	str	r7, [sp, #48]	; 0x30
   85cee:	f7ff bba7 	b.w	85440 <_dtoa_r+0x4e0>
   85cf2:	bf00      	nop
   85cf4:	401c0000 	.word	0x401c0000
   85cf8:	40140000 	.word	0x40140000
   85cfc:	00087e80 	.word	0x00087e80
   85d00:	00087e58 	.word	0x00087e58
   85d04:	3fe00000 	.word	0x3fe00000
   85d08:	40240000 	.word	0x40240000
   85d0c:	2b39      	cmp	r3, #57	; 0x39
   85d0e:	f8cd b020 	str.w	fp, [sp, #32]
   85d12:	46d0      	mov	r8, sl
   85d14:	f8dd b01c 	ldr.w	fp, [sp, #28]
   85d18:	469a      	mov	sl, r3
   85d1a:	d0c8      	beq.n	85cae <_dtoa_r+0xd4e>
   85d1c:	f1bb 0f00 	cmp.w	fp, #0
   85d20:	f73f aec0 	bgt.w	85aa4 <_dtoa_r+0xb44>
   85d24:	e6c0      	b.n	85aa8 <_dtoa_r+0xb48>
   85d26:	f47f aebf 	bne.w	85aa8 <_dtoa_r+0xb48>
   85d2a:	f01a 0f01 	tst.w	sl, #1
   85d2e:	f43f aebb 	beq.w	85aa8 <_dtoa_r+0xb48>
   85d32:	e6b3      	b.n	85a9c <_dtoa_r+0xb3c>
   85d34:	f04f 0800 	mov.w	r8, #0
   85d38:	4646      	mov	r6, r8
   85d3a:	e5e8      	b.n	8590e <_dtoa_r+0x9ae>
   85d3c:	4631      	mov	r1, r6
   85d3e:	2300      	movs	r3, #0
   85d40:	220a      	movs	r2, #10
   85d42:	4620      	mov	r0, r4
   85d44:	f000 fbf4 	bl	86530 <__multadd>
   85d48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85d4a:	4606      	mov	r6, r0
   85d4c:	2b00      	cmp	r3, #0
   85d4e:	dd07      	ble.n	85d60 <_dtoa_r+0xe00>
   85d50:	9307      	str	r3, [sp, #28]
   85d52:	f7ff bbab 	b.w	854ac <_dtoa_r+0x54c>
   85d56:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85d58:	2b02      	cmp	r3, #2
   85d5a:	dc1f      	bgt.n	85d9c <_dtoa_r+0xe3c>
   85d5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85d5e:	e43c      	b.n	855da <_dtoa_r+0x67a>
   85d60:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85d62:	2b02      	cmp	r3, #2
   85d64:	dc1a      	bgt.n	85d9c <_dtoa_r+0xe3c>
   85d66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85d68:	e7f2      	b.n	85d50 <_dtoa_r+0xdf0>
   85d6a:	f43f ab81 	beq.w	85470 <_dtoa_r+0x510>
   85d6e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   85d72:	e411      	b.n	85598 <_dtoa_r+0x638>
   85d74:	2500      	movs	r5, #0
   85d76:	4620      	mov	r0, r4
   85d78:	6465      	str	r5, [r4, #68]	; 0x44
   85d7a:	4629      	mov	r1, r5
   85d7c:	f000 fba8 	bl	864d0 <_Balloc>
   85d80:	f04f 33ff 	mov.w	r3, #4294967295
   85d84:	9307      	str	r3, [sp, #28]
   85d86:	930f      	str	r3, [sp, #60]	; 0x3c
   85d88:	2301      	movs	r3, #1
   85d8a:	9004      	str	r0, [sp, #16]
   85d8c:	9525      	str	r5, [sp, #148]	; 0x94
   85d8e:	6420      	str	r0, [r4, #64]	; 0x40
   85d90:	930b      	str	r3, [sp, #44]	; 0x2c
   85d92:	f7ff b9e0 	b.w	85156 <_dtoa_r+0x1f6>
   85d96:	2501      	movs	r5, #1
   85d98:	f7ff b9a8 	b.w	850ec <_dtoa_r+0x18c>
   85d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85d9e:	9307      	str	r3, [sp, #28]
   85da0:	e5e8      	b.n	85974 <_dtoa_r+0xa14>
   85da2:	bf00      	nop

00085da4 <__libc_fini_array>:
   85da4:	b538      	push	{r3, r4, r5, lr}
   85da6:	4c0a      	ldr	r4, [pc, #40]	; (85dd0 <__libc_fini_array+0x2c>)
   85da8:	4d0a      	ldr	r5, [pc, #40]	; (85dd4 <__libc_fini_array+0x30>)
   85daa:	1b64      	subs	r4, r4, r5
   85dac:	10a4      	asrs	r4, r4, #2
   85dae:	d00a      	beq.n	85dc6 <__libc_fini_array+0x22>
   85db0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   85db4:	3b01      	subs	r3, #1
   85db6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   85dba:	3c01      	subs	r4, #1
   85dbc:	f855 3904 	ldr.w	r3, [r5], #-4
   85dc0:	4798      	blx	r3
   85dc2:	2c00      	cmp	r4, #0
   85dc4:	d1f9      	bne.n	85dba <__libc_fini_array+0x16>
   85dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85dca:	f002 b957 	b.w	8807c <_fini>
   85dce:	bf00      	nop
   85dd0:	0008808c 	.word	0x0008808c
   85dd4:	00088088 	.word	0x00088088

00085dd8 <_localeconv_r>:
   85dd8:	4a04      	ldr	r2, [pc, #16]	; (85dec <_localeconv_r+0x14>)
   85dda:	4b05      	ldr	r3, [pc, #20]	; (85df0 <_localeconv_r+0x18>)
   85ddc:	6812      	ldr	r2, [r2, #0]
   85dde:	6b50      	ldr	r0, [r2, #52]	; 0x34
   85de0:	2800      	cmp	r0, #0
   85de2:	bf08      	it	eq
   85de4:	4618      	moveq	r0, r3
   85de6:	30f0      	adds	r0, #240	; 0xf0
   85de8:	4770      	bx	lr
   85dea:	bf00      	nop
   85dec:	200701a0 	.word	0x200701a0
   85df0:	200709e4 	.word	0x200709e4

00085df4 <__retarget_lock_acquire_recursive>:
   85df4:	4770      	bx	lr
   85df6:	bf00      	nop

00085df8 <__retarget_lock_release_recursive>:
   85df8:	4770      	bx	lr
   85dfa:	bf00      	nop

00085dfc <_malloc_r>:
   85dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85e00:	f101 060b 	add.w	r6, r1, #11
   85e04:	2e16      	cmp	r6, #22
   85e06:	b083      	sub	sp, #12
   85e08:	4605      	mov	r5, r0
   85e0a:	f240 809e 	bls.w	85f4a <_malloc_r+0x14e>
   85e0e:	f036 0607 	bics.w	r6, r6, #7
   85e12:	f100 80bd 	bmi.w	85f90 <_malloc_r+0x194>
   85e16:	42b1      	cmp	r1, r6
   85e18:	f200 80ba 	bhi.w	85f90 <_malloc_r+0x194>
   85e1c:	f000 fb4c 	bl	864b8 <__malloc_lock>
   85e20:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   85e24:	f0c0 8285 	bcc.w	86332 <_malloc_r+0x536>
   85e28:	0a73      	lsrs	r3, r6, #9
   85e2a:	f000 80b8 	beq.w	85f9e <_malloc_r+0x1a2>
   85e2e:	2b04      	cmp	r3, #4
   85e30:	f200 816c 	bhi.w	8610c <_malloc_r+0x310>
   85e34:	09b3      	lsrs	r3, r6, #6
   85e36:	f103 0039 	add.w	r0, r3, #57	; 0x39
   85e3a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   85e3e:	00c1      	lsls	r1, r0, #3
   85e40:	4fb8      	ldr	r7, [pc, #736]	; (86124 <_malloc_r+0x328>)
   85e42:	4439      	add	r1, r7
   85e44:	684c      	ldr	r4, [r1, #4]
   85e46:	3908      	subs	r1, #8
   85e48:	42a1      	cmp	r1, r4
   85e4a:	d106      	bne.n	85e5a <_malloc_r+0x5e>
   85e4c:	e00c      	b.n	85e68 <_malloc_r+0x6c>
   85e4e:	2a00      	cmp	r2, #0
   85e50:	f280 80ab 	bge.w	85faa <_malloc_r+0x1ae>
   85e54:	68e4      	ldr	r4, [r4, #12]
   85e56:	42a1      	cmp	r1, r4
   85e58:	d006      	beq.n	85e68 <_malloc_r+0x6c>
   85e5a:	6863      	ldr	r3, [r4, #4]
   85e5c:	f023 0303 	bic.w	r3, r3, #3
   85e60:	1b9a      	subs	r2, r3, r6
   85e62:	2a0f      	cmp	r2, #15
   85e64:	ddf3      	ble.n	85e4e <_malloc_r+0x52>
   85e66:	4670      	mov	r0, lr
   85e68:	693c      	ldr	r4, [r7, #16]
   85e6a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 86138 <_malloc_r+0x33c>
   85e6e:	4574      	cmp	r4, lr
   85e70:	f000 819e 	beq.w	861b0 <_malloc_r+0x3b4>
   85e74:	6863      	ldr	r3, [r4, #4]
   85e76:	f023 0303 	bic.w	r3, r3, #3
   85e7a:	1b9a      	subs	r2, r3, r6
   85e7c:	2a0f      	cmp	r2, #15
   85e7e:	f300 8183 	bgt.w	86188 <_malloc_r+0x38c>
   85e82:	2a00      	cmp	r2, #0
   85e84:	f8c7 e014 	str.w	lr, [r7, #20]
   85e88:	f8c7 e010 	str.w	lr, [r7, #16]
   85e8c:	f280 8091 	bge.w	85fb2 <_malloc_r+0x1b6>
   85e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85e94:	f080 8154 	bcs.w	86140 <_malloc_r+0x344>
   85e98:	2201      	movs	r2, #1
   85e9a:	08db      	lsrs	r3, r3, #3
   85e9c:	6879      	ldr	r1, [r7, #4]
   85e9e:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   85ea2:	4413      	add	r3, r2
   85ea4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   85ea8:	fa02 f20c 	lsl.w	r2, r2, ip
   85eac:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   85eb0:	430a      	orrs	r2, r1
   85eb2:	f1ac 0108 	sub.w	r1, ip, #8
   85eb6:	60e1      	str	r1, [r4, #12]
   85eb8:	f8c4 8008 	str.w	r8, [r4, #8]
   85ebc:	607a      	str	r2, [r7, #4]
   85ebe:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   85ec2:	f8c8 400c 	str.w	r4, [r8, #12]
   85ec6:	2401      	movs	r4, #1
   85ec8:	1083      	asrs	r3, r0, #2
   85eca:	409c      	lsls	r4, r3
   85ecc:	4294      	cmp	r4, r2
   85ece:	d87d      	bhi.n	85fcc <_malloc_r+0x1d0>
   85ed0:	4214      	tst	r4, r2
   85ed2:	d106      	bne.n	85ee2 <_malloc_r+0xe6>
   85ed4:	f020 0003 	bic.w	r0, r0, #3
   85ed8:	0064      	lsls	r4, r4, #1
   85eda:	4214      	tst	r4, r2
   85edc:	f100 0004 	add.w	r0, r0, #4
   85ee0:	d0fa      	beq.n	85ed8 <_malloc_r+0xdc>
   85ee2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   85ee6:	46cc      	mov	ip, r9
   85ee8:	4680      	mov	r8, r0
   85eea:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85eee:	459c      	cmp	ip, r3
   85ef0:	d107      	bne.n	85f02 <_malloc_r+0x106>
   85ef2:	e15f      	b.n	861b4 <_malloc_r+0x3b8>
   85ef4:	2a00      	cmp	r2, #0
   85ef6:	f280 816d 	bge.w	861d4 <_malloc_r+0x3d8>
   85efa:	68db      	ldr	r3, [r3, #12]
   85efc:	459c      	cmp	ip, r3
   85efe:	f000 8159 	beq.w	861b4 <_malloc_r+0x3b8>
   85f02:	6859      	ldr	r1, [r3, #4]
   85f04:	f021 0103 	bic.w	r1, r1, #3
   85f08:	1b8a      	subs	r2, r1, r6
   85f0a:	2a0f      	cmp	r2, #15
   85f0c:	ddf2      	ble.n	85ef4 <_malloc_r+0xf8>
   85f0e:	68dc      	ldr	r4, [r3, #12]
   85f10:	f8d3 c008 	ldr.w	ip, [r3, #8]
   85f14:	f046 0801 	orr.w	r8, r6, #1
   85f18:	4628      	mov	r0, r5
   85f1a:	441e      	add	r6, r3
   85f1c:	f042 0501 	orr.w	r5, r2, #1
   85f20:	f8c3 8004 	str.w	r8, [r3, #4]
   85f24:	f8cc 400c 	str.w	r4, [ip, #12]
   85f28:	f8c4 c008 	str.w	ip, [r4, #8]
   85f2c:	617e      	str	r6, [r7, #20]
   85f2e:	613e      	str	r6, [r7, #16]
   85f30:	f8c6 e00c 	str.w	lr, [r6, #12]
   85f34:	f8c6 e008 	str.w	lr, [r6, #8]
   85f38:	6075      	str	r5, [r6, #4]
   85f3a:	505a      	str	r2, [r3, r1]
   85f3c:	9300      	str	r3, [sp, #0]
   85f3e:	f000 fac1 	bl	864c4 <__malloc_unlock>
   85f42:	9b00      	ldr	r3, [sp, #0]
   85f44:	f103 0408 	add.w	r4, r3, #8
   85f48:	e01e      	b.n	85f88 <_malloc_r+0x18c>
   85f4a:	2910      	cmp	r1, #16
   85f4c:	d820      	bhi.n	85f90 <_malloc_r+0x194>
   85f4e:	f000 fab3 	bl	864b8 <__malloc_lock>
   85f52:	2610      	movs	r6, #16
   85f54:	2318      	movs	r3, #24
   85f56:	2002      	movs	r0, #2
   85f58:	4f72      	ldr	r7, [pc, #456]	; (86124 <_malloc_r+0x328>)
   85f5a:	443b      	add	r3, r7
   85f5c:	685c      	ldr	r4, [r3, #4]
   85f5e:	f1a3 0208 	sub.w	r2, r3, #8
   85f62:	4294      	cmp	r4, r2
   85f64:	f000 812f 	beq.w	861c6 <_malloc_r+0x3ca>
   85f68:	6863      	ldr	r3, [r4, #4]
   85f6a:	68e1      	ldr	r1, [r4, #12]
   85f6c:	f023 0303 	bic.w	r3, r3, #3
   85f70:	4423      	add	r3, r4
   85f72:	685a      	ldr	r2, [r3, #4]
   85f74:	68a6      	ldr	r6, [r4, #8]
   85f76:	f042 0201 	orr.w	r2, r2, #1
   85f7a:	60f1      	str	r1, [r6, #12]
   85f7c:	4628      	mov	r0, r5
   85f7e:	608e      	str	r6, [r1, #8]
   85f80:	605a      	str	r2, [r3, #4]
   85f82:	f000 fa9f 	bl	864c4 <__malloc_unlock>
   85f86:	3408      	adds	r4, #8
   85f88:	4620      	mov	r0, r4
   85f8a:	b003      	add	sp, #12
   85f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f90:	2400      	movs	r4, #0
   85f92:	230c      	movs	r3, #12
   85f94:	4620      	mov	r0, r4
   85f96:	602b      	str	r3, [r5, #0]
   85f98:	b003      	add	sp, #12
   85f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f9e:	2040      	movs	r0, #64	; 0x40
   85fa0:	f44f 7100 	mov.w	r1, #512	; 0x200
   85fa4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   85fa8:	e74a      	b.n	85e40 <_malloc_r+0x44>
   85faa:	4423      	add	r3, r4
   85fac:	685a      	ldr	r2, [r3, #4]
   85fae:	68e1      	ldr	r1, [r4, #12]
   85fb0:	e7e0      	b.n	85f74 <_malloc_r+0x178>
   85fb2:	4423      	add	r3, r4
   85fb4:	685a      	ldr	r2, [r3, #4]
   85fb6:	4628      	mov	r0, r5
   85fb8:	f042 0201 	orr.w	r2, r2, #1
   85fbc:	605a      	str	r2, [r3, #4]
   85fbe:	3408      	adds	r4, #8
   85fc0:	f000 fa80 	bl	864c4 <__malloc_unlock>
   85fc4:	4620      	mov	r0, r4
   85fc6:	b003      	add	sp, #12
   85fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85fcc:	68bc      	ldr	r4, [r7, #8]
   85fce:	6863      	ldr	r3, [r4, #4]
   85fd0:	f023 0803 	bic.w	r8, r3, #3
   85fd4:	45b0      	cmp	r8, r6
   85fd6:	d304      	bcc.n	85fe2 <_malloc_r+0x1e6>
   85fd8:	eba8 0306 	sub.w	r3, r8, r6
   85fdc:	2b0f      	cmp	r3, #15
   85fde:	f300 8085 	bgt.w	860ec <_malloc_r+0x2f0>
   85fe2:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8613c <_malloc_r+0x340>
   85fe6:	4b50      	ldr	r3, [pc, #320]	; (86128 <_malloc_r+0x32c>)
   85fe8:	f8d9 2000 	ldr.w	r2, [r9]
   85fec:	681b      	ldr	r3, [r3, #0]
   85fee:	3201      	adds	r2, #1
   85ff0:	4433      	add	r3, r6
   85ff2:	eb04 0a08 	add.w	sl, r4, r8
   85ff6:	f000 8154 	beq.w	862a2 <_malloc_r+0x4a6>
   85ffa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   85ffe:	330f      	adds	r3, #15
   86000:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   86004:	f02b 0b0f 	bic.w	fp, fp, #15
   86008:	4659      	mov	r1, fp
   8600a:	4628      	mov	r0, r5
   8600c:	f000 fd5c 	bl	86ac8 <_sbrk_r>
   86010:	1c41      	adds	r1, r0, #1
   86012:	4602      	mov	r2, r0
   86014:	f000 80fb 	beq.w	8620e <_malloc_r+0x412>
   86018:	4582      	cmp	sl, r0
   8601a:	f200 80f6 	bhi.w	8620a <_malloc_r+0x40e>
   8601e:	4b43      	ldr	r3, [pc, #268]	; (8612c <_malloc_r+0x330>)
   86020:	6819      	ldr	r1, [r3, #0]
   86022:	4459      	add	r1, fp
   86024:	6019      	str	r1, [r3, #0]
   86026:	f000 814c 	beq.w	862c2 <_malloc_r+0x4c6>
   8602a:	f8d9 0000 	ldr.w	r0, [r9]
   8602e:	3001      	adds	r0, #1
   86030:	bf1b      	ittet	ne
   86032:	eba2 0a0a 	subne.w	sl, r2, sl
   86036:	4451      	addne	r1, sl
   86038:	f8c9 2000 	streq.w	r2, [r9]
   8603c:	6019      	strne	r1, [r3, #0]
   8603e:	f012 0107 	ands.w	r1, r2, #7
   86042:	f000 8114 	beq.w	8626e <_malloc_r+0x472>
   86046:	f1c1 0008 	rsb	r0, r1, #8
   8604a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8604e:	4402      	add	r2, r0
   86050:	3108      	adds	r1, #8
   86052:	eb02 090b 	add.w	r9, r2, fp
   86056:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8605a:	eba1 0909 	sub.w	r9, r1, r9
   8605e:	4649      	mov	r1, r9
   86060:	4628      	mov	r0, r5
   86062:	9301      	str	r3, [sp, #4]
   86064:	9200      	str	r2, [sp, #0]
   86066:	f000 fd2f 	bl	86ac8 <_sbrk_r>
   8606a:	1c43      	adds	r3, r0, #1
   8606c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   86070:	f000 8142 	beq.w	862f8 <_malloc_r+0x4fc>
   86074:	1a80      	subs	r0, r0, r2
   86076:	4448      	add	r0, r9
   86078:	f040 0001 	orr.w	r0, r0, #1
   8607c:	6819      	ldr	r1, [r3, #0]
   8607e:	42bc      	cmp	r4, r7
   86080:	4449      	add	r1, r9
   86082:	60ba      	str	r2, [r7, #8]
   86084:	6019      	str	r1, [r3, #0]
   86086:	6050      	str	r0, [r2, #4]
   86088:	d017      	beq.n	860ba <_malloc_r+0x2be>
   8608a:	f1b8 0f0f 	cmp.w	r8, #15
   8608e:	f240 80fa 	bls.w	86286 <_malloc_r+0x48a>
   86092:	f04f 0c05 	mov.w	ip, #5
   86096:	6862      	ldr	r2, [r4, #4]
   86098:	f1a8 000c 	sub.w	r0, r8, #12
   8609c:	f020 0007 	bic.w	r0, r0, #7
   860a0:	f002 0201 	and.w	r2, r2, #1
   860a4:	eb04 0e00 	add.w	lr, r4, r0
   860a8:	4302      	orrs	r2, r0
   860aa:	280f      	cmp	r0, #15
   860ac:	6062      	str	r2, [r4, #4]
   860ae:	f8ce c004 	str.w	ip, [lr, #4]
   860b2:	f8ce c008 	str.w	ip, [lr, #8]
   860b6:	f200 8116 	bhi.w	862e6 <_malloc_r+0x4ea>
   860ba:	4b1d      	ldr	r3, [pc, #116]	; (86130 <_malloc_r+0x334>)
   860bc:	68bc      	ldr	r4, [r7, #8]
   860be:	681a      	ldr	r2, [r3, #0]
   860c0:	4291      	cmp	r1, r2
   860c2:	bf88      	it	hi
   860c4:	6019      	strhi	r1, [r3, #0]
   860c6:	4b1b      	ldr	r3, [pc, #108]	; (86134 <_malloc_r+0x338>)
   860c8:	681a      	ldr	r2, [r3, #0]
   860ca:	4291      	cmp	r1, r2
   860cc:	6862      	ldr	r2, [r4, #4]
   860ce:	bf88      	it	hi
   860d0:	6019      	strhi	r1, [r3, #0]
   860d2:	f022 0203 	bic.w	r2, r2, #3
   860d6:	4296      	cmp	r6, r2
   860d8:	eba2 0306 	sub.w	r3, r2, r6
   860dc:	d801      	bhi.n	860e2 <_malloc_r+0x2e6>
   860de:	2b0f      	cmp	r3, #15
   860e0:	dc04      	bgt.n	860ec <_malloc_r+0x2f0>
   860e2:	4628      	mov	r0, r5
   860e4:	f000 f9ee 	bl	864c4 <__malloc_unlock>
   860e8:	2400      	movs	r4, #0
   860ea:	e74d      	b.n	85f88 <_malloc_r+0x18c>
   860ec:	f046 0201 	orr.w	r2, r6, #1
   860f0:	f043 0301 	orr.w	r3, r3, #1
   860f4:	4426      	add	r6, r4
   860f6:	6062      	str	r2, [r4, #4]
   860f8:	4628      	mov	r0, r5
   860fa:	60be      	str	r6, [r7, #8]
   860fc:	3408      	adds	r4, #8
   860fe:	6073      	str	r3, [r6, #4]
   86100:	f000 f9e0 	bl	864c4 <__malloc_unlock>
   86104:	4620      	mov	r0, r4
   86106:	b003      	add	sp, #12
   86108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8610c:	2b14      	cmp	r3, #20
   8610e:	d970      	bls.n	861f2 <_malloc_r+0x3f6>
   86110:	2b54      	cmp	r3, #84	; 0x54
   86112:	f200 80a2 	bhi.w	8625a <_malloc_r+0x45e>
   86116:	0b33      	lsrs	r3, r6, #12
   86118:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8611c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   86120:	00c1      	lsls	r1, r0, #3
   86122:	e68d      	b.n	85e40 <_malloc_r+0x44>
   86124:	200705d4 	.word	0x200705d4
   86128:	20070bd4 	.word	0x20070bd4
   8612c:	20070ba4 	.word	0x20070ba4
   86130:	20070bcc 	.word	0x20070bcc
   86134:	20070bd0 	.word	0x20070bd0
   86138:	200705dc 	.word	0x200705dc
   8613c:	200709dc 	.word	0x200709dc
   86140:	0a5a      	lsrs	r2, r3, #9
   86142:	2a04      	cmp	r2, #4
   86144:	d95b      	bls.n	861fe <_malloc_r+0x402>
   86146:	2a14      	cmp	r2, #20
   86148:	f200 80ae 	bhi.w	862a8 <_malloc_r+0x4ac>
   8614c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   86150:	00c9      	lsls	r1, r1, #3
   86152:	325b      	adds	r2, #91	; 0x5b
   86154:	eb07 0c01 	add.w	ip, r7, r1
   86158:	5879      	ldr	r1, [r7, r1]
   8615a:	f1ac 0c08 	sub.w	ip, ip, #8
   8615e:	458c      	cmp	ip, r1
   86160:	f000 8088 	beq.w	86274 <_malloc_r+0x478>
   86164:	684a      	ldr	r2, [r1, #4]
   86166:	f022 0203 	bic.w	r2, r2, #3
   8616a:	4293      	cmp	r3, r2
   8616c:	d273      	bcs.n	86256 <_malloc_r+0x45a>
   8616e:	6889      	ldr	r1, [r1, #8]
   86170:	458c      	cmp	ip, r1
   86172:	d1f7      	bne.n	86164 <_malloc_r+0x368>
   86174:	f8dc 300c 	ldr.w	r3, [ip, #12]
   86178:	687a      	ldr	r2, [r7, #4]
   8617a:	60e3      	str	r3, [r4, #12]
   8617c:	f8c4 c008 	str.w	ip, [r4, #8]
   86180:	609c      	str	r4, [r3, #8]
   86182:	f8cc 400c 	str.w	r4, [ip, #12]
   86186:	e69e      	b.n	85ec6 <_malloc_r+0xca>
   86188:	f046 0c01 	orr.w	ip, r6, #1
   8618c:	f042 0101 	orr.w	r1, r2, #1
   86190:	4426      	add	r6, r4
   86192:	f8c4 c004 	str.w	ip, [r4, #4]
   86196:	4628      	mov	r0, r5
   86198:	617e      	str	r6, [r7, #20]
   8619a:	613e      	str	r6, [r7, #16]
   8619c:	f8c6 e00c 	str.w	lr, [r6, #12]
   861a0:	f8c6 e008 	str.w	lr, [r6, #8]
   861a4:	6071      	str	r1, [r6, #4]
   861a6:	50e2      	str	r2, [r4, r3]
   861a8:	f000 f98c 	bl	864c4 <__malloc_unlock>
   861ac:	3408      	adds	r4, #8
   861ae:	e6eb      	b.n	85f88 <_malloc_r+0x18c>
   861b0:	687a      	ldr	r2, [r7, #4]
   861b2:	e688      	b.n	85ec6 <_malloc_r+0xca>
   861b4:	f108 0801 	add.w	r8, r8, #1
   861b8:	f018 0f03 	tst.w	r8, #3
   861bc:	f10c 0c08 	add.w	ip, ip, #8
   861c0:	f47f ae93 	bne.w	85eea <_malloc_r+0xee>
   861c4:	e02d      	b.n	86222 <_malloc_r+0x426>
   861c6:	68dc      	ldr	r4, [r3, #12]
   861c8:	42a3      	cmp	r3, r4
   861ca:	bf08      	it	eq
   861cc:	3002      	addeq	r0, #2
   861ce:	f43f ae4b 	beq.w	85e68 <_malloc_r+0x6c>
   861d2:	e6c9      	b.n	85f68 <_malloc_r+0x16c>
   861d4:	461c      	mov	r4, r3
   861d6:	4419      	add	r1, r3
   861d8:	684a      	ldr	r2, [r1, #4]
   861da:	68db      	ldr	r3, [r3, #12]
   861dc:	f854 6f08 	ldr.w	r6, [r4, #8]!
   861e0:	f042 0201 	orr.w	r2, r2, #1
   861e4:	604a      	str	r2, [r1, #4]
   861e6:	4628      	mov	r0, r5
   861e8:	60f3      	str	r3, [r6, #12]
   861ea:	609e      	str	r6, [r3, #8]
   861ec:	f000 f96a 	bl	864c4 <__malloc_unlock>
   861f0:	e6ca      	b.n	85f88 <_malloc_r+0x18c>
   861f2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   861f6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   861fa:	00c1      	lsls	r1, r0, #3
   861fc:	e620      	b.n	85e40 <_malloc_r+0x44>
   861fe:	099a      	lsrs	r2, r3, #6
   86200:	f102 0139 	add.w	r1, r2, #57	; 0x39
   86204:	00c9      	lsls	r1, r1, #3
   86206:	3238      	adds	r2, #56	; 0x38
   86208:	e7a4      	b.n	86154 <_malloc_r+0x358>
   8620a:	42bc      	cmp	r4, r7
   8620c:	d054      	beq.n	862b8 <_malloc_r+0x4bc>
   8620e:	68bc      	ldr	r4, [r7, #8]
   86210:	6862      	ldr	r2, [r4, #4]
   86212:	f022 0203 	bic.w	r2, r2, #3
   86216:	e75e      	b.n	860d6 <_malloc_r+0x2da>
   86218:	f859 3908 	ldr.w	r3, [r9], #-8
   8621c:	4599      	cmp	r9, r3
   8621e:	f040 8086 	bne.w	8632e <_malloc_r+0x532>
   86222:	f010 0f03 	tst.w	r0, #3
   86226:	f100 30ff 	add.w	r0, r0, #4294967295
   8622a:	d1f5      	bne.n	86218 <_malloc_r+0x41c>
   8622c:	687b      	ldr	r3, [r7, #4]
   8622e:	ea23 0304 	bic.w	r3, r3, r4
   86232:	607b      	str	r3, [r7, #4]
   86234:	0064      	lsls	r4, r4, #1
   86236:	429c      	cmp	r4, r3
   86238:	f63f aec8 	bhi.w	85fcc <_malloc_r+0x1d0>
   8623c:	2c00      	cmp	r4, #0
   8623e:	f43f aec5 	beq.w	85fcc <_malloc_r+0x1d0>
   86242:	421c      	tst	r4, r3
   86244:	4640      	mov	r0, r8
   86246:	f47f ae4c 	bne.w	85ee2 <_malloc_r+0xe6>
   8624a:	0064      	lsls	r4, r4, #1
   8624c:	421c      	tst	r4, r3
   8624e:	f100 0004 	add.w	r0, r0, #4
   86252:	d0fa      	beq.n	8624a <_malloc_r+0x44e>
   86254:	e645      	b.n	85ee2 <_malloc_r+0xe6>
   86256:	468c      	mov	ip, r1
   86258:	e78c      	b.n	86174 <_malloc_r+0x378>
   8625a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8625e:	d815      	bhi.n	8628c <_malloc_r+0x490>
   86260:	0bf3      	lsrs	r3, r6, #15
   86262:	f103 0078 	add.w	r0, r3, #120	; 0x78
   86266:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8626a:	00c1      	lsls	r1, r0, #3
   8626c:	e5e8      	b.n	85e40 <_malloc_r+0x44>
   8626e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   86272:	e6ee      	b.n	86052 <_malloc_r+0x256>
   86274:	2101      	movs	r1, #1
   86276:	687b      	ldr	r3, [r7, #4]
   86278:	1092      	asrs	r2, r2, #2
   8627a:	fa01 f202 	lsl.w	r2, r1, r2
   8627e:	431a      	orrs	r2, r3
   86280:	607a      	str	r2, [r7, #4]
   86282:	4663      	mov	r3, ip
   86284:	e779      	b.n	8617a <_malloc_r+0x37e>
   86286:	2301      	movs	r3, #1
   86288:	6053      	str	r3, [r2, #4]
   8628a:	e72a      	b.n	860e2 <_malloc_r+0x2e6>
   8628c:	f240 5254 	movw	r2, #1364	; 0x554
   86290:	4293      	cmp	r3, r2
   86292:	d822      	bhi.n	862da <_malloc_r+0x4de>
   86294:	0cb3      	lsrs	r3, r6, #18
   86296:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8629a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8629e:	00c1      	lsls	r1, r0, #3
   862a0:	e5ce      	b.n	85e40 <_malloc_r+0x44>
   862a2:	f103 0b10 	add.w	fp, r3, #16
   862a6:	e6af      	b.n	86008 <_malloc_r+0x20c>
   862a8:	2a54      	cmp	r2, #84	; 0x54
   862aa:	d829      	bhi.n	86300 <_malloc_r+0x504>
   862ac:	0b1a      	lsrs	r2, r3, #12
   862ae:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   862b2:	00c9      	lsls	r1, r1, #3
   862b4:	326e      	adds	r2, #110	; 0x6e
   862b6:	e74d      	b.n	86154 <_malloc_r+0x358>
   862b8:	4b20      	ldr	r3, [pc, #128]	; (8633c <_malloc_r+0x540>)
   862ba:	6819      	ldr	r1, [r3, #0]
   862bc:	4459      	add	r1, fp
   862be:	6019      	str	r1, [r3, #0]
   862c0:	e6b3      	b.n	8602a <_malloc_r+0x22e>
   862c2:	f3ca 000b 	ubfx	r0, sl, #0, #12
   862c6:	2800      	cmp	r0, #0
   862c8:	f47f aeaf 	bne.w	8602a <_malloc_r+0x22e>
   862cc:	eb08 030b 	add.w	r3, r8, fp
   862d0:	68ba      	ldr	r2, [r7, #8]
   862d2:	f043 0301 	orr.w	r3, r3, #1
   862d6:	6053      	str	r3, [r2, #4]
   862d8:	e6ef      	b.n	860ba <_malloc_r+0x2be>
   862da:	207f      	movs	r0, #127	; 0x7f
   862dc:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   862e0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   862e4:	e5ac      	b.n	85e40 <_malloc_r+0x44>
   862e6:	f104 0108 	add.w	r1, r4, #8
   862ea:	4628      	mov	r0, r5
   862ec:	9300      	str	r3, [sp, #0]
   862ee:	f000 fd5d 	bl	86dac <_free_r>
   862f2:	9b00      	ldr	r3, [sp, #0]
   862f4:	6819      	ldr	r1, [r3, #0]
   862f6:	e6e0      	b.n	860ba <_malloc_r+0x2be>
   862f8:	2001      	movs	r0, #1
   862fa:	f04f 0900 	mov.w	r9, #0
   862fe:	e6bd      	b.n	8607c <_malloc_r+0x280>
   86300:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86304:	d805      	bhi.n	86312 <_malloc_r+0x516>
   86306:	0bda      	lsrs	r2, r3, #15
   86308:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8630c:	00c9      	lsls	r1, r1, #3
   8630e:	3277      	adds	r2, #119	; 0x77
   86310:	e720      	b.n	86154 <_malloc_r+0x358>
   86312:	f240 5154 	movw	r1, #1364	; 0x554
   86316:	428a      	cmp	r2, r1
   86318:	d805      	bhi.n	86326 <_malloc_r+0x52a>
   8631a:	0c9a      	lsrs	r2, r3, #18
   8631c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   86320:	00c9      	lsls	r1, r1, #3
   86322:	327c      	adds	r2, #124	; 0x7c
   86324:	e716      	b.n	86154 <_malloc_r+0x358>
   86326:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8632a:	227e      	movs	r2, #126	; 0x7e
   8632c:	e712      	b.n	86154 <_malloc_r+0x358>
   8632e:	687b      	ldr	r3, [r7, #4]
   86330:	e780      	b.n	86234 <_malloc_r+0x438>
   86332:	08f0      	lsrs	r0, r6, #3
   86334:	f106 0308 	add.w	r3, r6, #8
   86338:	e60e      	b.n	85f58 <_malloc_r+0x15c>
   8633a:	bf00      	nop
   8633c:	20070ba4 	.word	0x20070ba4

00086340 <memchr>:
   86340:	0783      	lsls	r3, r0, #30
   86342:	b470      	push	{r4, r5, r6}
   86344:	b2cd      	uxtb	r5, r1
   86346:	d03d      	beq.n	863c4 <memchr+0x84>
   86348:	1e54      	subs	r4, r2, #1
   8634a:	b30a      	cbz	r2, 86390 <memchr+0x50>
   8634c:	7803      	ldrb	r3, [r0, #0]
   8634e:	42ab      	cmp	r3, r5
   86350:	d01f      	beq.n	86392 <memchr+0x52>
   86352:	1c43      	adds	r3, r0, #1
   86354:	e005      	b.n	86362 <memchr+0x22>
   86356:	f114 34ff 	adds.w	r4, r4, #4294967295
   8635a:	d319      	bcc.n	86390 <memchr+0x50>
   8635c:	7802      	ldrb	r2, [r0, #0]
   8635e:	42aa      	cmp	r2, r5
   86360:	d017      	beq.n	86392 <memchr+0x52>
   86362:	f013 0f03 	tst.w	r3, #3
   86366:	4618      	mov	r0, r3
   86368:	f103 0301 	add.w	r3, r3, #1
   8636c:	d1f3      	bne.n	86356 <memchr+0x16>
   8636e:	2c03      	cmp	r4, #3
   86370:	d811      	bhi.n	86396 <memchr+0x56>
   86372:	b34c      	cbz	r4, 863c8 <memchr+0x88>
   86374:	7803      	ldrb	r3, [r0, #0]
   86376:	42ab      	cmp	r3, r5
   86378:	d00b      	beq.n	86392 <memchr+0x52>
   8637a:	4404      	add	r4, r0
   8637c:	1c43      	adds	r3, r0, #1
   8637e:	e002      	b.n	86386 <memchr+0x46>
   86380:	7802      	ldrb	r2, [r0, #0]
   86382:	42aa      	cmp	r2, r5
   86384:	d005      	beq.n	86392 <memchr+0x52>
   86386:	429c      	cmp	r4, r3
   86388:	4618      	mov	r0, r3
   8638a:	f103 0301 	add.w	r3, r3, #1
   8638e:	d1f7      	bne.n	86380 <memchr+0x40>
   86390:	2000      	movs	r0, #0
   86392:	bc70      	pop	{r4, r5, r6}
   86394:	4770      	bx	lr
   86396:	0209      	lsls	r1, r1, #8
   86398:	b289      	uxth	r1, r1
   8639a:	4329      	orrs	r1, r5
   8639c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   863a0:	6803      	ldr	r3, [r0, #0]
   863a2:	4606      	mov	r6, r0
   863a4:	404b      	eors	r3, r1
   863a6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   863aa:	ea22 0303 	bic.w	r3, r2, r3
   863ae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   863b2:	f100 0004 	add.w	r0, r0, #4
   863b6:	d103      	bne.n	863c0 <memchr+0x80>
   863b8:	3c04      	subs	r4, #4
   863ba:	2c03      	cmp	r4, #3
   863bc:	d8f0      	bhi.n	863a0 <memchr+0x60>
   863be:	e7d8      	b.n	86372 <memchr+0x32>
   863c0:	4630      	mov	r0, r6
   863c2:	e7d7      	b.n	86374 <memchr+0x34>
   863c4:	4614      	mov	r4, r2
   863c6:	e7d2      	b.n	8636e <memchr+0x2e>
   863c8:	4620      	mov	r0, r4
   863ca:	e7e2      	b.n	86392 <memchr+0x52>

000863cc <memcpy>:
   863cc:	4684      	mov	ip, r0
   863ce:	ea41 0300 	orr.w	r3, r1, r0
   863d2:	f013 0303 	ands.w	r3, r3, #3
   863d6:	d149      	bne.n	8646c <memcpy+0xa0>
   863d8:	3a40      	subs	r2, #64	; 0x40
   863da:	d323      	bcc.n	86424 <memcpy+0x58>
   863dc:	680b      	ldr	r3, [r1, #0]
   863de:	6003      	str	r3, [r0, #0]
   863e0:	684b      	ldr	r3, [r1, #4]
   863e2:	6043      	str	r3, [r0, #4]
   863e4:	688b      	ldr	r3, [r1, #8]
   863e6:	6083      	str	r3, [r0, #8]
   863e8:	68cb      	ldr	r3, [r1, #12]
   863ea:	60c3      	str	r3, [r0, #12]
   863ec:	690b      	ldr	r3, [r1, #16]
   863ee:	6103      	str	r3, [r0, #16]
   863f0:	694b      	ldr	r3, [r1, #20]
   863f2:	6143      	str	r3, [r0, #20]
   863f4:	698b      	ldr	r3, [r1, #24]
   863f6:	6183      	str	r3, [r0, #24]
   863f8:	69cb      	ldr	r3, [r1, #28]
   863fa:	61c3      	str	r3, [r0, #28]
   863fc:	6a0b      	ldr	r3, [r1, #32]
   863fe:	6203      	str	r3, [r0, #32]
   86400:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   86402:	6243      	str	r3, [r0, #36]	; 0x24
   86404:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   86406:	6283      	str	r3, [r0, #40]	; 0x28
   86408:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8640a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8640c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8640e:	6303      	str	r3, [r0, #48]	; 0x30
   86410:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   86412:	6343      	str	r3, [r0, #52]	; 0x34
   86414:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   86416:	6383      	str	r3, [r0, #56]	; 0x38
   86418:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8641a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8641c:	3040      	adds	r0, #64	; 0x40
   8641e:	3140      	adds	r1, #64	; 0x40
   86420:	3a40      	subs	r2, #64	; 0x40
   86422:	d2db      	bcs.n	863dc <memcpy+0x10>
   86424:	3230      	adds	r2, #48	; 0x30
   86426:	d30b      	bcc.n	86440 <memcpy+0x74>
   86428:	680b      	ldr	r3, [r1, #0]
   8642a:	6003      	str	r3, [r0, #0]
   8642c:	684b      	ldr	r3, [r1, #4]
   8642e:	6043      	str	r3, [r0, #4]
   86430:	688b      	ldr	r3, [r1, #8]
   86432:	6083      	str	r3, [r0, #8]
   86434:	68cb      	ldr	r3, [r1, #12]
   86436:	60c3      	str	r3, [r0, #12]
   86438:	3010      	adds	r0, #16
   8643a:	3110      	adds	r1, #16
   8643c:	3a10      	subs	r2, #16
   8643e:	d2f3      	bcs.n	86428 <memcpy+0x5c>
   86440:	320c      	adds	r2, #12
   86442:	d305      	bcc.n	86450 <memcpy+0x84>
   86444:	f851 3b04 	ldr.w	r3, [r1], #4
   86448:	f840 3b04 	str.w	r3, [r0], #4
   8644c:	3a04      	subs	r2, #4
   8644e:	d2f9      	bcs.n	86444 <memcpy+0x78>
   86450:	3204      	adds	r2, #4
   86452:	d008      	beq.n	86466 <memcpy+0x9a>
   86454:	07d2      	lsls	r2, r2, #31
   86456:	bf1c      	itt	ne
   86458:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8645c:	f800 3b01 	strbne.w	r3, [r0], #1
   86460:	d301      	bcc.n	86466 <memcpy+0x9a>
   86462:	880b      	ldrh	r3, [r1, #0]
   86464:	8003      	strh	r3, [r0, #0]
   86466:	4660      	mov	r0, ip
   86468:	4770      	bx	lr
   8646a:	bf00      	nop
   8646c:	2a08      	cmp	r2, #8
   8646e:	d313      	bcc.n	86498 <memcpy+0xcc>
   86470:	078b      	lsls	r3, r1, #30
   86472:	d0b1      	beq.n	863d8 <memcpy+0xc>
   86474:	f010 0303 	ands.w	r3, r0, #3
   86478:	d0ae      	beq.n	863d8 <memcpy+0xc>
   8647a:	f1c3 0304 	rsb	r3, r3, #4
   8647e:	1ad2      	subs	r2, r2, r3
   86480:	07db      	lsls	r3, r3, #31
   86482:	bf1c      	itt	ne
   86484:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86488:	f800 3b01 	strbne.w	r3, [r0], #1
   8648c:	d3a4      	bcc.n	863d8 <memcpy+0xc>
   8648e:	f831 3b02 	ldrh.w	r3, [r1], #2
   86492:	f820 3b02 	strh.w	r3, [r0], #2
   86496:	e79f      	b.n	863d8 <memcpy+0xc>
   86498:	3a04      	subs	r2, #4
   8649a:	d3d9      	bcc.n	86450 <memcpy+0x84>
   8649c:	3a01      	subs	r2, #1
   8649e:	f811 3b01 	ldrb.w	r3, [r1], #1
   864a2:	f800 3b01 	strb.w	r3, [r0], #1
   864a6:	d2f9      	bcs.n	8649c <memcpy+0xd0>
   864a8:	780b      	ldrb	r3, [r1, #0]
   864aa:	7003      	strb	r3, [r0, #0]
   864ac:	784b      	ldrb	r3, [r1, #1]
   864ae:	7043      	strb	r3, [r0, #1]
   864b0:	788b      	ldrb	r3, [r1, #2]
   864b2:	7083      	strb	r3, [r0, #2]
   864b4:	4660      	mov	r0, ip
   864b6:	4770      	bx	lr

000864b8 <__malloc_lock>:
   864b8:	4801      	ldr	r0, [pc, #4]	; (864c0 <__malloc_lock+0x8>)
   864ba:	f7ff bc9b 	b.w	85df4 <__retarget_lock_acquire_recursive>
   864be:	bf00      	nop
   864c0:	20070c38 	.word	0x20070c38

000864c4 <__malloc_unlock>:
   864c4:	4801      	ldr	r0, [pc, #4]	; (864cc <__malloc_unlock+0x8>)
   864c6:	f7ff bc97 	b.w	85df8 <__retarget_lock_release_recursive>
   864ca:	bf00      	nop
   864cc:	20070c38 	.word	0x20070c38

000864d0 <_Balloc>:
   864d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   864d2:	b570      	push	{r4, r5, r6, lr}
   864d4:	4605      	mov	r5, r0
   864d6:	460c      	mov	r4, r1
   864d8:	b14b      	cbz	r3, 864ee <_Balloc+0x1e>
   864da:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   864de:	b180      	cbz	r0, 86502 <_Balloc+0x32>
   864e0:	6802      	ldr	r2, [r0, #0]
   864e2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   864e6:	2300      	movs	r3, #0
   864e8:	6103      	str	r3, [r0, #16]
   864ea:	60c3      	str	r3, [r0, #12]
   864ec:	bd70      	pop	{r4, r5, r6, pc}
   864ee:	2221      	movs	r2, #33	; 0x21
   864f0:	2104      	movs	r1, #4
   864f2:	f000 fbdb 	bl	86cac <_calloc_r>
   864f6:	64e8      	str	r0, [r5, #76]	; 0x4c
   864f8:	4603      	mov	r3, r0
   864fa:	2800      	cmp	r0, #0
   864fc:	d1ed      	bne.n	864da <_Balloc+0xa>
   864fe:	2000      	movs	r0, #0
   86500:	bd70      	pop	{r4, r5, r6, pc}
   86502:	2101      	movs	r1, #1
   86504:	fa01 f604 	lsl.w	r6, r1, r4
   86508:	1d72      	adds	r2, r6, #5
   8650a:	4628      	mov	r0, r5
   8650c:	0092      	lsls	r2, r2, #2
   8650e:	f000 fbcd 	bl	86cac <_calloc_r>
   86512:	2800      	cmp	r0, #0
   86514:	d0f3      	beq.n	864fe <_Balloc+0x2e>
   86516:	6044      	str	r4, [r0, #4]
   86518:	6086      	str	r6, [r0, #8]
   8651a:	e7e4      	b.n	864e6 <_Balloc+0x16>

0008651c <_Bfree>:
   8651c:	b131      	cbz	r1, 8652c <_Bfree+0x10>
   8651e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   86520:	684a      	ldr	r2, [r1, #4]
   86522:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   86526:	6008      	str	r0, [r1, #0]
   86528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8652c:	4770      	bx	lr
   8652e:	bf00      	nop

00086530 <__multadd>:
   86530:	b5f0      	push	{r4, r5, r6, r7, lr}
   86532:	460c      	mov	r4, r1
   86534:	4605      	mov	r5, r0
   86536:	f04f 0e00 	mov.w	lr, #0
   8653a:	690e      	ldr	r6, [r1, #16]
   8653c:	b083      	sub	sp, #12
   8653e:	f101 0714 	add.w	r7, r1, #20
   86542:	6838      	ldr	r0, [r7, #0]
   86544:	f10e 0e01 	add.w	lr, lr, #1
   86548:	b281      	uxth	r1, r0
   8654a:	fb02 3301 	mla	r3, r2, r1, r3
   8654e:	0c01      	lsrs	r1, r0, #16
   86550:	0c18      	lsrs	r0, r3, #16
   86552:	fb02 0101 	mla	r1, r2, r1, r0
   86556:	b29b      	uxth	r3, r3
   86558:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   8655c:	4576      	cmp	r6, lr
   8655e:	f847 3b04 	str.w	r3, [r7], #4
   86562:	ea4f 4311 	mov.w	r3, r1, lsr #16
   86566:	dcec      	bgt.n	86542 <__multadd+0x12>
   86568:	b13b      	cbz	r3, 8657a <__multadd+0x4a>
   8656a:	68a2      	ldr	r2, [r4, #8]
   8656c:	4296      	cmp	r6, r2
   8656e:	da07      	bge.n	86580 <__multadd+0x50>
   86570:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   86574:	3601      	adds	r6, #1
   86576:	6153      	str	r3, [r2, #20]
   86578:	6126      	str	r6, [r4, #16]
   8657a:	4620      	mov	r0, r4
   8657c:	b003      	add	sp, #12
   8657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86580:	6861      	ldr	r1, [r4, #4]
   86582:	4628      	mov	r0, r5
   86584:	3101      	adds	r1, #1
   86586:	9301      	str	r3, [sp, #4]
   86588:	f7ff ffa2 	bl	864d0 <_Balloc>
   8658c:	4607      	mov	r7, r0
   8658e:	6922      	ldr	r2, [r4, #16]
   86590:	f104 010c 	add.w	r1, r4, #12
   86594:	3202      	adds	r2, #2
   86596:	0092      	lsls	r2, r2, #2
   86598:	300c      	adds	r0, #12
   8659a:	f7ff ff17 	bl	863cc <memcpy>
   8659e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   865a0:	6861      	ldr	r1, [r4, #4]
   865a2:	9b01      	ldr	r3, [sp, #4]
   865a4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   865a8:	6020      	str	r0, [r4, #0]
   865aa:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   865ae:	463c      	mov	r4, r7
   865b0:	e7de      	b.n	86570 <__multadd+0x40>
   865b2:	bf00      	nop

000865b4 <__hi0bits>:
   865b4:	0c02      	lsrs	r2, r0, #16
   865b6:	0412      	lsls	r2, r2, #16
   865b8:	4603      	mov	r3, r0
   865ba:	b9b2      	cbnz	r2, 865ea <__hi0bits+0x36>
   865bc:	0403      	lsls	r3, r0, #16
   865be:	2010      	movs	r0, #16
   865c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   865c4:	bf04      	itt	eq
   865c6:	021b      	lsleq	r3, r3, #8
   865c8:	3008      	addeq	r0, #8
   865ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   865ce:	bf04      	itt	eq
   865d0:	011b      	lsleq	r3, r3, #4
   865d2:	3004      	addeq	r0, #4
   865d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   865d8:	bf04      	itt	eq
   865da:	009b      	lsleq	r3, r3, #2
   865dc:	3002      	addeq	r0, #2
   865de:	2b00      	cmp	r3, #0
   865e0:	db02      	blt.n	865e8 <__hi0bits+0x34>
   865e2:	005b      	lsls	r3, r3, #1
   865e4:	d403      	bmi.n	865ee <__hi0bits+0x3a>
   865e6:	2020      	movs	r0, #32
   865e8:	4770      	bx	lr
   865ea:	2000      	movs	r0, #0
   865ec:	e7e8      	b.n	865c0 <__hi0bits+0xc>
   865ee:	3001      	adds	r0, #1
   865f0:	4770      	bx	lr
   865f2:	bf00      	nop

000865f4 <__lo0bits>:
   865f4:	6803      	ldr	r3, [r0, #0]
   865f6:	4601      	mov	r1, r0
   865f8:	f013 0207 	ands.w	r2, r3, #7
   865fc:	d007      	beq.n	8660e <__lo0bits+0x1a>
   865fe:	07da      	lsls	r2, r3, #31
   86600:	d421      	bmi.n	86646 <__lo0bits+0x52>
   86602:	0798      	lsls	r0, r3, #30
   86604:	d421      	bmi.n	8664a <__lo0bits+0x56>
   86606:	089b      	lsrs	r3, r3, #2
   86608:	600b      	str	r3, [r1, #0]
   8660a:	2002      	movs	r0, #2
   8660c:	4770      	bx	lr
   8660e:	b298      	uxth	r0, r3
   86610:	b198      	cbz	r0, 8663a <__lo0bits+0x46>
   86612:	4610      	mov	r0, r2
   86614:	f013 0fff 	tst.w	r3, #255	; 0xff
   86618:	bf04      	itt	eq
   8661a:	0a1b      	lsreq	r3, r3, #8
   8661c:	3008      	addeq	r0, #8
   8661e:	071a      	lsls	r2, r3, #28
   86620:	bf04      	itt	eq
   86622:	091b      	lsreq	r3, r3, #4
   86624:	3004      	addeq	r0, #4
   86626:	079a      	lsls	r2, r3, #30
   86628:	bf04      	itt	eq
   8662a:	089b      	lsreq	r3, r3, #2
   8662c:	3002      	addeq	r0, #2
   8662e:	07da      	lsls	r2, r3, #31
   86630:	d407      	bmi.n	86642 <__lo0bits+0x4e>
   86632:	085b      	lsrs	r3, r3, #1
   86634:	d104      	bne.n	86640 <__lo0bits+0x4c>
   86636:	2020      	movs	r0, #32
   86638:	4770      	bx	lr
   8663a:	0c1b      	lsrs	r3, r3, #16
   8663c:	2010      	movs	r0, #16
   8663e:	e7e9      	b.n	86614 <__lo0bits+0x20>
   86640:	3001      	adds	r0, #1
   86642:	600b      	str	r3, [r1, #0]
   86644:	4770      	bx	lr
   86646:	2000      	movs	r0, #0
   86648:	4770      	bx	lr
   8664a:	085b      	lsrs	r3, r3, #1
   8664c:	600b      	str	r3, [r1, #0]
   8664e:	2001      	movs	r0, #1
   86650:	4770      	bx	lr
   86652:	bf00      	nop

00086654 <__i2b>:
   86654:	b510      	push	{r4, lr}
   86656:	460c      	mov	r4, r1
   86658:	2101      	movs	r1, #1
   8665a:	f7ff ff39 	bl	864d0 <_Balloc>
   8665e:	2201      	movs	r2, #1
   86660:	6144      	str	r4, [r0, #20]
   86662:	6102      	str	r2, [r0, #16]
   86664:	bd10      	pop	{r4, pc}
   86666:	bf00      	nop

00086668 <__multiply>:
   86668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8666c:	690c      	ldr	r4, [r1, #16]
   8666e:	6915      	ldr	r5, [r2, #16]
   86670:	b083      	sub	sp, #12
   86672:	42ac      	cmp	r4, r5
   86674:	468b      	mov	fp, r1
   86676:	4616      	mov	r6, r2
   86678:	da04      	bge.n	86684 <__multiply+0x1c>
   8667a:	4622      	mov	r2, r4
   8667c:	46b3      	mov	fp, r6
   8667e:	462c      	mov	r4, r5
   86680:	460e      	mov	r6, r1
   86682:	4615      	mov	r5, r2
   86684:	f8db 3008 	ldr.w	r3, [fp, #8]
   86688:	eb04 0805 	add.w	r8, r4, r5
   8668c:	f8db 1004 	ldr.w	r1, [fp, #4]
   86690:	4598      	cmp	r8, r3
   86692:	bfc8      	it	gt
   86694:	3101      	addgt	r1, #1
   86696:	f7ff ff1b 	bl	864d0 <_Balloc>
   8669a:	f100 0914 	add.w	r9, r0, #20
   8669e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   866a2:	45d1      	cmp	r9, sl
   866a4:	9000      	str	r0, [sp, #0]
   866a6:	d205      	bcs.n	866b4 <__multiply+0x4c>
   866a8:	464b      	mov	r3, r9
   866aa:	2100      	movs	r1, #0
   866ac:	f843 1b04 	str.w	r1, [r3], #4
   866b0:	459a      	cmp	sl, r3
   866b2:	d8fb      	bhi.n	866ac <__multiply+0x44>
   866b4:	f106 0c14 	add.w	ip, r6, #20
   866b8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   866bc:	f10b 0b14 	add.w	fp, fp, #20
   866c0:	459c      	cmp	ip, r3
   866c2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   866c6:	d24b      	bcs.n	86760 <__multiply+0xf8>
   866c8:	f8cd a004 	str.w	sl, [sp, #4]
   866cc:	469a      	mov	sl, r3
   866ce:	f8dc 5000 	ldr.w	r5, [ip]
   866d2:	b2af      	uxth	r7, r5
   866d4:	b1e7      	cbz	r7, 86710 <__multiply+0xa8>
   866d6:	464d      	mov	r5, r9
   866d8:	465e      	mov	r6, fp
   866da:	2100      	movs	r1, #0
   866dc:	f856 2b04 	ldr.w	r2, [r6], #4
   866e0:	6828      	ldr	r0, [r5, #0]
   866e2:	b293      	uxth	r3, r2
   866e4:	b284      	uxth	r4, r0
   866e6:	0c12      	lsrs	r2, r2, #16
   866e8:	fb07 4303 	mla	r3, r7, r3, r4
   866ec:	0c00      	lsrs	r0, r0, #16
   866ee:	fb07 0202 	mla	r2, r7, r2, r0
   866f2:	440b      	add	r3, r1
   866f4:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   866f8:	b29b      	uxth	r3, r3
   866fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   866fe:	45b6      	cmp	lr, r6
   86700:	f845 3b04 	str.w	r3, [r5], #4
   86704:	ea4f 4111 	mov.w	r1, r1, lsr #16
   86708:	d8e8      	bhi.n	866dc <__multiply+0x74>
   8670a:	6029      	str	r1, [r5, #0]
   8670c:	f8dc 5000 	ldr.w	r5, [ip]
   86710:	0c2d      	lsrs	r5, r5, #16
   86712:	d01d      	beq.n	86750 <__multiply+0xe8>
   86714:	f8d9 3000 	ldr.w	r3, [r9]
   86718:	4648      	mov	r0, r9
   8671a:	461c      	mov	r4, r3
   8671c:	4659      	mov	r1, fp
   8671e:	2200      	movs	r2, #0
   86720:	880e      	ldrh	r6, [r1, #0]
   86722:	0c24      	lsrs	r4, r4, #16
   86724:	fb05 4406 	mla	r4, r5, r6, r4
   86728:	b29b      	uxth	r3, r3
   8672a:	4422      	add	r2, r4
   8672c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   86730:	f840 3b04 	str.w	r3, [r0], #4
   86734:	f851 3b04 	ldr.w	r3, [r1], #4
   86738:	6804      	ldr	r4, [r0, #0]
   8673a:	0c1b      	lsrs	r3, r3, #16
   8673c:	b2a6      	uxth	r6, r4
   8673e:	fb05 6303 	mla	r3, r5, r3, r6
   86742:	458e      	cmp	lr, r1
   86744:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   86748:	ea4f 4213 	mov.w	r2, r3, lsr #16
   8674c:	d8e8      	bhi.n	86720 <__multiply+0xb8>
   8674e:	6003      	str	r3, [r0, #0]
   86750:	f10c 0c04 	add.w	ip, ip, #4
   86754:	45e2      	cmp	sl, ip
   86756:	f109 0904 	add.w	r9, r9, #4
   8675a:	d8b8      	bhi.n	866ce <__multiply+0x66>
   8675c:	f8dd a004 	ldr.w	sl, [sp, #4]
   86760:	f1b8 0f00 	cmp.w	r8, #0
   86764:	dd0b      	ble.n	8677e <__multiply+0x116>
   86766:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   8676a:	f1aa 0a04 	sub.w	sl, sl, #4
   8676e:	b11b      	cbz	r3, 86778 <__multiply+0x110>
   86770:	e005      	b.n	8677e <__multiply+0x116>
   86772:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   86776:	b913      	cbnz	r3, 8677e <__multiply+0x116>
   86778:	f1b8 0801 	subs.w	r8, r8, #1
   8677c:	d1f9      	bne.n	86772 <__multiply+0x10a>
   8677e:	9800      	ldr	r0, [sp, #0]
   86780:	f8c0 8010 	str.w	r8, [r0, #16]
   86784:	b003      	add	sp, #12
   86786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8678a:	bf00      	nop

0008678c <__pow5mult>:
   8678c:	f012 0303 	ands.w	r3, r2, #3
   86790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86794:	4614      	mov	r4, r2
   86796:	4607      	mov	r7, r0
   86798:	d12e      	bne.n	867f8 <__pow5mult+0x6c>
   8679a:	460d      	mov	r5, r1
   8679c:	10a4      	asrs	r4, r4, #2
   8679e:	d01c      	beq.n	867da <__pow5mult+0x4e>
   867a0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   867a2:	b396      	cbz	r6, 8680a <__pow5mult+0x7e>
   867a4:	07e3      	lsls	r3, r4, #31
   867a6:	f04f 0800 	mov.w	r8, #0
   867aa:	d406      	bmi.n	867ba <__pow5mult+0x2e>
   867ac:	1064      	asrs	r4, r4, #1
   867ae:	d014      	beq.n	867da <__pow5mult+0x4e>
   867b0:	6830      	ldr	r0, [r6, #0]
   867b2:	b1a8      	cbz	r0, 867e0 <__pow5mult+0x54>
   867b4:	4606      	mov	r6, r0
   867b6:	07e3      	lsls	r3, r4, #31
   867b8:	d5f8      	bpl.n	867ac <__pow5mult+0x20>
   867ba:	4632      	mov	r2, r6
   867bc:	4629      	mov	r1, r5
   867be:	4638      	mov	r0, r7
   867c0:	f7ff ff52 	bl	86668 <__multiply>
   867c4:	b1b5      	cbz	r5, 867f4 <__pow5mult+0x68>
   867c6:	686a      	ldr	r2, [r5, #4]
   867c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   867ca:	1064      	asrs	r4, r4, #1
   867cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   867d0:	6029      	str	r1, [r5, #0]
   867d2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   867d6:	4605      	mov	r5, r0
   867d8:	d1ea      	bne.n	867b0 <__pow5mult+0x24>
   867da:	4628      	mov	r0, r5
   867dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867e0:	4632      	mov	r2, r6
   867e2:	4631      	mov	r1, r6
   867e4:	4638      	mov	r0, r7
   867e6:	f7ff ff3f 	bl	86668 <__multiply>
   867ea:	6030      	str	r0, [r6, #0]
   867ec:	f8c0 8000 	str.w	r8, [r0]
   867f0:	4606      	mov	r6, r0
   867f2:	e7e0      	b.n	867b6 <__pow5mult+0x2a>
   867f4:	4605      	mov	r5, r0
   867f6:	e7d9      	b.n	867ac <__pow5mult+0x20>
   867f8:	4a0b      	ldr	r2, [pc, #44]	; (86828 <__pow5mult+0x9c>)
   867fa:	3b01      	subs	r3, #1
   867fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   86800:	2300      	movs	r3, #0
   86802:	f7ff fe95 	bl	86530 <__multadd>
   86806:	4605      	mov	r5, r0
   86808:	e7c8      	b.n	8679c <__pow5mult+0x10>
   8680a:	2101      	movs	r1, #1
   8680c:	4638      	mov	r0, r7
   8680e:	f7ff fe5f 	bl	864d0 <_Balloc>
   86812:	f240 2171 	movw	r1, #625	; 0x271
   86816:	2201      	movs	r2, #1
   86818:	2300      	movs	r3, #0
   8681a:	6141      	str	r1, [r0, #20]
   8681c:	6102      	str	r2, [r0, #16]
   8681e:	4606      	mov	r6, r0
   86820:	64b8      	str	r0, [r7, #72]	; 0x48
   86822:	6003      	str	r3, [r0, #0]
   86824:	e7be      	b.n	867a4 <__pow5mult+0x18>
   86826:	bf00      	nop
   86828:	00087f48 	.word	0x00087f48

0008682c <__lshift>:
   8682c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86830:	690b      	ldr	r3, [r1, #16]
   86832:	1154      	asrs	r4, r2, #5
   86834:	eb04 0803 	add.w	r8, r4, r3
   86838:	688b      	ldr	r3, [r1, #8]
   8683a:	f108 0501 	add.w	r5, r8, #1
   8683e:	429d      	cmp	r5, r3
   86840:	460e      	mov	r6, r1
   86842:	4691      	mov	r9, r2
   86844:	4607      	mov	r7, r0
   86846:	6849      	ldr	r1, [r1, #4]
   86848:	dd04      	ble.n	86854 <__lshift+0x28>
   8684a:	005b      	lsls	r3, r3, #1
   8684c:	429d      	cmp	r5, r3
   8684e:	f101 0101 	add.w	r1, r1, #1
   86852:	dcfa      	bgt.n	8684a <__lshift+0x1e>
   86854:	4638      	mov	r0, r7
   86856:	f7ff fe3b 	bl	864d0 <_Balloc>
   8685a:	2c00      	cmp	r4, #0
   8685c:	f100 0314 	add.w	r3, r0, #20
   86860:	dd06      	ble.n	86870 <__lshift+0x44>
   86862:	2100      	movs	r1, #0
   86864:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   86868:	f843 1b04 	str.w	r1, [r3], #4
   8686c:	429a      	cmp	r2, r3
   8686e:	d1fb      	bne.n	86868 <__lshift+0x3c>
   86870:	6934      	ldr	r4, [r6, #16]
   86872:	f106 0114 	add.w	r1, r6, #20
   86876:	f019 091f 	ands.w	r9, r9, #31
   8687a:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   8687e:	d01d      	beq.n	868bc <__lshift+0x90>
   86880:	2200      	movs	r2, #0
   86882:	f1c9 0c20 	rsb	ip, r9, #32
   86886:	680c      	ldr	r4, [r1, #0]
   86888:	fa04 f409 	lsl.w	r4, r4, r9
   8688c:	4314      	orrs	r4, r2
   8688e:	f843 4b04 	str.w	r4, [r3], #4
   86892:	f851 2b04 	ldr.w	r2, [r1], #4
   86896:	458e      	cmp	lr, r1
   86898:	fa22 f20c 	lsr.w	r2, r2, ip
   8689c:	d8f3      	bhi.n	86886 <__lshift+0x5a>
   8689e:	601a      	str	r2, [r3, #0]
   868a0:	b10a      	cbz	r2, 868a6 <__lshift+0x7a>
   868a2:	f108 0502 	add.w	r5, r8, #2
   868a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   868a8:	6872      	ldr	r2, [r6, #4]
   868aa:	3d01      	subs	r5, #1
   868ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   868b0:	6105      	str	r5, [r0, #16]
   868b2:	6031      	str	r1, [r6, #0]
   868b4:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   868b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   868bc:	3b04      	subs	r3, #4
   868be:	f851 2b04 	ldr.w	r2, [r1], #4
   868c2:	458e      	cmp	lr, r1
   868c4:	f843 2f04 	str.w	r2, [r3, #4]!
   868c8:	d8f9      	bhi.n	868be <__lshift+0x92>
   868ca:	e7ec      	b.n	868a6 <__lshift+0x7a>

000868cc <__mcmp>:
   868cc:	b430      	push	{r4, r5}
   868ce:	690b      	ldr	r3, [r1, #16]
   868d0:	4605      	mov	r5, r0
   868d2:	6900      	ldr	r0, [r0, #16]
   868d4:	1ac0      	subs	r0, r0, r3
   868d6:	d10f      	bne.n	868f8 <__mcmp+0x2c>
   868d8:	009b      	lsls	r3, r3, #2
   868da:	3514      	adds	r5, #20
   868dc:	3114      	adds	r1, #20
   868de:	4419      	add	r1, r3
   868e0:	442b      	add	r3, r5
   868e2:	e001      	b.n	868e8 <__mcmp+0x1c>
   868e4:	429d      	cmp	r5, r3
   868e6:	d207      	bcs.n	868f8 <__mcmp+0x2c>
   868e8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   868ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   868f0:	4294      	cmp	r4, r2
   868f2:	d0f7      	beq.n	868e4 <__mcmp+0x18>
   868f4:	d302      	bcc.n	868fc <__mcmp+0x30>
   868f6:	2001      	movs	r0, #1
   868f8:	bc30      	pop	{r4, r5}
   868fa:	4770      	bx	lr
   868fc:	f04f 30ff 	mov.w	r0, #4294967295
   86900:	e7fa      	b.n	868f8 <__mcmp+0x2c>
   86902:	bf00      	nop

00086904 <__mdiff>:
   86904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86908:	690c      	ldr	r4, [r1, #16]
   8690a:	4689      	mov	r9, r1
   8690c:	6911      	ldr	r1, [r2, #16]
   8690e:	4692      	mov	sl, r2
   86910:	1a64      	subs	r4, r4, r1
   86912:	2c00      	cmp	r4, #0
   86914:	d117      	bne.n	86946 <__mdiff+0x42>
   86916:	0089      	lsls	r1, r1, #2
   86918:	f109 0714 	add.w	r7, r9, #20
   8691c:	f102 0614 	add.w	r6, r2, #20
   86920:	187b      	adds	r3, r7, r1
   86922:	4431      	add	r1, r6
   86924:	e001      	b.n	8692a <__mdiff+0x26>
   86926:	429f      	cmp	r7, r3
   86928:	d265      	bcs.n	869f6 <__mdiff+0xf2>
   8692a:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   8692e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   86932:	4295      	cmp	r5, r2
   86934:	d0f7      	beq.n	86926 <__mdiff+0x22>
   86936:	d267      	bcs.n	86a08 <__mdiff+0x104>
   86938:	464b      	mov	r3, r9
   8693a:	46bb      	mov	fp, r7
   8693c:	46d1      	mov	r9, sl
   8693e:	4637      	mov	r7, r6
   86940:	469a      	mov	sl, r3
   86942:	2401      	movs	r4, #1
   86944:	e005      	b.n	86952 <__mdiff+0x4e>
   86946:	db61      	blt.n	86a0c <__mdiff+0x108>
   86948:	2400      	movs	r4, #0
   8694a:	f109 0714 	add.w	r7, r9, #20
   8694e:	f10a 0b14 	add.w	fp, sl, #20
   86952:	f8d9 1004 	ldr.w	r1, [r9, #4]
   86956:	f7ff fdbb 	bl	864d0 <_Balloc>
   8695a:	465d      	mov	r5, fp
   8695c:	f04f 0800 	mov.w	r8, #0
   86960:	f8d9 e010 	ldr.w	lr, [r9, #16]
   86964:	f8da 3010 	ldr.w	r3, [sl, #16]
   86968:	463e      	mov	r6, r7
   8696a:	60c4      	str	r4, [r0, #12]
   8696c:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   86970:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   86974:	f100 0414 	add.w	r4, r0, #20
   86978:	f856 9b04 	ldr.w	r9, [r6], #4
   8697c:	f855 2b04 	ldr.w	r2, [r5], #4
   86980:	fa1f f389 	uxth.w	r3, r9
   86984:	4443      	add	r3, r8
   86986:	fa1f f882 	uxth.w	r8, r2
   8698a:	0c12      	lsrs	r2, r2, #16
   8698c:	eba3 0308 	sub.w	r3, r3, r8
   86990:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   86994:	eb02 4223 	add.w	r2, r2, r3, asr #16
   86998:	b29b      	uxth	r3, r3
   8699a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8699e:	45ac      	cmp	ip, r5
   869a0:	f844 3b04 	str.w	r3, [r4], #4
   869a4:	ea4f 4822 	mov.w	r8, r2, asr #16
   869a8:	d8e6      	bhi.n	86978 <__mdiff+0x74>
   869aa:	42b7      	cmp	r7, r6
   869ac:	d917      	bls.n	869de <__mdiff+0xda>
   869ae:	46a4      	mov	ip, r4
   869b0:	4635      	mov	r5, r6
   869b2:	f855 3b04 	ldr.w	r3, [r5], #4
   869b6:	b299      	uxth	r1, r3
   869b8:	4441      	add	r1, r8
   869ba:	140a      	asrs	r2, r1, #16
   869bc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   869c0:	b289      	uxth	r1, r1
   869c2:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   869c6:	42af      	cmp	r7, r5
   869c8:	f84c 3b04 	str.w	r3, [ip], #4
   869cc:	ea4f 4822 	mov.w	r8, r2, asr #16
   869d0:	d8ef      	bhi.n	869b2 <__mdiff+0xae>
   869d2:	43f6      	mvns	r6, r6
   869d4:	4437      	add	r7, r6
   869d6:	f027 0703 	bic.w	r7, r7, #3
   869da:	3704      	adds	r7, #4
   869dc:	443c      	add	r4, r7
   869de:	3c04      	subs	r4, #4
   869e0:	b92b      	cbnz	r3, 869ee <__mdiff+0xea>
   869e2:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   869e6:	f10e 3eff 	add.w	lr, lr, #4294967295
   869ea:	2b00      	cmp	r3, #0
   869ec:	d0f9      	beq.n	869e2 <__mdiff+0xde>
   869ee:	f8c0 e010 	str.w	lr, [r0, #16]
   869f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   869f6:	2100      	movs	r1, #0
   869f8:	f7ff fd6a 	bl	864d0 <_Balloc>
   869fc:	2201      	movs	r2, #1
   869fe:	2300      	movs	r3, #0
   86a00:	6102      	str	r2, [r0, #16]
   86a02:	6143      	str	r3, [r0, #20]
   86a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86a08:	46b3      	mov	fp, r6
   86a0a:	e7a2      	b.n	86952 <__mdiff+0x4e>
   86a0c:	464b      	mov	r3, r9
   86a0e:	f109 0b14 	add.w	fp, r9, #20
   86a12:	f102 0714 	add.w	r7, r2, #20
   86a16:	4691      	mov	r9, r2
   86a18:	2401      	movs	r4, #1
   86a1a:	469a      	mov	sl, r3
   86a1c:	e799      	b.n	86952 <__mdiff+0x4e>
   86a1e:	bf00      	nop

00086a20 <__d2b>:
   86a20:	b5f0      	push	{r4, r5, r6, r7, lr}
   86a22:	2101      	movs	r1, #1
   86a24:	b083      	sub	sp, #12
   86a26:	461c      	mov	r4, r3
   86a28:	f3c3 550a 	ubfx	r5, r3, #20, #11
   86a2c:	4616      	mov	r6, r2
   86a2e:	f7ff fd4f 	bl	864d0 <_Balloc>
   86a32:	f3c4 0413 	ubfx	r4, r4, #0, #20
   86a36:	4607      	mov	r7, r0
   86a38:	b10d      	cbz	r5, 86a3e <__d2b+0x1e>
   86a3a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   86a3e:	9401      	str	r4, [sp, #4]
   86a40:	b306      	cbz	r6, 86a84 <__d2b+0x64>
   86a42:	a802      	add	r0, sp, #8
   86a44:	f840 6d08 	str.w	r6, [r0, #-8]!
   86a48:	f7ff fdd4 	bl	865f4 <__lo0bits>
   86a4c:	2800      	cmp	r0, #0
   86a4e:	d130      	bne.n	86ab2 <__d2b+0x92>
   86a50:	e89d 000c 	ldmia.w	sp, {r2, r3}
   86a54:	617a      	str	r2, [r7, #20]
   86a56:	2b00      	cmp	r3, #0
   86a58:	bf0c      	ite	eq
   86a5a:	2101      	moveq	r1, #1
   86a5c:	2102      	movne	r1, #2
   86a5e:	61bb      	str	r3, [r7, #24]
   86a60:	6139      	str	r1, [r7, #16]
   86a62:	b9d5      	cbnz	r5, 86a9a <__d2b+0x7a>
   86a64:	9a08      	ldr	r2, [sp, #32]
   86a66:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   86a6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   86a6e:	6010      	str	r0, [r2, #0]
   86a70:	6918      	ldr	r0, [r3, #16]
   86a72:	f7ff fd9f 	bl	865b4 <__hi0bits>
   86a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
   86a78:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   86a7c:	6018      	str	r0, [r3, #0]
   86a7e:	4638      	mov	r0, r7
   86a80:	b003      	add	sp, #12
   86a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86a84:	a801      	add	r0, sp, #4
   86a86:	f7ff fdb5 	bl	865f4 <__lo0bits>
   86a8a:	2201      	movs	r2, #1
   86a8c:	9b01      	ldr	r3, [sp, #4]
   86a8e:	4611      	mov	r1, r2
   86a90:	3020      	adds	r0, #32
   86a92:	613a      	str	r2, [r7, #16]
   86a94:	617b      	str	r3, [r7, #20]
   86a96:	2d00      	cmp	r5, #0
   86a98:	d0e4      	beq.n	86a64 <__d2b+0x44>
   86a9a:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   86a9e:	9a08      	ldr	r2, [sp, #32]
   86aa0:	4403      	add	r3, r0
   86aa2:	6013      	str	r3, [r2, #0]
   86aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   86aa6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   86aaa:	6018      	str	r0, [r3, #0]
   86aac:	4638      	mov	r0, r7
   86aae:	b003      	add	sp, #12
   86ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86ab2:	9b01      	ldr	r3, [sp, #4]
   86ab4:	f1c0 0220 	rsb	r2, r0, #32
   86ab8:	9900      	ldr	r1, [sp, #0]
   86aba:	fa03 f202 	lsl.w	r2, r3, r2
   86abe:	430a      	orrs	r2, r1
   86ac0:	40c3      	lsrs	r3, r0
   86ac2:	9301      	str	r3, [sp, #4]
   86ac4:	617a      	str	r2, [r7, #20]
   86ac6:	e7c6      	b.n	86a56 <__d2b+0x36>

00086ac8 <_sbrk_r>:
   86ac8:	b538      	push	{r3, r4, r5, lr}
   86aca:	2300      	movs	r3, #0
   86acc:	4c06      	ldr	r4, [pc, #24]	; (86ae8 <_sbrk_r+0x20>)
   86ace:	4605      	mov	r5, r0
   86ad0:	4608      	mov	r0, r1
   86ad2:	6023      	str	r3, [r4, #0]
   86ad4:	f7fb ff32 	bl	8293c <_sbrk>
   86ad8:	1c43      	adds	r3, r0, #1
   86ada:	d000      	beq.n	86ade <_sbrk_r+0x16>
   86adc:	bd38      	pop	{r3, r4, r5, pc}
   86ade:	6823      	ldr	r3, [r4, #0]
   86ae0:	2b00      	cmp	r3, #0
   86ae2:	d0fb      	beq.n	86adc <_sbrk_r+0x14>
   86ae4:	602b      	str	r3, [r5, #0]
   86ae6:	bd38      	pop	{r3, r4, r5, pc}
   86ae8:	20070c4c 	.word	0x20070c4c

00086aec <__ssprint_r>:
   86aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86af0:	6893      	ldr	r3, [r2, #8]
   86af2:	b083      	sub	sp, #12
   86af4:	4690      	mov	r8, r2
   86af6:	2b00      	cmp	r3, #0
   86af8:	d070      	beq.n	86bdc <__ssprint_r+0xf0>
   86afa:	4682      	mov	sl, r0
   86afc:	460c      	mov	r4, r1
   86afe:	6817      	ldr	r7, [r2, #0]
   86b00:	688d      	ldr	r5, [r1, #8]
   86b02:	6808      	ldr	r0, [r1, #0]
   86b04:	e042      	b.n	86b8c <__ssprint_r+0xa0>
   86b06:	89a3      	ldrh	r3, [r4, #12]
   86b08:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86b0c:	d02e      	beq.n	86b6c <__ssprint_r+0x80>
   86b0e:	6965      	ldr	r5, [r4, #20]
   86b10:	6921      	ldr	r1, [r4, #16]
   86b12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   86b16:	eba0 0b01 	sub.w	fp, r0, r1
   86b1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   86b1e:	f10b 0001 	add.w	r0, fp, #1
   86b22:	106d      	asrs	r5, r5, #1
   86b24:	4430      	add	r0, r6
   86b26:	42a8      	cmp	r0, r5
   86b28:	462a      	mov	r2, r5
   86b2a:	bf84      	itt	hi
   86b2c:	4605      	movhi	r5, r0
   86b2e:	462a      	movhi	r2, r5
   86b30:	055b      	lsls	r3, r3, #21
   86b32:	d538      	bpl.n	86ba6 <__ssprint_r+0xba>
   86b34:	4611      	mov	r1, r2
   86b36:	4650      	mov	r0, sl
   86b38:	f7ff f960 	bl	85dfc <_malloc_r>
   86b3c:	2800      	cmp	r0, #0
   86b3e:	d03c      	beq.n	86bba <__ssprint_r+0xce>
   86b40:	465a      	mov	r2, fp
   86b42:	6921      	ldr	r1, [r4, #16]
   86b44:	9001      	str	r0, [sp, #4]
   86b46:	f7ff fc41 	bl	863cc <memcpy>
   86b4a:	89a2      	ldrh	r2, [r4, #12]
   86b4c:	9b01      	ldr	r3, [sp, #4]
   86b4e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   86b52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86b56:	81a2      	strh	r2, [r4, #12]
   86b58:	eba5 020b 	sub.w	r2, r5, fp
   86b5c:	eb03 000b 	add.w	r0, r3, fp
   86b60:	6165      	str	r5, [r4, #20]
   86b62:	46b3      	mov	fp, r6
   86b64:	4635      	mov	r5, r6
   86b66:	6123      	str	r3, [r4, #16]
   86b68:	6020      	str	r0, [r4, #0]
   86b6a:	60a2      	str	r2, [r4, #8]
   86b6c:	465a      	mov	r2, fp
   86b6e:	4649      	mov	r1, r9
   86b70:	f000 fa18 	bl	86fa4 <memmove>
   86b74:	f8d8 3008 	ldr.w	r3, [r8, #8]
   86b78:	68a2      	ldr	r2, [r4, #8]
   86b7a:	6820      	ldr	r0, [r4, #0]
   86b7c:	1b55      	subs	r5, r2, r5
   86b7e:	4458      	add	r0, fp
   86b80:	1b9e      	subs	r6, r3, r6
   86b82:	60a5      	str	r5, [r4, #8]
   86b84:	6020      	str	r0, [r4, #0]
   86b86:	f8c8 6008 	str.w	r6, [r8, #8]
   86b8a:	b33e      	cbz	r6, 86bdc <__ssprint_r+0xf0>
   86b8c:	687e      	ldr	r6, [r7, #4]
   86b8e:	463b      	mov	r3, r7
   86b90:	3708      	adds	r7, #8
   86b92:	2e00      	cmp	r6, #0
   86b94:	d0fa      	beq.n	86b8c <__ssprint_r+0xa0>
   86b96:	42ae      	cmp	r6, r5
   86b98:	f8d3 9000 	ldr.w	r9, [r3]
   86b9c:	46ab      	mov	fp, r5
   86b9e:	d2b2      	bcs.n	86b06 <__ssprint_r+0x1a>
   86ba0:	4635      	mov	r5, r6
   86ba2:	46b3      	mov	fp, r6
   86ba4:	e7e2      	b.n	86b6c <__ssprint_r+0x80>
   86ba6:	4650      	mov	r0, sl
   86ba8:	f000 fa60 	bl	8706c <_realloc_r>
   86bac:	4603      	mov	r3, r0
   86bae:	2800      	cmp	r0, #0
   86bb0:	d1d2      	bne.n	86b58 <__ssprint_r+0x6c>
   86bb2:	6921      	ldr	r1, [r4, #16]
   86bb4:	4650      	mov	r0, sl
   86bb6:	f000 f8f9 	bl	86dac <_free_r>
   86bba:	230c      	movs	r3, #12
   86bbc:	2200      	movs	r2, #0
   86bbe:	f04f 30ff 	mov.w	r0, #4294967295
   86bc2:	f8ca 3000 	str.w	r3, [sl]
   86bc6:	89a3      	ldrh	r3, [r4, #12]
   86bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86bcc:	81a3      	strh	r3, [r4, #12]
   86bce:	f8c8 2008 	str.w	r2, [r8, #8]
   86bd2:	f8c8 2004 	str.w	r2, [r8, #4]
   86bd6:	b003      	add	sp, #12
   86bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86bdc:	2000      	movs	r0, #0
   86bde:	f8c8 0004 	str.w	r0, [r8, #4]
   86be2:	b003      	add	sp, #12
   86be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00086be8 <__register_exitproc>:
   86be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86bec:	4d2c      	ldr	r5, [pc, #176]	; (86ca0 <__register_exitproc+0xb8>)
   86bee:	4606      	mov	r6, r0
   86bf0:	6828      	ldr	r0, [r5, #0]
   86bf2:	4698      	mov	r8, r3
   86bf4:	460f      	mov	r7, r1
   86bf6:	4691      	mov	r9, r2
   86bf8:	f7ff f8fc 	bl	85df4 <__retarget_lock_acquire_recursive>
   86bfc:	4b29      	ldr	r3, [pc, #164]	; (86ca4 <__register_exitproc+0xbc>)
   86bfe:	681c      	ldr	r4, [r3, #0]
   86c00:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   86c04:	2b00      	cmp	r3, #0
   86c06:	d03e      	beq.n	86c86 <__register_exitproc+0x9e>
   86c08:	685a      	ldr	r2, [r3, #4]
   86c0a:	2a1f      	cmp	r2, #31
   86c0c:	dc1c      	bgt.n	86c48 <__register_exitproc+0x60>
   86c0e:	f102 0e01 	add.w	lr, r2, #1
   86c12:	b176      	cbz	r6, 86c32 <__register_exitproc+0x4a>
   86c14:	2101      	movs	r1, #1
   86c16:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   86c1a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   86c1e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   86c22:	4091      	lsls	r1, r2
   86c24:	4308      	orrs	r0, r1
   86c26:	2e02      	cmp	r6, #2
   86c28:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   86c2c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   86c30:	d023      	beq.n	86c7a <__register_exitproc+0x92>
   86c32:	3202      	adds	r2, #2
   86c34:	f8c3 e004 	str.w	lr, [r3, #4]
   86c38:	6828      	ldr	r0, [r5, #0]
   86c3a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   86c3e:	f7ff f8db 	bl	85df8 <__retarget_lock_release_recursive>
   86c42:	2000      	movs	r0, #0
   86c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   86c48:	4b17      	ldr	r3, [pc, #92]	; (86ca8 <__register_exitproc+0xc0>)
   86c4a:	b30b      	cbz	r3, 86c90 <__register_exitproc+0xa8>
   86c4c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   86c50:	f3af 8000 	nop.w
   86c54:	4603      	mov	r3, r0
   86c56:	b1d8      	cbz	r0, 86c90 <__register_exitproc+0xa8>
   86c58:	2000      	movs	r0, #0
   86c5a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   86c5e:	f04f 0e01 	mov.w	lr, #1
   86c62:	6058      	str	r0, [r3, #4]
   86c64:	6019      	str	r1, [r3, #0]
   86c66:	4602      	mov	r2, r0
   86c68:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   86c6c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   86c70:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   86c74:	2e00      	cmp	r6, #0
   86c76:	d0dc      	beq.n	86c32 <__register_exitproc+0x4a>
   86c78:	e7cc      	b.n	86c14 <__register_exitproc+0x2c>
   86c7a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   86c7e:	4301      	orrs	r1, r0
   86c80:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   86c84:	e7d5      	b.n	86c32 <__register_exitproc+0x4a>
   86c86:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   86c8a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   86c8e:	e7bb      	b.n	86c08 <__register_exitproc+0x20>
   86c90:	6828      	ldr	r0, [r5, #0]
   86c92:	f7ff f8b1 	bl	85df8 <__retarget_lock_release_recursive>
   86c96:	f04f 30ff 	mov.w	r0, #4294967295
   86c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   86c9e:	bf00      	nop
   86ca0:	200705d0 	.word	0x200705d0
   86ca4:	00087ddc 	.word	0x00087ddc
   86ca8:	00000000 	.word	0x00000000

00086cac <_calloc_r>:
   86cac:	b510      	push	{r4, lr}
   86cae:	fb02 f101 	mul.w	r1, r2, r1
   86cb2:	f7ff f8a3 	bl	85dfc <_malloc_r>
   86cb6:	4604      	mov	r4, r0
   86cb8:	b1d8      	cbz	r0, 86cf2 <_calloc_r+0x46>
   86cba:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86cbe:	f022 0203 	bic.w	r2, r2, #3
   86cc2:	3a04      	subs	r2, #4
   86cc4:	2a24      	cmp	r2, #36	; 0x24
   86cc6:	d818      	bhi.n	86cfa <_calloc_r+0x4e>
   86cc8:	2a13      	cmp	r2, #19
   86cca:	d914      	bls.n	86cf6 <_calloc_r+0x4a>
   86ccc:	2300      	movs	r3, #0
   86cce:	2a1b      	cmp	r2, #27
   86cd0:	6003      	str	r3, [r0, #0]
   86cd2:	6043      	str	r3, [r0, #4]
   86cd4:	d916      	bls.n	86d04 <_calloc_r+0x58>
   86cd6:	2a24      	cmp	r2, #36	; 0x24
   86cd8:	6083      	str	r3, [r0, #8]
   86cda:	60c3      	str	r3, [r0, #12]
   86cdc:	bf11      	iteee	ne
   86cde:	f100 0210 	addne.w	r2, r0, #16
   86ce2:	6103      	streq	r3, [r0, #16]
   86ce4:	6143      	streq	r3, [r0, #20]
   86ce6:	f100 0218 	addeq.w	r2, r0, #24
   86cea:	2300      	movs	r3, #0
   86cec:	6013      	str	r3, [r2, #0]
   86cee:	6053      	str	r3, [r2, #4]
   86cf0:	6093      	str	r3, [r2, #8]
   86cf2:	4620      	mov	r0, r4
   86cf4:	bd10      	pop	{r4, pc}
   86cf6:	4602      	mov	r2, r0
   86cf8:	e7f7      	b.n	86cea <_calloc_r+0x3e>
   86cfa:	2100      	movs	r1, #0
   86cfc:	f7fc fd6a 	bl	837d4 <memset>
   86d00:	4620      	mov	r0, r4
   86d02:	bd10      	pop	{r4, pc}
   86d04:	f100 0208 	add.w	r2, r0, #8
   86d08:	e7ef      	b.n	86cea <_calloc_r+0x3e>
   86d0a:	bf00      	nop

00086d0c <_malloc_trim_r>:
   86d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86d0e:	460c      	mov	r4, r1
   86d10:	4f23      	ldr	r7, [pc, #140]	; (86da0 <_malloc_trim_r+0x94>)
   86d12:	4606      	mov	r6, r0
   86d14:	f7ff fbd0 	bl	864b8 <__malloc_lock>
   86d18:	68bb      	ldr	r3, [r7, #8]
   86d1a:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   86d1e:	685d      	ldr	r5, [r3, #4]
   86d20:	310f      	adds	r1, #15
   86d22:	f025 0503 	bic.w	r5, r5, #3
   86d26:	4429      	add	r1, r5
   86d28:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   86d2c:	f021 010f 	bic.w	r1, r1, #15
   86d30:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   86d34:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   86d38:	db07      	blt.n	86d4a <_malloc_trim_r+0x3e>
   86d3a:	2100      	movs	r1, #0
   86d3c:	4630      	mov	r0, r6
   86d3e:	f7ff fec3 	bl	86ac8 <_sbrk_r>
   86d42:	68bb      	ldr	r3, [r7, #8]
   86d44:	442b      	add	r3, r5
   86d46:	4298      	cmp	r0, r3
   86d48:	d004      	beq.n	86d54 <_malloc_trim_r+0x48>
   86d4a:	4630      	mov	r0, r6
   86d4c:	f7ff fbba 	bl	864c4 <__malloc_unlock>
   86d50:	2000      	movs	r0, #0
   86d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86d54:	4261      	negs	r1, r4
   86d56:	4630      	mov	r0, r6
   86d58:	f7ff feb6 	bl	86ac8 <_sbrk_r>
   86d5c:	3001      	adds	r0, #1
   86d5e:	d00d      	beq.n	86d7c <_malloc_trim_r+0x70>
   86d60:	4b10      	ldr	r3, [pc, #64]	; (86da4 <_malloc_trim_r+0x98>)
   86d62:	68ba      	ldr	r2, [r7, #8]
   86d64:	6819      	ldr	r1, [r3, #0]
   86d66:	1b2d      	subs	r5, r5, r4
   86d68:	f045 0501 	orr.w	r5, r5, #1
   86d6c:	4630      	mov	r0, r6
   86d6e:	1b09      	subs	r1, r1, r4
   86d70:	6055      	str	r5, [r2, #4]
   86d72:	6019      	str	r1, [r3, #0]
   86d74:	f7ff fba6 	bl	864c4 <__malloc_unlock>
   86d78:	2001      	movs	r0, #1
   86d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86d7c:	2100      	movs	r1, #0
   86d7e:	4630      	mov	r0, r6
   86d80:	f7ff fea2 	bl	86ac8 <_sbrk_r>
   86d84:	68ba      	ldr	r2, [r7, #8]
   86d86:	1a83      	subs	r3, r0, r2
   86d88:	2b0f      	cmp	r3, #15
   86d8a:	ddde      	ble.n	86d4a <_malloc_trim_r+0x3e>
   86d8c:	4c06      	ldr	r4, [pc, #24]	; (86da8 <_malloc_trim_r+0x9c>)
   86d8e:	4905      	ldr	r1, [pc, #20]	; (86da4 <_malloc_trim_r+0x98>)
   86d90:	6824      	ldr	r4, [r4, #0]
   86d92:	f043 0301 	orr.w	r3, r3, #1
   86d96:	1b00      	subs	r0, r0, r4
   86d98:	6053      	str	r3, [r2, #4]
   86d9a:	6008      	str	r0, [r1, #0]
   86d9c:	e7d5      	b.n	86d4a <_malloc_trim_r+0x3e>
   86d9e:	bf00      	nop
   86da0:	200705d4 	.word	0x200705d4
   86da4:	20070ba4 	.word	0x20070ba4
   86da8:	200709dc 	.word	0x200709dc

00086dac <_free_r>:
   86dac:	2900      	cmp	r1, #0
   86dae:	d044      	beq.n	86e3a <_free_r+0x8e>
   86db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86db4:	460d      	mov	r5, r1
   86db6:	4680      	mov	r8, r0
   86db8:	f7ff fb7e 	bl	864b8 <__malloc_lock>
   86dbc:	f855 7c04 	ldr.w	r7, [r5, #-4]
   86dc0:	4969      	ldr	r1, [pc, #420]	; (86f68 <_free_r+0x1bc>)
   86dc2:	f1a5 0408 	sub.w	r4, r5, #8
   86dc6:	f027 0301 	bic.w	r3, r7, #1
   86dca:	18e2      	adds	r2, r4, r3
   86dcc:	688e      	ldr	r6, [r1, #8]
   86dce:	6850      	ldr	r0, [r2, #4]
   86dd0:	42b2      	cmp	r2, r6
   86dd2:	f020 0003 	bic.w	r0, r0, #3
   86dd6:	d05e      	beq.n	86e96 <_free_r+0xea>
   86dd8:	07fe      	lsls	r6, r7, #31
   86dda:	6050      	str	r0, [r2, #4]
   86ddc:	d40b      	bmi.n	86df6 <_free_r+0x4a>
   86dde:	f855 7c08 	ldr.w	r7, [r5, #-8]
   86de2:	f101 0e08 	add.w	lr, r1, #8
   86de6:	1be4      	subs	r4, r4, r7
   86de8:	68a5      	ldr	r5, [r4, #8]
   86dea:	443b      	add	r3, r7
   86dec:	4575      	cmp	r5, lr
   86dee:	d06d      	beq.n	86ecc <_free_r+0x120>
   86df0:	68e7      	ldr	r7, [r4, #12]
   86df2:	60ef      	str	r7, [r5, #12]
   86df4:	60bd      	str	r5, [r7, #8]
   86df6:	1815      	adds	r5, r2, r0
   86df8:	686d      	ldr	r5, [r5, #4]
   86dfa:	07ed      	lsls	r5, r5, #31
   86dfc:	d53e      	bpl.n	86e7c <_free_r+0xd0>
   86dfe:	f043 0201 	orr.w	r2, r3, #1
   86e02:	6062      	str	r2, [r4, #4]
   86e04:	50e3      	str	r3, [r4, r3]
   86e06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86e0a:	d217      	bcs.n	86e3c <_free_r+0x90>
   86e0c:	2201      	movs	r2, #1
   86e0e:	08db      	lsrs	r3, r3, #3
   86e10:	1098      	asrs	r0, r3, #2
   86e12:	684d      	ldr	r5, [r1, #4]
   86e14:	4413      	add	r3, r2
   86e16:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   86e1a:	4082      	lsls	r2, r0
   86e1c:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   86e20:	432a      	orrs	r2, r5
   86e22:	3808      	subs	r0, #8
   86e24:	60e0      	str	r0, [r4, #12]
   86e26:	60a7      	str	r7, [r4, #8]
   86e28:	604a      	str	r2, [r1, #4]
   86e2a:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   86e2e:	60fc      	str	r4, [r7, #12]
   86e30:	4640      	mov	r0, r8
   86e32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86e36:	f7ff bb45 	b.w	864c4 <__malloc_unlock>
   86e3a:	4770      	bx	lr
   86e3c:	0a5a      	lsrs	r2, r3, #9
   86e3e:	2a04      	cmp	r2, #4
   86e40:	d852      	bhi.n	86ee8 <_free_r+0x13c>
   86e42:	099a      	lsrs	r2, r3, #6
   86e44:	f102 0739 	add.w	r7, r2, #57	; 0x39
   86e48:	00ff      	lsls	r7, r7, #3
   86e4a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   86e4e:	19c8      	adds	r0, r1, r7
   86e50:	59ca      	ldr	r2, [r1, r7]
   86e52:	3808      	subs	r0, #8
   86e54:	4290      	cmp	r0, r2
   86e56:	d04f      	beq.n	86ef8 <_free_r+0x14c>
   86e58:	6851      	ldr	r1, [r2, #4]
   86e5a:	f021 0103 	bic.w	r1, r1, #3
   86e5e:	428b      	cmp	r3, r1
   86e60:	d232      	bcs.n	86ec8 <_free_r+0x11c>
   86e62:	6892      	ldr	r2, [r2, #8]
   86e64:	4290      	cmp	r0, r2
   86e66:	d1f7      	bne.n	86e58 <_free_r+0xac>
   86e68:	68c3      	ldr	r3, [r0, #12]
   86e6a:	60a0      	str	r0, [r4, #8]
   86e6c:	60e3      	str	r3, [r4, #12]
   86e6e:	609c      	str	r4, [r3, #8]
   86e70:	60c4      	str	r4, [r0, #12]
   86e72:	4640      	mov	r0, r8
   86e74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86e78:	f7ff bb24 	b.w	864c4 <__malloc_unlock>
   86e7c:	6895      	ldr	r5, [r2, #8]
   86e7e:	4f3b      	ldr	r7, [pc, #236]	; (86f6c <_free_r+0x1c0>)
   86e80:	4403      	add	r3, r0
   86e82:	42bd      	cmp	r5, r7
   86e84:	d040      	beq.n	86f08 <_free_r+0x15c>
   86e86:	68d0      	ldr	r0, [r2, #12]
   86e88:	f043 0201 	orr.w	r2, r3, #1
   86e8c:	60e8      	str	r0, [r5, #12]
   86e8e:	6085      	str	r5, [r0, #8]
   86e90:	6062      	str	r2, [r4, #4]
   86e92:	50e3      	str	r3, [r4, r3]
   86e94:	e7b7      	b.n	86e06 <_free_r+0x5a>
   86e96:	07ff      	lsls	r7, r7, #31
   86e98:	4403      	add	r3, r0
   86e9a:	d407      	bmi.n	86eac <_free_r+0x100>
   86e9c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86ea0:	1b64      	subs	r4, r4, r5
   86ea2:	68e2      	ldr	r2, [r4, #12]
   86ea4:	68a0      	ldr	r0, [r4, #8]
   86ea6:	442b      	add	r3, r5
   86ea8:	60c2      	str	r2, [r0, #12]
   86eaa:	6090      	str	r0, [r2, #8]
   86eac:	4a30      	ldr	r2, [pc, #192]	; (86f70 <_free_r+0x1c4>)
   86eae:	f043 0001 	orr.w	r0, r3, #1
   86eb2:	6812      	ldr	r2, [r2, #0]
   86eb4:	6060      	str	r0, [r4, #4]
   86eb6:	4293      	cmp	r3, r2
   86eb8:	608c      	str	r4, [r1, #8]
   86eba:	d3b9      	bcc.n	86e30 <_free_r+0x84>
   86ebc:	4b2d      	ldr	r3, [pc, #180]	; (86f74 <_free_r+0x1c8>)
   86ebe:	4640      	mov	r0, r8
   86ec0:	6819      	ldr	r1, [r3, #0]
   86ec2:	f7ff ff23 	bl	86d0c <_malloc_trim_r>
   86ec6:	e7b3      	b.n	86e30 <_free_r+0x84>
   86ec8:	4610      	mov	r0, r2
   86eca:	e7cd      	b.n	86e68 <_free_r+0xbc>
   86ecc:	1811      	adds	r1, r2, r0
   86ece:	6849      	ldr	r1, [r1, #4]
   86ed0:	07c9      	lsls	r1, r1, #31
   86ed2:	d444      	bmi.n	86f5e <_free_r+0x1b2>
   86ed4:	6891      	ldr	r1, [r2, #8]
   86ed6:	4403      	add	r3, r0
   86ed8:	68d2      	ldr	r2, [r2, #12]
   86eda:	f043 0001 	orr.w	r0, r3, #1
   86ede:	60ca      	str	r2, [r1, #12]
   86ee0:	6091      	str	r1, [r2, #8]
   86ee2:	6060      	str	r0, [r4, #4]
   86ee4:	50e3      	str	r3, [r4, r3]
   86ee6:	e7a3      	b.n	86e30 <_free_r+0x84>
   86ee8:	2a14      	cmp	r2, #20
   86eea:	d816      	bhi.n	86f1a <_free_r+0x16e>
   86eec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   86ef0:	00ff      	lsls	r7, r7, #3
   86ef2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   86ef6:	e7aa      	b.n	86e4e <_free_r+0xa2>
   86ef8:	2301      	movs	r3, #1
   86efa:	10aa      	asrs	r2, r5, #2
   86efc:	684d      	ldr	r5, [r1, #4]
   86efe:	4093      	lsls	r3, r2
   86f00:	432b      	orrs	r3, r5
   86f02:	604b      	str	r3, [r1, #4]
   86f04:	4603      	mov	r3, r0
   86f06:	e7b0      	b.n	86e6a <_free_r+0xbe>
   86f08:	f043 0201 	orr.w	r2, r3, #1
   86f0c:	614c      	str	r4, [r1, #20]
   86f0e:	610c      	str	r4, [r1, #16]
   86f10:	60e5      	str	r5, [r4, #12]
   86f12:	60a5      	str	r5, [r4, #8]
   86f14:	6062      	str	r2, [r4, #4]
   86f16:	50e3      	str	r3, [r4, r3]
   86f18:	e78a      	b.n	86e30 <_free_r+0x84>
   86f1a:	2a54      	cmp	r2, #84	; 0x54
   86f1c:	d806      	bhi.n	86f2c <_free_r+0x180>
   86f1e:	0b1a      	lsrs	r2, r3, #12
   86f20:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   86f24:	00ff      	lsls	r7, r7, #3
   86f26:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   86f2a:	e790      	b.n	86e4e <_free_r+0xa2>
   86f2c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86f30:	d806      	bhi.n	86f40 <_free_r+0x194>
   86f32:	0bda      	lsrs	r2, r3, #15
   86f34:	f102 0778 	add.w	r7, r2, #120	; 0x78
   86f38:	00ff      	lsls	r7, r7, #3
   86f3a:	f102 0577 	add.w	r5, r2, #119	; 0x77
   86f3e:	e786      	b.n	86e4e <_free_r+0xa2>
   86f40:	f240 5054 	movw	r0, #1364	; 0x554
   86f44:	4282      	cmp	r2, r0
   86f46:	d806      	bhi.n	86f56 <_free_r+0x1aa>
   86f48:	0c9a      	lsrs	r2, r3, #18
   86f4a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   86f4e:	00ff      	lsls	r7, r7, #3
   86f50:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   86f54:	e77b      	b.n	86e4e <_free_r+0xa2>
   86f56:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   86f5a:	257e      	movs	r5, #126	; 0x7e
   86f5c:	e777      	b.n	86e4e <_free_r+0xa2>
   86f5e:	f043 0101 	orr.w	r1, r3, #1
   86f62:	6061      	str	r1, [r4, #4]
   86f64:	6013      	str	r3, [r2, #0]
   86f66:	e763      	b.n	86e30 <_free_r+0x84>
   86f68:	200705d4 	.word	0x200705d4
   86f6c:	200705dc 	.word	0x200705dc
   86f70:	200709e0 	.word	0x200709e0
   86f74:	20070bd4 	.word	0x20070bd4

00086f78 <__ascii_mbtowc>:
   86f78:	b082      	sub	sp, #8
   86f7a:	b149      	cbz	r1, 86f90 <__ascii_mbtowc+0x18>
   86f7c:	b15a      	cbz	r2, 86f96 <__ascii_mbtowc+0x1e>
   86f7e:	b16b      	cbz	r3, 86f9c <__ascii_mbtowc+0x24>
   86f80:	7813      	ldrb	r3, [r2, #0]
   86f82:	600b      	str	r3, [r1, #0]
   86f84:	7812      	ldrb	r2, [r2, #0]
   86f86:	1c10      	adds	r0, r2, #0
   86f88:	bf18      	it	ne
   86f8a:	2001      	movne	r0, #1
   86f8c:	b002      	add	sp, #8
   86f8e:	4770      	bx	lr
   86f90:	a901      	add	r1, sp, #4
   86f92:	2a00      	cmp	r2, #0
   86f94:	d1f3      	bne.n	86f7e <__ascii_mbtowc+0x6>
   86f96:	4610      	mov	r0, r2
   86f98:	b002      	add	sp, #8
   86f9a:	4770      	bx	lr
   86f9c:	f06f 0001 	mvn.w	r0, #1
   86fa0:	e7f4      	b.n	86f8c <__ascii_mbtowc+0x14>
   86fa2:	bf00      	nop

00086fa4 <memmove>:
   86fa4:	4288      	cmp	r0, r1
   86fa6:	b5f0      	push	{r4, r5, r6, r7, lr}
   86fa8:	d90d      	bls.n	86fc6 <memmove+0x22>
   86faa:	188b      	adds	r3, r1, r2
   86fac:	4298      	cmp	r0, r3
   86fae:	d20a      	bcs.n	86fc6 <memmove+0x22>
   86fb0:	1884      	adds	r4, r0, r2
   86fb2:	2a00      	cmp	r2, #0
   86fb4:	d051      	beq.n	8705a <memmove+0xb6>
   86fb6:	4622      	mov	r2, r4
   86fb8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   86fbc:	4299      	cmp	r1, r3
   86fbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86fc2:	d1f9      	bne.n	86fb8 <memmove+0x14>
   86fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86fc6:	2a0f      	cmp	r2, #15
   86fc8:	d948      	bls.n	8705c <memmove+0xb8>
   86fca:	ea41 0300 	orr.w	r3, r1, r0
   86fce:	079b      	lsls	r3, r3, #30
   86fd0:	d146      	bne.n	87060 <memmove+0xbc>
   86fd2:	4615      	mov	r5, r2
   86fd4:	f100 0410 	add.w	r4, r0, #16
   86fd8:	f101 0310 	add.w	r3, r1, #16
   86fdc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   86fe0:	3d10      	subs	r5, #16
   86fe2:	f844 6c10 	str.w	r6, [r4, #-16]
   86fe6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   86fea:	2d0f      	cmp	r5, #15
   86fec:	f844 6c0c 	str.w	r6, [r4, #-12]
   86ff0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   86ff4:	f104 0410 	add.w	r4, r4, #16
   86ff8:	f844 6c18 	str.w	r6, [r4, #-24]
   86ffc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   87000:	f103 0310 	add.w	r3, r3, #16
   87004:	f844 6c14 	str.w	r6, [r4, #-20]
   87008:	d8e8      	bhi.n	86fdc <memmove+0x38>
   8700a:	f1a2 0310 	sub.w	r3, r2, #16
   8700e:	f023 030f 	bic.w	r3, r3, #15
   87012:	f002 0e0f 	and.w	lr, r2, #15
   87016:	3310      	adds	r3, #16
   87018:	f1be 0f03 	cmp.w	lr, #3
   8701c:	4419      	add	r1, r3
   8701e:	4403      	add	r3, r0
   87020:	d921      	bls.n	87066 <memmove+0xc2>
   87022:	460e      	mov	r6, r1
   87024:	4674      	mov	r4, lr
   87026:	1f1d      	subs	r5, r3, #4
   87028:	f856 7b04 	ldr.w	r7, [r6], #4
   8702c:	3c04      	subs	r4, #4
   8702e:	2c03      	cmp	r4, #3
   87030:	f845 7f04 	str.w	r7, [r5, #4]!
   87034:	d8f8      	bhi.n	87028 <memmove+0x84>
   87036:	f1ae 0404 	sub.w	r4, lr, #4
   8703a:	f024 0403 	bic.w	r4, r4, #3
   8703e:	3404      	adds	r4, #4
   87040:	4421      	add	r1, r4
   87042:	4423      	add	r3, r4
   87044:	f002 0203 	and.w	r2, r2, #3
   87048:	b162      	cbz	r2, 87064 <memmove+0xc0>
   8704a:	3b01      	subs	r3, #1
   8704c:	440a      	add	r2, r1
   8704e:	f811 4b01 	ldrb.w	r4, [r1], #1
   87052:	428a      	cmp	r2, r1
   87054:	f803 4f01 	strb.w	r4, [r3, #1]!
   87058:	d1f9      	bne.n	8704e <memmove+0xaa>
   8705a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8705c:	4603      	mov	r3, r0
   8705e:	e7f3      	b.n	87048 <memmove+0xa4>
   87060:	4603      	mov	r3, r0
   87062:	e7f2      	b.n	8704a <memmove+0xa6>
   87064:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87066:	4672      	mov	r2, lr
   87068:	e7ee      	b.n	87048 <memmove+0xa4>
   8706a:	bf00      	nop

0008706c <_realloc_r>:
   8706c:	2900      	cmp	r1, #0
   8706e:	f000 8094 	beq.w	8719a <_realloc_r+0x12e>
   87072:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87076:	460c      	mov	r4, r1
   87078:	4615      	mov	r5, r2
   8707a:	b083      	sub	sp, #12
   8707c:	4680      	mov	r8, r0
   8707e:	f105 060b 	add.w	r6, r5, #11
   87082:	f7ff fa19 	bl	864b8 <__malloc_lock>
   87086:	f854 ec04 	ldr.w	lr, [r4, #-4]
   8708a:	2e16      	cmp	r6, #22
   8708c:	f02e 0703 	bic.w	r7, lr, #3
   87090:	f1a4 0908 	sub.w	r9, r4, #8
   87094:	d83c      	bhi.n	87110 <_realloc_r+0xa4>
   87096:	2210      	movs	r2, #16
   87098:	4616      	mov	r6, r2
   8709a:	42b5      	cmp	r5, r6
   8709c:	d83d      	bhi.n	8711a <_realloc_r+0xae>
   8709e:	4297      	cmp	r7, r2
   870a0:	da43      	bge.n	8712a <_realloc_r+0xbe>
   870a2:	4bc6      	ldr	r3, [pc, #792]	; (873bc <_realloc_r+0x350>)
   870a4:	eb09 0007 	add.w	r0, r9, r7
   870a8:	6899      	ldr	r1, [r3, #8]
   870aa:	4288      	cmp	r0, r1
   870ac:	f000 80c3 	beq.w	87236 <_realloc_r+0x1ca>
   870b0:	6843      	ldr	r3, [r0, #4]
   870b2:	f023 0101 	bic.w	r1, r3, #1
   870b6:	4401      	add	r1, r0
   870b8:	6849      	ldr	r1, [r1, #4]
   870ba:	07c9      	lsls	r1, r1, #31
   870bc:	d54d      	bpl.n	8715a <_realloc_r+0xee>
   870be:	f01e 0f01 	tst.w	lr, #1
   870c2:	f000 809b 	beq.w	871fc <_realloc_r+0x190>
   870c6:	4629      	mov	r1, r5
   870c8:	4640      	mov	r0, r8
   870ca:	f7fe fe97 	bl	85dfc <_malloc_r>
   870ce:	4605      	mov	r5, r0
   870d0:	2800      	cmp	r0, #0
   870d2:	d03b      	beq.n	8714c <_realloc_r+0xe0>
   870d4:	f854 3c04 	ldr.w	r3, [r4, #-4]
   870d8:	f1a0 0208 	sub.w	r2, r0, #8
   870dc:	f023 0301 	bic.w	r3, r3, #1
   870e0:	444b      	add	r3, r9
   870e2:	429a      	cmp	r2, r3
   870e4:	f000 812b 	beq.w	8733e <_realloc_r+0x2d2>
   870e8:	1f3a      	subs	r2, r7, #4
   870ea:	2a24      	cmp	r2, #36	; 0x24
   870ec:	f200 8118 	bhi.w	87320 <_realloc_r+0x2b4>
   870f0:	2a13      	cmp	r2, #19
   870f2:	f200 80eb 	bhi.w	872cc <_realloc_r+0x260>
   870f6:	4603      	mov	r3, r0
   870f8:	4622      	mov	r2, r4
   870fa:	6811      	ldr	r1, [r2, #0]
   870fc:	6019      	str	r1, [r3, #0]
   870fe:	6851      	ldr	r1, [r2, #4]
   87100:	6059      	str	r1, [r3, #4]
   87102:	6892      	ldr	r2, [r2, #8]
   87104:	609a      	str	r2, [r3, #8]
   87106:	4621      	mov	r1, r4
   87108:	4640      	mov	r0, r8
   8710a:	f7ff fe4f 	bl	86dac <_free_r>
   8710e:	e01d      	b.n	8714c <_realloc_r+0xe0>
   87110:	f026 0607 	bic.w	r6, r6, #7
   87114:	2e00      	cmp	r6, #0
   87116:	4632      	mov	r2, r6
   87118:	dabf      	bge.n	8709a <_realloc_r+0x2e>
   8711a:	2500      	movs	r5, #0
   8711c:	230c      	movs	r3, #12
   8711e:	4628      	mov	r0, r5
   87120:	f8c8 3000 	str.w	r3, [r8]
   87124:	b003      	add	sp, #12
   87126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8712a:	4625      	mov	r5, r4
   8712c:	1bbb      	subs	r3, r7, r6
   8712e:	2b0f      	cmp	r3, #15
   87130:	f8d9 2004 	ldr.w	r2, [r9, #4]
   87134:	d81d      	bhi.n	87172 <_realloc_r+0x106>
   87136:	f002 0201 	and.w	r2, r2, #1
   8713a:	433a      	orrs	r2, r7
   8713c:	eb09 0107 	add.w	r1, r9, r7
   87140:	f8c9 2004 	str.w	r2, [r9, #4]
   87144:	684b      	ldr	r3, [r1, #4]
   87146:	f043 0301 	orr.w	r3, r3, #1
   8714a:	604b      	str	r3, [r1, #4]
   8714c:	4640      	mov	r0, r8
   8714e:	f7ff f9b9 	bl	864c4 <__malloc_unlock>
   87152:	4628      	mov	r0, r5
   87154:	b003      	add	sp, #12
   87156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8715a:	f023 0303 	bic.w	r3, r3, #3
   8715e:	18f9      	adds	r1, r7, r3
   87160:	4291      	cmp	r1, r2
   87162:	db1d      	blt.n	871a0 <_realloc_r+0x134>
   87164:	68c3      	ldr	r3, [r0, #12]
   87166:	6882      	ldr	r2, [r0, #8]
   87168:	4625      	mov	r5, r4
   8716a:	60d3      	str	r3, [r2, #12]
   8716c:	460f      	mov	r7, r1
   8716e:	609a      	str	r2, [r3, #8]
   87170:	e7dc      	b.n	8712c <_realloc_r+0xc0>
   87172:	f002 0201 	and.w	r2, r2, #1
   87176:	eb09 0106 	add.w	r1, r9, r6
   8717a:	f043 0301 	orr.w	r3, r3, #1
   8717e:	4332      	orrs	r2, r6
   87180:	f8c9 2004 	str.w	r2, [r9, #4]
   87184:	444f      	add	r7, r9
   87186:	604b      	str	r3, [r1, #4]
   87188:	687b      	ldr	r3, [r7, #4]
   8718a:	3108      	adds	r1, #8
   8718c:	f043 0301 	orr.w	r3, r3, #1
   87190:	607b      	str	r3, [r7, #4]
   87192:	4640      	mov	r0, r8
   87194:	f7ff fe0a 	bl	86dac <_free_r>
   87198:	e7d8      	b.n	8714c <_realloc_r+0xe0>
   8719a:	4611      	mov	r1, r2
   8719c:	f7fe be2e 	b.w	85dfc <_malloc_r>
   871a0:	f01e 0f01 	tst.w	lr, #1
   871a4:	d18f      	bne.n	870c6 <_realloc_r+0x5a>
   871a6:	f854 1c08 	ldr.w	r1, [r4, #-8]
   871aa:	eba9 0a01 	sub.w	sl, r9, r1
   871ae:	f8da 1004 	ldr.w	r1, [sl, #4]
   871b2:	f021 0103 	bic.w	r1, r1, #3
   871b6:	440b      	add	r3, r1
   871b8:	443b      	add	r3, r7
   871ba:	4293      	cmp	r3, r2
   871bc:	db26      	blt.n	8720c <_realloc_r+0x1a0>
   871be:	4655      	mov	r5, sl
   871c0:	68c1      	ldr	r1, [r0, #12]
   871c2:	6880      	ldr	r0, [r0, #8]
   871c4:	1f3a      	subs	r2, r7, #4
   871c6:	60c1      	str	r1, [r0, #12]
   871c8:	6088      	str	r0, [r1, #8]
   871ca:	f855 0f08 	ldr.w	r0, [r5, #8]!
   871ce:	f8da 100c 	ldr.w	r1, [sl, #12]
   871d2:	2a24      	cmp	r2, #36	; 0x24
   871d4:	60c1      	str	r1, [r0, #12]
   871d6:	6088      	str	r0, [r1, #8]
   871d8:	d826      	bhi.n	87228 <_realloc_r+0x1bc>
   871da:	2a13      	cmp	r2, #19
   871dc:	f240 8081 	bls.w	872e2 <_realloc_r+0x276>
   871e0:	6821      	ldr	r1, [r4, #0]
   871e2:	2a1b      	cmp	r2, #27
   871e4:	f8ca 1008 	str.w	r1, [sl, #8]
   871e8:	6861      	ldr	r1, [r4, #4]
   871ea:	f8ca 100c 	str.w	r1, [sl, #12]
   871ee:	f200 80ad 	bhi.w	8734c <_realloc_r+0x2e0>
   871f2:	f104 0008 	add.w	r0, r4, #8
   871f6:	f10a 0210 	add.w	r2, sl, #16
   871fa:	e074      	b.n	872e6 <_realloc_r+0x27a>
   871fc:	f854 3c08 	ldr.w	r3, [r4, #-8]
   87200:	eba9 0a03 	sub.w	sl, r9, r3
   87204:	f8da 1004 	ldr.w	r1, [sl, #4]
   87208:	f021 0103 	bic.w	r1, r1, #3
   8720c:	187b      	adds	r3, r7, r1
   8720e:	4293      	cmp	r3, r2
   87210:	f6ff af59 	blt.w	870c6 <_realloc_r+0x5a>
   87214:	4655      	mov	r5, sl
   87216:	f8da 100c 	ldr.w	r1, [sl, #12]
   8721a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8721e:	1f3a      	subs	r2, r7, #4
   87220:	2a24      	cmp	r2, #36	; 0x24
   87222:	60c1      	str	r1, [r0, #12]
   87224:	6088      	str	r0, [r1, #8]
   87226:	d9d8      	bls.n	871da <_realloc_r+0x16e>
   87228:	4621      	mov	r1, r4
   8722a:	4628      	mov	r0, r5
   8722c:	461f      	mov	r7, r3
   8722e:	46d1      	mov	r9, sl
   87230:	f7ff feb8 	bl	86fa4 <memmove>
   87234:	e77a      	b.n	8712c <_realloc_r+0xc0>
   87236:	6841      	ldr	r1, [r0, #4]
   87238:	f106 0010 	add.w	r0, r6, #16
   8723c:	f021 0b03 	bic.w	fp, r1, #3
   87240:	44bb      	add	fp, r7
   87242:	4583      	cmp	fp, r0
   87244:	da58      	bge.n	872f8 <_realloc_r+0x28c>
   87246:	f01e 0f01 	tst.w	lr, #1
   8724a:	f47f af3c 	bne.w	870c6 <_realloc_r+0x5a>
   8724e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   87252:	eba9 0a01 	sub.w	sl, r9, r1
   87256:	f8da 1004 	ldr.w	r1, [sl, #4]
   8725a:	f021 0103 	bic.w	r1, r1, #3
   8725e:	448b      	add	fp, r1
   87260:	4558      	cmp	r0, fp
   87262:	dcd3      	bgt.n	8720c <_realloc_r+0x1a0>
   87264:	4655      	mov	r5, sl
   87266:	f8da 100c 	ldr.w	r1, [sl, #12]
   8726a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8726e:	1f3a      	subs	r2, r7, #4
   87270:	2a24      	cmp	r2, #36	; 0x24
   87272:	60c1      	str	r1, [r0, #12]
   87274:	6088      	str	r0, [r1, #8]
   87276:	f200 808d 	bhi.w	87394 <_realloc_r+0x328>
   8727a:	2a13      	cmp	r2, #19
   8727c:	f240 8087 	bls.w	8738e <_realloc_r+0x322>
   87280:	6821      	ldr	r1, [r4, #0]
   87282:	2a1b      	cmp	r2, #27
   87284:	f8ca 1008 	str.w	r1, [sl, #8]
   87288:	6861      	ldr	r1, [r4, #4]
   8728a:	f8ca 100c 	str.w	r1, [sl, #12]
   8728e:	f200 8088 	bhi.w	873a2 <_realloc_r+0x336>
   87292:	f104 0108 	add.w	r1, r4, #8
   87296:	f10a 0210 	add.w	r2, sl, #16
   8729a:	6808      	ldr	r0, [r1, #0]
   8729c:	6010      	str	r0, [r2, #0]
   8729e:	6848      	ldr	r0, [r1, #4]
   872a0:	6050      	str	r0, [r2, #4]
   872a2:	6889      	ldr	r1, [r1, #8]
   872a4:	6091      	str	r1, [r2, #8]
   872a6:	ebab 0206 	sub.w	r2, fp, r6
   872aa:	eb0a 0106 	add.w	r1, sl, r6
   872ae:	f042 0201 	orr.w	r2, r2, #1
   872b2:	6099      	str	r1, [r3, #8]
   872b4:	604a      	str	r2, [r1, #4]
   872b6:	f8da 3004 	ldr.w	r3, [sl, #4]
   872ba:	4640      	mov	r0, r8
   872bc:	f003 0301 	and.w	r3, r3, #1
   872c0:	431e      	orrs	r6, r3
   872c2:	f8ca 6004 	str.w	r6, [sl, #4]
   872c6:	f7ff f8fd 	bl	864c4 <__malloc_unlock>
   872ca:	e742      	b.n	87152 <_realloc_r+0xe6>
   872cc:	6823      	ldr	r3, [r4, #0]
   872ce:	2a1b      	cmp	r2, #27
   872d0:	6003      	str	r3, [r0, #0]
   872d2:	6863      	ldr	r3, [r4, #4]
   872d4:	6043      	str	r3, [r0, #4]
   872d6:	d827      	bhi.n	87328 <_realloc_r+0x2bc>
   872d8:	f100 0308 	add.w	r3, r0, #8
   872dc:	f104 0208 	add.w	r2, r4, #8
   872e0:	e70b      	b.n	870fa <_realloc_r+0x8e>
   872e2:	4620      	mov	r0, r4
   872e4:	462a      	mov	r2, r5
   872e6:	6801      	ldr	r1, [r0, #0]
   872e8:	461f      	mov	r7, r3
   872ea:	6011      	str	r1, [r2, #0]
   872ec:	6841      	ldr	r1, [r0, #4]
   872ee:	46d1      	mov	r9, sl
   872f0:	6051      	str	r1, [r2, #4]
   872f2:	6883      	ldr	r3, [r0, #8]
   872f4:	6093      	str	r3, [r2, #8]
   872f6:	e719      	b.n	8712c <_realloc_r+0xc0>
   872f8:	ebab 0b06 	sub.w	fp, fp, r6
   872fc:	eb09 0106 	add.w	r1, r9, r6
   87300:	f04b 0201 	orr.w	r2, fp, #1
   87304:	6099      	str	r1, [r3, #8]
   87306:	604a      	str	r2, [r1, #4]
   87308:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8730c:	4640      	mov	r0, r8
   8730e:	f003 0301 	and.w	r3, r3, #1
   87312:	431e      	orrs	r6, r3
   87314:	f844 6c04 	str.w	r6, [r4, #-4]
   87318:	f7ff f8d4 	bl	864c4 <__malloc_unlock>
   8731c:	4625      	mov	r5, r4
   8731e:	e718      	b.n	87152 <_realloc_r+0xe6>
   87320:	4621      	mov	r1, r4
   87322:	f7ff fe3f 	bl	86fa4 <memmove>
   87326:	e6ee      	b.n	87106 <_realloc_r+0x9a>
   87328:	68a3      	ldr	r3, [r4, #8]
   8732a:	2a24      	cmp	r2, #36	; 0x24
   8732c:	6083      	str	r3, [r0, #8]
   8732e:	68e3      	ldr	r3, [r4, #12]
   87330:	60c3      	str	r3, [r0, #12]
   87332:	d018      	beq.n	87366 <_realloc_r+0x2fa>
   87334:	f100 0310 	add.w	r3, r0, #16
   87338:	f104 0210 	add.w	r2, r4, #16
   8733c:	e6dd      	b.n	870fa <_realloc_r+0x8e>
   8733e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   87342:	4625      	mov	r5, r4
   87344:	f023 0303 	bic.w	r3, r3, #3
   87348:	441f      	add	r7, r3
   8734a:	e6ef      	b.n	8712c <_realloc_r+0xc0>
   8734c:	68a1      	ldr	r1, [r4, #8]
   8734e:	2a24      	cmp	r2, #36	; 0x24
   87350:	f8ca 1010 	str.w	r1, [sl, #16]
   87354:	68e1      	ldr	r1, [r4, #12]
   87356:	f8ca 1014 	str.w	r1, [sl, #20]
   8735a:	d00d      	beq.n	87378 <_realloc_r+0x30c>
   8735c:	f104 0010 	add.w	r0, r4, #16
   87360:	f10a 0218 	add.w	r2, sl, #24
   87364:	e7bf      	b.n	872e6 <_realloc_r+0x27a>
   87366:	6922      	ldr	r2, [r4, #16]
   87368:	f100 0318 	add.w	r3, r0, #24
   8736c:	6102      	str	r2, [r0, #16]
   8736e:	6961      	ldr	r1, [r4, #20]
   87370:	f104 0218 	add.w	r2, r4, #24
   87374:	6141      	str	r1, [r0, #20]
   87376:	e6c0      	b.n	870fa <_realloc_r+0x8e>
   87378:	6922      	ldr	r2, [r4, #16]
   8737a:	f104 0018 	add.w	r0, r4, #24
   8737e:	f8ca 2018 	str.w	r2, [sl, #24]
   87382:	6961      	ldr	r1, [r4, #20]
   87384:	f10a 0220 	add.w	r2, sl, #32
   87388:	f8ca 101c 	str.w	r1, [sl, #28]
   8738c:	e7ab      	b.n	872e6 <_realloc_r+0x27a>
   8738e:	4621      	mov	r1, r4
   87390:	462a      	mov	r2, r5
   87392:	e782      	b.n	8729a <_realloc_r+0x22e>
   87394:	4621      	mov	r1, r4
   87396:	4628      	mov	r0, r5
   87398:	9301      	str	r3, [sp, #4]
   8739a:	f7ff fe03 	bl	86fa4 <memmove>
   8739e:	9b01      	ldr	r3, [sp, #4]
   873a0:	e781      	b.n	872a6 <_realloc_r+0x23a>
   873a2:	68a1      	ldr	r1, [r4, #8]
   873a4:	2a24      	cmp	r2, #36	; 0x24
   873a6:	f8ca 1010 	str.w	r1, [sl, #16]
   873aa:	68e1      	ldr	r1, [r4, #12]
   873ac:	f8ca 1014 	str.w	r1, [sl, #20]
   873b0:	d006      	beq.n	873c0 <_realloc_r+0x354>
   873b2:	f104 0110 	add.w	r1, r4, #16
   873b6:	f10a 0218 	add.w	r2, sl, #24
   873ba:	e76e      	b.n	8729a <_realloc_r+0x22e>
   873bc:	200705d4 	.word	0x200705d4
   873c0:	6922      	ldr	r2, [r4, #16]
   873c2:	f104 0118 	add.w	r1, r4, #24
   873c6:	f8ca 2018 	str.w	r2, [sl, #24]
   873ca:	6960      	ldr	r0, [r4, #20]
   873cc:	f10a 0220 	add.w	r2, sl, #32
   873d0:	f8ca 001c 	str.w	r0, [sl, #28]
   873d4:	e761      	b.n	8729a <_realloc_r+0x22e>
   873d6:	bf00      	nop

000873d8 <__ascii_wctomb>:
   873d8:	b119      	cbz	r1, 873e2 <__ascii_wctomb+0xa>
   873da:	2aff      	cmp	r2, #255	; 0xff
   873dc:	d803      	bhi.n	873e6 <__ascii_wctomb+0xe>
   873de:	700a      	strb	r2, [r1, #0]
   873e0:	2101      	movs	r1, #1
   873e2:	4608      	mov	r0, r1
   873e4:	4770      	bx	lr
   873e6:	238a      	movs	r3, #138	; 0x8a
   873e8:	f04f 31ff 	mov.w	r1, #4294967295
   873ec:	6003      	str	r3, [r0, #0]
   873ee:	e7f8      	b.n	873e2 <__ascii_wctomb+0xa>

000873f0 <__aeabi_dmul>:
   873f0:	b570      	push	{r4, r5, r6, lr}
   873f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   873f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   873fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   873fe:	bf1d      	ittte	ne
   87400:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   87404:	ea94 0f0c 	teqne	r4, ip
   87408:	ea95 0f0c 	teqne	r5, ip
   8740c:	f000 f8de 	bleq	875cc <__aeabi_dmul+0x1dc>
   87410:	442c      	add	r4, r5
   87412:	ea81 0603 	eor.w	r6, r1, r3
   87416:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8741a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8741e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   87422:	bf18      	it	ne
   87424:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   87428:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8742c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   87430:	d038      	beq.n	874a4 <__aeabi_dmul+0xb4>
   87432:	fba0 ce02 	umull	ip, lr, r0, r2
   87436:	f04f 0500 	mov.w	r5, #0
   8743a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8743e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   87442:	fbe0 e503 	umlal	lr, r5, r0, r3
   87446:	f04f 0600 	mov.w	r6, #0
   8744a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8744e:	f09c 0f00 	teq	ip, #0
   87452:	bf18      	it	ne
   87454:	f04e 0e01 	orrne.w	lr, lr, #1
   87458:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8745c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   87460:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   87464:	d204      	bcs.n	87470 <__aeabi_dmul+0x80>
   87466:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8746a:	416d      	adcs	r5, r5
   8746c:	eb46 0606 	adc.w	r6, r6, r6
   87470:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   87474:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   87478:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8747c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   87480:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   87484:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87488:	bf88      	it	hi
   8748a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8748e:	d81e      	bhi.n	874ce <__aeabi_dmul+0xde>
   87490:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   87494:	bf08      	it	eq
   87496:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8749a:	f150 0000 	adcs.w	r0, r0, #0
   8749e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   874a2:	bd70      	pop	{r4, r5, r6, pc}
   874a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   874a8:	ea46 0101 	orr.w	r1, r6, r1
   874ac:	ea40 0002 	orr.w	r0, r0, r2
   874b0:	ea81 0103 	eor.w	r1, r1, r3
   874b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   874b8:	bfc2      	ittt	gt
   874ba:	ebd4 050c 	rsbsgt	r5, r4, ip
   874be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   874c2:	bd70      	popgt	{r4, r5, r6, pc}
   874c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   874c8:	f04f 0e00 	mov.w	lr, #0
   874cc:	3c01      	subs	r4, #1
   874ce:	f300 80ab 	bgt.w	87628 <__aeabi_dmul+0x238>
   874d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   874d6:	bfde      	ittt	le
   874d8:	2000      	movle	r0, #0
   874da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   874de:	bd70      	pople	{r4, r5, r6, pc}
   874e0:	f1c4 0400 	rsb	r4, r4, #0
   874e4:	3c20      	subs	r4, #32
   874e6:	da35      	bge.n	87554 <__aeabi_dmul+0x164>
   874e8:	340c      	adds	r4, #12
   874ea:	dc1b      	bgt.n	87524 <__aeabi_dmul+0x134>
   874ec:	f104 0414 	add.w	r4, r4, #20
   874f0:	f1c4 0520 	rsb	r5, r4, #32
   874f4:	fa00 f305 	lsl.w	r3, r0, r5
   874f8:	fa20 f004 	lsr.w	r0, r0, r4
   874fc:	fa01 f205 	lsl.w	r2, r1, r5
   87500:	ea40 0002 	orr.w	r0, r0, r2
   87504:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   87508:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8750c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   87510:	fa21 f604 	lsr.w	r6, r1, r4
   87514:	eb42 0106 	adc.w	r1, r2, r6
   87518:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8751c:	bf08      	it	eq
   8751e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   87522:	bd70      	pop	{r4, r5, r6, pc}
   87524:	f1c4 040c 	rsb	r4, r4, #12
   87528:	f1c4 0520 	rsb	r5, r4, #32
   8752c:	fa00 f304 	lsl.w	r3, r0, r4
   87530:	fa20 f005 	lsr.w	r0, r0, r5
   87534:	fa01 f204 	lsl.w	r2, r1, r4
   87538:	ea40 0002 	orr.w	r0, r0, r2
   8753c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   87540:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   87544:	f141 0100 	adc.w	r1, r1, #0
   87548:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8754c:	bf08      	it	eq
   8754e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   87552:	bd70      	pop	{r4, r5, r6, pc}
   87554:	f1c4 0520 	rsb	r5, r4, #32
   87558:	fa00 f205 	lsl.w	r2, r0, r5
   8755c:	ea4e 0e02 	orr.w	lr, lr, r2
   87560:	fa20 f304 	lsr.w	r3, r0, r4
   87564:	fa01 f205 	lsl.w	r2, r1, r5
   87568:	ea43 0302 	orr.w	r3, r3, r2
   8756c:	fa21 f004 	lsr.w	r0, r1, r4
   87570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   87574:	fa21 f204 	lsr.w	r2, r1, r4
   87578:	ea20 0002 	bic.w	r0, r0, r2
   8757c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   87580:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   87584:	bf08      	it	eq
   87586:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8758a:	bd70      	pop	{r4, r5, r6, pc}
   8758c:	f094 0f00 	teq	r4, #0
   87590:	d10f      	bne.n	875b2 <__aeabi_dmul+0x1c2>
   87592:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   87596:	0040      	lsls	r0, r0, #1
   87598:	eb41 0101 	adc.w	r1, r1, r1
   8759c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   875a0:	bf08      	it	eq
   875a2:	3c01      	subeq	r4, #1
   875a4:	d0f7      	beq.n	87596 <__aeabi_dmul+0x1a6>
   875a6:	ea41 0106 	orr.w	r1, r1, r6
   875aa:	f095 0f00 	teq	r5, #0
   875ae:	bf18      	it	ne
   875b0:	4770      	bxne	lr
   875b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   875b6:	0052      	lsls	r2, r2, #1
   875b8:	eb43 0303 	adc.w	r3, r3, r3
   875bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   875c0:	bf08      	it	eq
   875c2:	3d01      	subeq	r5, #1
   875c4:	d0f7      	beq.n	875b6 <__aeabi_dmul+0x1c6>
   875c6:	ea43 0306 	orr.w	r3, r3, r6
   875ca:	4770      	bx	lr
   875cc:	ea94 0f0c 	teq	r4, ip
   875d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   875d4:	bf18      	it	ne
   875d6:	ea95 0f0c 	teqne	r5, ip
   875da:	d00c      	beq.n	875f6 <__aeabi_dmul+0x206>
   875dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   875e0:	bf18      	it	ne
   875e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   875e6:	d1d1      	bne.n	8758c <__aeabi_dmul+0x19c>
   875e8:	ea81 0103 	eor.w	r1, r1, r3
   875ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   875f0:	f04f 0000 	mov.w	r0, #0
   875f4:	bd70      	pop	{r4, r5, r6, pc}
   875f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   875fa:	bf06      	itte	eq
   875fc:	4610      	moveq	r0, r2
   875fe:	4619      	moveq	r1, r3
   87600:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   87604:	d019      	beq.n	8763a <__aeabi_dmul+0x24a>
   87606:	ea94 0f0c 	teq	r4, ip
   8760a:	d102      	bne.n	87612 <__aeabi_dmul+0x222>
   8760c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   87610:	d113      	bne.n	8763a <__aeabi_dmul+0x24a>
   87612:	ea95 0f0c 	teq	r5, ip
   87616:	d105      	bne.n	87624 <__aeabi_dmul+0x234>
   87618:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8761c:	bf1c      	itt	ne
   8761e:	4610      	movne	r0, r2
   87620:	4619      	movne	r1, r3
   87622:	d10a      	bne.n	8763a <__aeabi_dmul+0x24a>
   87624:	ea81 0103 	eor.w	r1, r1, r3
   87628:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8762c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   87630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   87634:	f04f 0000 	mov.w	r0, #0
   87638:	bd70      	pop	{r4, r5, r6, pc}
   8763a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8763e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   87642:	bd70      	pop	{r4, r5, r6, pc}

00087644 <__aeabi_ddiv>:
   87644:	b570      	push	{r4, r5, r6, lr}
   87646:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8764a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8764e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   87652:	bf1d      	ittte	ne
   87654:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   87658:	ea94 0f0c 	teqne	r4, ip
   8765c:	ea95 0f0c 	teqne	r5, ip
   87660:	f000 f8a7 	bleq	877b2 <__aeabi_ddiv+0x16e>
   87664:	eba4 0405 	sub.w	r4, r4, r5
   87668:	ea81 0e03 	eor.w	lr, r1, r3
   8766c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   87670:	ea4f 3101 	mov.w	r1, r1, lsl #12
   87674:	f000 8088 	beq.w	87788 <__aeabi_ddiv+0x144>
   87678:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8767c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   87680:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   87684:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   87688:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8768c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   87690:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   87694:	ea4f 2600 	mov.w	r6, r0, lsl #8
   87698:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8769c:	429d      	cmp	r5, r3
   8769e:	bf08      	it	eq
   876a0:	4296      	cmpeq	r6, r2
   876a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   876a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   876aa:	d202      	bcs.n	876b2 <__aeabi_ddiv+0x6e>
   876ac:	085b      	lsrs	r3, r3, #1
   876ae:	ea4f 0232 	mov.w	r2, r2, rrx
   876b2:	1ab6      	subs	r6, r6, r2
   876b4:	eb65 0503 	sbc.w	r5, r5, r3
   876b8:	085b      	lsrs	r3, r3, #1
   876ba:	ea4f 0232 	mov.w	r2, r2, rrx
   876be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   876c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   876c6:	ebb6 0e02 	subs.w	lr, r6, r2
   876ca:	eb75 0e03 	sbcs.w	lr, r5, r3
   876ce:	bf22      	ittt	cs
   876d0:	1ab6      	subcs	r6, r6, r2
   876d2:	4675      	movcs	r5, lr
   876d4:	ea40 000c 	orrcs.w	r0, r0, ip
   876d8:	085b      	lsrs	r3, r3, #1
   876da:	ea4f 0232 	mov.w	r2, r2, rrx
   876de:	ebb6 0e02 	subs.w	lr, r6, r2
   876e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   876e6:	bf22      	ittt	cs
   876e8:	1ab6      	subcs	r6, r6, r2
   876ea:	4675      	movcs	r5, lr
   876ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   876f0:	085b      	lsrs	r3, r3, #1
   876f2:	ea4f 0232 	mov.w	r2, r2, rrx
   876f6:	ebb6 0e02 	subs.w	lr, r6, r2
   876fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   876fe:	bf22      	ittt	cs
   87700:	1ab6      	subcs	r6, r6, r2
   87702:	4675      	movcs	r5, lr
   87704:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   87708:	085b      	lsrs	r3, r3, #1
   8770a:	ea4f 0232 	mov.w	r2, r2, rrx
   8770e:	ebb6 0e02 	subs.w	lr, r6, r2
   87712:	eb75 0e03 	sbcs.w	lr, r5, r3
   87716:	bf22      	ittt	cs
   87718:	1ab6      	subcs	r6, r6, r2
   8771a:	4675      	movcs	r5, lr
   8771c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   87720:	ea55 0e06 	orrs.w	lr, r5, r6
   87724:	d018      	beq.n	87758 <__aeabi_ddiv+0x114>
   87726:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8772a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8772e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   87732:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   87736:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8773a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8773e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   87742:	d1c0      	bne.n	876c6 <__aeabi_ddiv+0x82>
   87744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   87748:	d10b      	bne.n	87762 <__aeabi_ddiv+0x11e>
   8774a:	ea41 0100 	orr.w	r1, r1, r0
   8774e:	f04f 0000 	mov.w	r0, #0
   87752:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   87756:	e7b6      	b.n	876c6 <__aeabi_ddiv+0x82>
   87758:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8775c:	bf04      	itt	eq
   8775e:	4301      	orreq	r1, r0
   87760:	2000      	moveq	r0, #0
   87762:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87766:	bf88      	it	hi
   87768:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8776c:	f63f aeaf 	bhi.w	874ce <__aeabi_dmul+0xde>
   87770:	ebb5 0c03 	subs.w	ip, r5, r3
   87774:	bf04      	itt	eq
   87776:	ebb6 0c02 	subseq.w	ip, r6, r2
   8777a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8777e:	f150 0000 	adcs.w	r0, r0, #0
   87782:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   87786:	bd70      	pop	{r4, r5, r6, pc}
   87788:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8778c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   87790:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   87794:	bfc2      	ittt	gt
   87796:	ebd4 050c 	rsbsgt	r5, r4, ip
   8779a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8779e:	bd70      	popgt	{r4, r5, r6, pc}
   877a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   877a4:	f04f 0e00 	mov.w	lr, #0
   877a8:	3c01      	subs	r4, #1
   877aa:	e690      	b.n	874ce <__aeabi_dmul+0xde>
   877ac:	ea45 0e06 	orr.w	lr, r5, r6
   877b0:	e68d      	b.n	874ce <__aeabi_dmul+0xde>
   877b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   877b6:	ea94 0f0c 	teq	r4, ip
   877ba:	bf08      	it	eq
   877bc:	ea95 0f0c 	teqeq	r5, ip
   877c0:	f43f af3b 	beq.w	8763a <__aeabi_dmul+0x24a>
   877c4:	ea94 0f0c 	teq	r4, ip
   877c8:	d10a      	bne.n	877e0 <__aeabi_ddiv+0x19c>
   877ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   877ce:	f47f af34 	bne.w	8763a <__aeabi_dmul+0x24a>
   877d2:	ea95 0f0c 	teq	r5, ip
   877d6:	f47f af25 	bne.w	87624 <__aeabi_dmul+0x234>
   877da:	4610      	mov	r0, r2
   877dc:	4619      	mov	r1, r3
   877de:	e72c      	b.n	8763a <__aeabi_dmul+0x24a>
   877e0:	ea95 0f0c 	teq	r5, ip
   877e4:	d106      	bne.n	877f4 <__aeabi_ddiv+0x1b0>
   877e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   877ea:	f43f aefd 	beq.w	875e8 <__aeabi_dmul+0x1f8>
   877ee:	4610      	mov	r0, r2
   877f0:	4619      	mov	r1, r3
   877f2:	e722      	b.n	8763a <__aeabi_dmul+0x24a>
   877f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   877f8:	bf18      	it	ne
   877fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   877fe:	f47f aec5 	bne.w	8758c <__aeabi_dmul+0x19c>
   87802:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   87806:	f47f af0d 	bne.w	87624 <__aeabi_dmul+0x234>
   8780a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8780e:	f47f aeeb 	bne.w	875e8 <__aeabi_dmul+0x1f8>
   87812:	e712      	b.n	8763a <__aeabi_dmul+0x24a>

00087814 <__gedf2>:
   87814:	f04f 3cff 	mov.w	ip, #4294967295
   87818:	e006      	b.n	87828 <__cmpdf2+0x4>
   8781a:	bf00      	nop

0008781c <__ledf2>:
   8781c:	f04f 0c01 	mov.w	ip, #1
   87820:	e002      	b.n	87828 <__cmpdf2+0x4>
   87822:	bf00      	nop

00087824 <__cmpdf2>:
   87824:	f04f 0c01 	mov.w	ip, #1
   87828:	f84d cd04 	str.w	ip, [sp, #-4]!
   8782c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87830:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87834:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87838:	bf18      	it	ne
   8783a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8783e:	d01b      	beq.n	87878 <__cmpdf2+0x54>
   87840:	b001      	add	sp, #4
   87842:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   87846:	bf0c      	ite	eq
   87848:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8784c:	ea91 0f03 	teqne	r1, r3
   87850:	bf02      	ittt	eq
   87852:	ea90 0f02 	teqeq	r0, r2
   87856:	2000      	moveq	r0, #0
   87858:	4770      	bxeq	lr
   8785a:	f110 0f00 	cmn.w	r0, #0
   8785e:	ea91 0f03 	teq	r1, r3
   87862:	bf58      	it	pl
   87864:	4299      	cmppl	r1, r3
   87866:	bf08      	it	eq
   87868:	4290      	cmpeq	r0, r2
   8786a:	bf2c      	ite	cs
   8786c:	17d8      	asrcs	r0, r3, #31
   8786e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   87872:	f040 0001 	orr.w	r0, r0, #1
   87876:	4770      	bx	lr
   87878:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8787c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87880:	d102      	bne.n	87888 <__cmpdf2+0x64>
   87882:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87886:	d107      	bne.n	87898 <__cmpdf2+0x74>
   87888:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8788c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87890:	d1d6      	bne.n	87840 <__cmpdf2+0x1c>
   87892:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87896:	d0d3      	beq.n	87840 <__cmpdf2+0x1c>
   87898:	f85d 0b04 	ldr.w	r0, [sp], #4
   8789c:	4770      	bx	lr
   8789e:	bf00      	nop

000878a0 <__aeabi_cdrcmple>:
   878a0:	4684      	mov	ip, r0
   878a2:	4610      	mov	r0, r2
   878a4:	4662      	mov	r2, ip
   878a6:	468c      	mov	ip, r1
   878a8:	4619      	mov	r1, r3
   878aa:	4663      	mov	r3, ip
   878ac:	e000      	b.n	878b0 <__aeabi_cdcmpeq>
   878ae:	bf00      	nop

000878b0 <__aeabi_cdcmpeq>:
   878b0:	b501      	push	{r0, lr}
   878b2:	f7ff ffb7 	bl	87824 <__cmpdf2>
   878b6:	2800      	cmp	r0, #0
   878b8:	bf48      	it	mi
   878ba:	f110 0f00 	cmnmi.w	r0, #0
   878be:	bd01      	pop	{r0, pc}

000878c0 <__aeabi_dcmpeq>:
   878c0:	f84d ed08 	str.w	lr, [sp, #-8]!
   878c4:	f7ff fff4 	bl	878b0 <__aeabi_cdcmpeq>
   878c8:	bf0c      	ite	eq
   878ca:	2001      	moveq	r0, #1
   878cc:	2000      	movne	r0, #0
   878ce:	f85d fb08 	ldr.w	pc, [sp], #8
   878d2:	bf00      	nop

000878d4 <__aeabi_dcmplt>:
   878d4:	f84d ed08 	str.w	lr, [sp, #-8]!
   878d8:	f7ff ffea 	bl	878b0 <__aeabi_cdcmpeq>
   878dc:	bf34      	ite	cc
   878de:	2001      	movcc	r0, #1
   878e0:	2000      	movcs	r0, #0
   878e2:	f85d fb08 	ldr.w	pc, [sp], #8
   878e6:	bf00      	nop

000878e8 <__aeabi_dcmple>:
   878e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   878ec:	f7ff ffe0 	bl	878b0 <__aeabi_cdcmpeq>
   878f0:	bf94      	ite	ls
   878f2:	2001      	movls	r0, #1
   878f4:	2000      	movhi	r0, #0
   878f6:	f85d fb08 	ldr.w	pc, [sp], #8
   878fa:	bf00      	nop

000878fc <__aeabi_dcmpge>:
   878fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   87900:	f7ff ffce 	bl	878a0 <__aeabi_cdrcmple>
   87904:	bf94      	ite	ls
   87906:	2001      	movls	r0, #1
   87908:	2000      	movhi	r0, #0
   8790a:	f85d fb08 	ldr.w	pc, [sp], #8
   8790e:	bf00      	nop

00087910 <__aeabi_dcmpgt>:
   87910:	f84d ed08 	str.w	lr, [sp, #-8]!
   87914:	f7ff ffc4 	bl	878a0 <__aeabi_cdrcmple>
   87918:	bf34      	ite	cc
   8791a:	2001      	movcc	r0, #1
   8791c:	2000      	movcs	r0, #0
   8791e:	f85d fb08 	ldr.w	pc, [sp], #8
   87922:	bf00      	nop

00087924 <__aeabi_dcmpun>:
   87924:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8792c:	d102      	bne.n	87934 <__aeabi_dcmpun+0x10>
   8792e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87932:	d10a      	bne.n	8794a <__aeabi_dcmpun+0x26>
   87934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8793c:	d102      	bne.n	87944 <__aeabi_dcmpun+0x20>
   8793e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87942:	d102      	bne.n	8794a <__aeabi_dcmpun+0x26>
   87944:	f04f 0000 	mov.w	r0, #0
   87948:	4770      	bx	lr
   8794a:	f04f 0001 	mov.w	r0, #1
   8794e:	4770      	bx	lr

00087950 <__aeabi_d2iz>:
   87950:	ea4f 0241 	mov.w	r2, r1, lsl #1
   87954:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   87958:	d215      	bcs.n	87986 <__aeabi_d2iz+0x36>
   8795a:	d511      	bpl.n	87980 <__aeabi_d2iz+0x30>
   8795c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   87960:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   87964:	d912      	bls.n	8798c <__aeabi_d2iz+0x3c>
   87966:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8796a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8796e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   87972:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   87976:	fa23 f002 	lsr.w	r0, r3, r2
   8797a:	bf18      	it	ne
   8797c:	4240      	negne	r0, r0
   8797e:	4770      	bx	lr
   87980:	f04f 0000 	mov.w	r0, #0
   87984:	4770      	bx	lr
   87986:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8798a:	d105      	bne.n	87998 <__aeabi_d2iz+0x48>
   8798c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   87990:	bf08      	it	eq
   87992:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   87996:	4770      	bx	lr
   87998:	f04f 0000 	mov.w	r0, #0
   8799c:	4770      	bx	lr
   8799e:	bf00      	nop

000879a0 <__aeabi_uldivmod>:
   879a0:	b953      	cbnz	r3, 879b8 <__aeabi_uldivmod+0x18>
   879a2:	b94a      	cbnz	r2, 879b8 <__aeabi_uldivmod+0x18>
   879a4:	2900      	cmp	r1, #0
   879a6:	bf08      	it	eq
   879a8:	2800      	cmpeq	r0, #0
   879aa:	bf1c      	itt	ne
   879ac:	f04f 31ff 	movne.w	r1, #4294967295
   879b0:	f04f 30ff 	movne.w	r0, #4294967295
   879b4:	f000 b97a 	b.w	87cac <__aeabi_idiv0>
   879b8:	f1ad 0c08 	sub.w	ip, sp, #8
   879bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   879c0:	f000 f806 	bl	879d0 <__udivmoddi4>
   879c4:	f8dd e004 	ldr.w	lr, [sp, #4]
   879c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   879cc:	b004      	add	sp, #16
   879ce:	4770      	bx	lr

000879d0 <__udivmoddi4>:
   879d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   879d4:	468c      	mov	ip, r1
   879d6:	460e      	mov	r6, r1
   879d8:	4604      	mov	r4, r0
   879da:	9d08      	ldr	r5, [sp, #32]
   879dc:	2b00      	cmp	r3, #0
   879de:	d150      	bne.n	87a82 <__udivmoddi4+0xb2>
   879e0:	428a      	cmp	r2, r1
   879e2:	4617      	mov	r7, r2
   879e4:	d96c      	bls.n	87ac0 <__udivmoddi4+0xf0>
   879e6:	fab2 fe82 	clz	lr, r2
   879ea:	f1be 0f00 	cmp.w	lr, #0
   879ee:	d00b      	beq.n	87a08 <__udivmoddi4+0x38>
   879f0:	f1ce 0c20 	rsb	ip, lr, #32
   879f4:	fa01 f60e 	lsl.w	r6, r1, lr
   879f8:	fa20 fc0c 	lsr.w	ip, r0, ip
   879fc:	fa02 f70e 	lsl.w	r7, r2, lr
   87a00:	ea4c 0c06 	orr.w	ip, ip, r6
   87a04:	fa00 f40e 	lsl.w	r4, r0, lr
   87a08:	0c3a      	lsrs	r2, r7, #16
   87a0a:	fbbc f9f2 	udiv	r9, ip, r2
   87a0e:	b2bb      	uxth	r3, r7
   87a10:	fb02 cc19 	mls	ip, r2, r9, ip
   87a14:	fb09 fa03 	mul.w	sl, r9, r3
   87a18:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87a1c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   87a20:	45b2      	cmp	sl, r6
   87a22:	d90a      	bls.n	87a3a <__udivmoddi4+0x6a>
   87a24:	19f6      	adds	r6, r6, r7
   87a26:	f109 31ff 	add.w	r1, r9, #4294967295
   87a2a:	f080 8125 	bcs.w	87c78 <__udivmoddi4+0x2a8>
   87a2e:	45b2      	cmp	sl, r6
   87a30:	f240 8122 	bls.w	87c78 <__udivmoddi4+0x2a8>
   87a34:	f1a9 0902 	sub.w	r9, r9, #2
   87a38:	443e      	add	r6, r7
   87a3a:	eba6 060a 	sub.w	r6, r6, sl
   87a3e:	fbb6 f0f2 	udiv	r0, r6, r2
   87a42:	fb02 6610 	mls	r6, r2, r0, r6
   87a46:	fb00 f303 	mul.w	r3, r0, r3
   87a4a:	b2a4      	uxth	r4, r4
   87a4c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   87a50:	42a3      	cmp	r3, r4
   87a52:	d909      	bls.n	87a68 <__udivmoddi4+0x98>
   87a54:	19e4      	adds	r4, r4, r7
   87a56:	f100 32ff 	add.w	r2, r0, #4294967295
   87a5a:	f080 810b 	bcs.w	87c74 <__udivmoddi4+0x2a4>
   87a5e:	42a3      	cmp	r3, r4
   87a60:	f240 8108 	bls.w	87c74 <__udivmoddi4+0x2a4>
   87a64:	3802      	subs	r0, #2
   87a66:	443c      	add	r4, r7
   87a68:	2100      	movs	r1, #0
   87a6a:	1ae4      	subs	r4, r4, r3
   87a6c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87a70:	2d00      	cmp	r5, #0
   87a72:	d062      	beq.n	87b3a <__udivmoddi4+0x16a>
   87a74:	2300      	movs	r3, #0
   87a76:	fa24 f40e 	lsr.w	r4, r4, lr
   87a7a:	602c      	str	r4, [r5, #0]
   87a7c:	606b      	str	r3, [r5, #4]
   87a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87a82:	428b      	cmp	r3, r1
   87a84:	d907      	bls.n	87a96 <__udivmoddi4+0xc6>
   87a86:	2d00      	cmp	r5, #0
   87a88:	d055      	beq.n	87b36 <__udivmoddi4+0x166>
   87a8a:	2100      	movs	r1, #0
   87a8c:	e885 0041 	stmia.w	r5, {r0, r6}
   87a90:	4608      	mov	r0, r1
   87a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87a96:	fab3 f183 	clz	r1, r3
   87a9a:	2900      	cmp	r1, #0
   87a9c:	f040 808f 	bne.w	87bbe <__udivmoddi4+0x1ee>
   87aa0:	42b3      	cmp	r3, r6
   87aa2:	d302      	bcc.n	87aaa <__udivmoddi4+0xda>
   87aa4:	4282      	cmp	r2, r0
   87aa6:	f200 80fc 	bhi.w	87ca2 <__udivmoddi4+0x2d2>
   87aaa:	1a84      	subs	r4, r0, r2
   87aac:	eb66 0603 	sbc.w	r6, r6, r3
   87ab0:	2001      	movs	r0, #1
   87ab2:	46b4      	mov	ip, r6
   87ab4:	2d00      	cmp	r5, #0
   87ab6:	d040      	beq.n	87b3a <__udivmoddi4+0x16a>
   87ab8:	e885 1010 	stmia.w	r5, {r4, ip}
   87abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87ac0:	b912      	cbnz	r2, 87ac8 <__udivmoddi4+0xf8>
   87ac2:	2701      	movs	r7, #1
   87ac4:	fbb7 f7f2 	udiv	r7, r7, r2
   87ac8:	fab7 fe87 	clz	lr, r7
   87acc:	f1be 0f00 	cmp.w	lr, #0
   87ad0:	d135      	bne.n	87b3e <__udivmoddi4+0x16e>
   87ad2:	2101      	movs	r1, #1
   87ad4:	1bf6      	subs	r6, r6, r7
   87ad6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   87ada:	fa1f f887 	uxth.w	r8, r7
   87ade:	fbb6 f2fc 	udiv	r2, r6, ip
   87ae2:	fb0c 6612 	mls	r6, ip, r2, r6
   87ae6:	fb08 f002 	mul.w	r0, r8, r2
   87aea:	0c23      	lsrs	r3, r4, #16
   87aec:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   87af0:	42b0      	cmp	r0, r6
   87af2:	d907      	bls.n	87b04 <__udivmoddi4+0x134>
   87af4:	19f6      	adds	r6, r6, r7
   87af6:	f102 33ff 	add.w	r3, r2, #4294967295
   87afa:	d202      	bcs.n	87b02 <__udivmoddi4+0x132>
   87afc:	42b0      	cmp	r0, r6
   87afe:	f200 80d2 	bhi.w	87ca6 <__udivmoddi4+0x2d6>
   87b02:	461a      	mov	r2, r3
   87b04:	1a36      	subs	r6, r6, r0
   87b06:	fbb6 f0fc 	udiv	r0, r6, ip
   87b0a:	fb0c 6610 	mls	r6, ip, r0, r6
   87b0e:	fb08 f800 	mul.w	r8, r8, r0
   87b12:	b2a3      	uxth	r3, r4
   87b14:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   87b18:	45a0      	cmp	r8, r4
   87b1a:	d907      	bls.n	87b2c <__udivmoddi4+0x15c>
   87b1c:	19e4      	adds	r4, r4, r7
   87b1e:	f100 33ff 	add.w	r3, r0, #4294967295
   87b22:	d202      	bcs.n	87b2a <__udivmoddi4+0x15a>
   87b24:	45a0      	cmp	r8, r4
   87b26:	f200 80b9 	bhi.w	87c9c <__udivmoddi4+0x2cc>
   87b2a:	4618      	mov	r0, r3
   87b2c:	eba4 0408 	sub.w	r4, r4, r8
   87b30:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   87b34:	e79c      	b.n	87a70 <__udivmoddi4+0xa0>
   87b36:	4629      	mov	r1, r5
   87b38:	4628      	mov	r0, r5
   87b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87b3e:	fa07 f70e 	lsl.w	r7, r7, lr
   87b42:	f1ce 0320 	rsb	r3, lr, #32
   87b46:	fa26 f203 	lsr.w	r2, r6, r3
   87b4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   87b4e:	fbb2 f1fc 	udiv	r1, r2, ip
   87b52:	fa1f f887 	uxth.w	r8, r7
   87b56:	fb0c 2211 	mls	r2, ip, r1, r2
   87b5a:	fa06 f60e 	lsl.w	r6, r6, lr
   87b5e:	fa20 f303 	lsr.w	r3, r0, r3
   87b62:	fb01 f908 	mul.w	r9, r1, r8
   87b66:	4333      	orrs	r3, r6
   87b68:	0c1e      	lsrs	r6, r3, #16
   87b6a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87b6e:	45b1      	cmp	r9, r6
   87b70:	fa00 f40e 	lsl.w	r4, r0, lr
   87b74:	d909      	bls.n	87b8a <__udivmoddi4+0x1ba>
   87b76:	19f6      	adds	r6, r6, r7
   87b78:	f101 32ff 	add.w	r2, r1, #4294967295
   87b7c:	f080 808c 	bcs.w	87c98 <__udivmoddi4+0x2c8>
   87b80:	45b1      	cmp	r9, r6
   87b82:	f240 8089 	bls.w	87c98 <__udivmoddi4+0x2c8>
   87b86:	3902      	subs	r1, #2
   87b88:	443e      	add	r6, r7
   87b8a:	eba6 0609 	sub.w	r6, r6, r9
   87b8e:	fbb6 f0fc 	udiv	r0, r6, ip
   87b92:	fb0c 6210 	mls	r2, ip, r0, r6
   87b96:	fb00 f908 	mul.w	r9, r0, r8
   87b9a:	b29e      	uxth	r6, r3
   87b9c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87ba0:	45b1      	cmp	r9, r6
   87ba2:	d907      	bls.n	87bb4 <__udivmoddi4+0x1e4>
   87ba4:	19f6      	adds	r6, r6, r7
   87ba6:	f100 33ff 	add.w	r3, r0, #4294967295
   87baa:	d271      	bcs.n	87c90 <__udivmoddi4+0x2c0>
   87bac:	45b1      	cmp	r9, r6
   87bae:	d96f      	bls.n	87c90 <__udivmoddi4+0x2c0>
   87bb0:	3802      	subs	r0, #2
   87bb2:	443e      	add	r6, r7
   87bb4:	eba6 0609 	sub.w	r6, r6, r9
   87bb8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   87bbc:	e78f      	b.n	87ade <__udivmoddi4+0x10e>
   87bbe:	f1c1 0720 	rsb	r7, r1, #32
   87bc2:	fa22 f807 	lsr.w	r8, r2, r7
   87bc6:	408b      	lsls	r3, r1
   87bc8:	ea48 0303 	orr.w	r3, r8, r3
   87bcc:	fa26 f407 	lsr.w	r4, r6, r7
   87bd0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   87bd4:	fbb4 f9fe 	udiv	r9, r4, lr
   87bd8:	fa1f fc83 	uxth.w	ip, r3
   87bdc:	fb0e 4419 	mls	r4, lr, r9, r4
   87be0:	408e      	lsls	r6, r1
   87be2:	fa20 f807 	lsr.w	r8, r0, r7
   87be6:	fb09 fa0c 	mul.w	sl, r9, ip
   87bea:	ea48 0806 	orr.w	r8, r8, r6
   87bee:	ea4f 4618 	mov.w	r6, r8, lsr #16
   87bf2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   87bf6:	45a2      	cmp	sl, r4
   87bf8:	fa02 f201 	lsl.w	r2, r2, r1
   87bfc:	fa00 f601 	lsl.w	r6, r0, r1
   87c00:	d908      	bls.n	87c14 <__udivmoddi4+0x244>
   87c02:	18e4      	adds	r4, r4, r3
   87c04:	f109 30ff 	add.w	r0, r9, #4294967295
   87c08:	d244      	bcs.n	87c94 <__udivmoddi4+0x2c4>
   87c0a:	45a2      	cmp	sl, r4
   87c0c:	d942      	bls.n	87c94 <__udivmoddi4+0x2c4>
   87c0e:	f1a9 0902 	sub.w	r9, r9, #2
   87c12:	441c      	add	r4, r3
   87c14:	eba4 040a 	sub.w	r4, r4, sl
   87c18:	fbb4 f0fe 	udiv	r0, r4, lr
   87c1c:	fb0e 4410 	mls	r4, lr, r0, r4
   87c20:	fb00 fc0c 	mul.w	ip, r0, ip
   87c24:	fa1f f888 	uxth.w	r8, r8
   87c28:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   87c2c:	45a4      	cmp	ip, r4
   87c2e:	d907      	bls.n	87c40 <__udivmoddi4+0x270>
   87c30:	18e4      	adds	r4, r4, r3
   87c32:	f100 3eff 	add.w	lr, r0, #4294967295
   87c36:	d229      	bcs.n	87c8c <__udivmoddi4+0x2bc>
   87c38:	45a4      	cmp	ip, r4
   87c3a:	d927      	bls.n	87c8c <__udivmoddi4+0x2bc>
   87c3c:	3802      	subs	r0, #2
   87c3e:	441c      	add	r4, r3
   87c40:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87c44:	fba0 8902 	umull	r8, r9, r0, r2
   87c48:	eba4 0c0c 	sub.w	ip, r4, ip
   87c4c:	45cc      	cmp	ip, r9
   87c4e:	46c2      	mov	sl, r8
   87c50:	46ce      	mov	lr, r9
   87c52:	d315      	bcc.n	87c80 <__udivmoddi4+0x2b0>
   87c54:	d012      	beq.n	87c7c <__udivmoddi4+0x2ac>
   87c56:	b155      	cbz	r5, 87c6e <__udivmoddi4+0x29e>
   87c58:	ebb6 030a 	subs.w	r3, r6, sl
   87c5c:	eb6c 060e 	sbc.w	r6, ip, lr
   87c60:	fa06 f707 	lsl.w	r7, r6, r7
   87c64:	40cb      	lsrs	r3, r1
   87c66:	431f      	orrs	r7, r3
   87c68:	40ce      	lsrs	r6, r1
   87c6a:	602f      	str	r7, [r5, #0]
   87c6c:	606e      	str	r6, [r5, #4]
   87c6e:	2100      	movs	r1, #0
   87c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87c74:	4610      	mov	r0, r2
   87c76:	e6f7      	b.n	87a68 <__udivmoddi4+0x98>
   87c78:	4689      	mov	r9, r1
   87c7a:	e6de      	b.n	87a3a <__udivmoddi4+0x6a>
   87c7c:	4546      	cmp	r6, r8
   87c7e:	d2ea      	bcs.n	87c56 <__udivmoddi4+0x286>
   87c80:	ebb8 0a02 	subs.w	sl, r8, r2
   87c84:	eb69 0e03 	sbc.w	lr, r9, r3
   87c88:	3801      	subs	r0, #1
   87c8a:	e7e4      	b.n	87c56 <__udivmoddi4+0x286>
   87c8c:	4670      	mov	r0, lr
   87c8e:	e7d7      	b.n	87c40 <__udivmoddi4+0x270>
   87c90:	4618      	mov	r0, r3
   87c92:	e78f      	b.n	87bb4 <__udivmoddi4+0x1e4>
   87c94:	4681      	mov	r9, r0
   87c96:	e7bd      	b.n	87c14 <__udivmoddi4+0x244>
   87c98:	4611      	mov	r1, r2
   87c9a:	e776      	b.n	87b8a <__udivmoddi4+0x1ba>
   87c9c:	3802      	subs	r0, #2
   87c9e:	443c      	add	r4, r7
   87ca0:	e744      	b.n	87b2c <__udivmoddi4+0x15c>
   87ca2:	4608      	mov	r0, r1
   87ca4:	e706      	b.n	87ab4 <__udivmoddi4+0xe4>
   87ca6:	3a02      	subs	r2, #2
   87ca8:	443e      	add	r6, r7
   87caa:	e72b      	b.n	87b04 <__udivmoddi4+0x134>

00087cac <__aeabi_idiv0>:
   87cac:	4770      	bx	lr
   87cae:	bf00      	nop
   87cb0:	000f4240 	.word	0x000f4240
   87cb4:	000000c0 	.word	0x000000c0
	...
   87cc0:	74746553 	.word	0x74746553
   87cc4:	73676e69 	.word	0x73676e69
   87cc8:	00002020 	.word	0x00002020
   87ccc:	6f626f52 	.word	0x6f626f52
   87cd0:	44492074 	.word	0x44492074
   87cd4:	3125203a 	.word	0x3125203a
   87cd8:	00000064 	.word	0x00000064
   87cdc:	65657053 	.word	0x65657053
   87ce0:	25203a64 	.word	0x25203a64
   87ce4:	00006432 	.word	0x00006432
   87ce8:	49464957 	.word	0x49464957
   87cec:	3125203a 	.word	0x3125203a
   87cf0:	00000064 	.word	0x00000064
   87cf4:	696c6143 	.word	0x696c6143
   87cf8:	74617262 	.word	0x74617262
   87cfc:	00000065 	.word	0x00000065
   87d00:	20746553 	.word	0x20746553
   87d04:	6c656966 	.word	0x6c656966
   87d08:	69732064 	.word	0x69732064
   87d0c:	7220657a 	.word	0x7220657a
   87d10:	00006665 	.word	0x00006665
   87d14:	00000000 	.word	0x00000000
   87d18:	614d2020 	.word	0x614d2020
   87d1c:	20686374 	.word	0x20686374
   87d20:	00000020 	.word	0x00000020
   87d24:	72617453 	.word	0x72617453
   87d28:	616d2074 	.word	0x616d2074
   87d2c:	00686374 	.word	0x00686374
   87d30:	736e6553 	.word	0x736e6553
   87d34:	7620726f 	.word	0x7620726f
   87d38:	65756c61 	.word	0x65756c61
   87d3c:	00000073 	.word	0x00000073
   87d40:	76697244 	.word	0x76697244
   87d44:	6e612065 	.word	0x6e612065
   87d48:	20656c67 	.word	0x20656c67
   87d4c:	00646970 	.word	0x00646970
   87d50:	65542020 	.word	0x65542020
   87d54:	00737473 	.word	0x00737473
   87d58:	6e727554 	.word	0x6e727554
   87d5c:	206f7420 	.word	0x206f7420
   87d60:	72617473 	.word	0x72617473
   87d64:	00000074 	.word	0x00000074
   87d68:	65766f4d 	.word	0x65766f4d
   87d6c:	206f7420 	.word	0x206f7420
   87d70:	6464696d 	.word	0x6464696d
   87d74:	0000656c 	.word	0x0000656c
   87d78:	65766f4d 	.word	0x65766f4d
   87d7c:	206f7420 	.word	0x206f7420
   87d80:	6c6c6162 	.word	0x6c6c6162
   87d84:	00000000 	.word	0x00000000
   87d88:	00495052 	.word	0x00495052
   87d8c:	706f7453 	.word	0x706f7453
   87d90:	206e6f20 	.word	0x206e6f20
   87d94:	656e696c 	.word	0x656e696c
   87d98:	00000000 	.word	0x00000000
   87d9c:	6f636e45 	.word	0x6f636e45
   87da0:	20726564 	.word	0x20726564
   87da4:	74736574 	.word	0x74736574
   87da8:	00000000 	.word	0x00000000
   87dac:	0000003e 	.word	0x0000003e
   87db0:	00000020 	.word	0x00000020
   87db4:	0000003c 	.word	0x0000003c
   87db8:	312e3325 	.word	0x312e3325
   87dbc:	00005666 	.word	0x00005666
   87dc0:	2e332520 	.word	0x2e332520
   87dc4:	00566631 	.word	0x00566631
   87dc8:	746f6f62 	.word	0x746f6f62
   87dcc:	20676e69 	.word	0x20676e69
   87dd0:	534f6f6e 	.word	0x534f6f6e
   87dd4:	00202020 	.word	0x00202020
   87dd8:	0000002e 	.word	0x0000002e

00087ddc <_global_impure_ptr>:
   87ddc:	200701a8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   87dec:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   87dfc:	46454443 00000000 33323130 37363534     CDEF....01234567
   87e0c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   87e1c:	0000296c 00000030                       l)..0...

00087e24 <blanks.7223>:
   87e24:	20202020 20202020 20202020 20202020                     

00087e34 <zeroes.7224>:
   87e34:	30303030 30303030 30303030 30303030     0000000000000000
   87e44:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   87e54:	00000000                                ....

00087e58 <__mprec_bigtens>:
   87e58:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   87e68:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   87e78:	7f73bf3c 75154fdd                       <.s..O.u

00087e80 <__mprec_tens>:
   87e80:	00000000 3ff00000 00000000 40240000     .......?......$@
   87e90:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   87ea0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   87eb0:	00000000 412e8480 00000000 416312d0     .......A......cA
   87ec0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   87ed0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   87ee0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   87ef0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   87f00:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   87f10:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   87f20:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   87f30:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   87f40:	79d99db4 44ea7843                       ...yCx.D

00087f48 <p05.6055>:
   87f48:	00000005 00000019 0000007d 00000043     ........}...C...
   87f58:	49534f50 00000058 0000002e              POSIX.......

00087f64 <_ctype_>:
   87f64:	20202000 20202020 28282020 20282828     .         ((((( 
   87f74:	20202020 20202020 20202020 20202020                     
   87f84:	10108820 10101010 10101010 10101010      ...............
   87f94:	04040410 04040404 10040404 10101010     ................
   87fa4:	41411010 41414141 01010101 01010101     ..AAAAAA........
   87fb4:	01010101 01010101 01010101 10101010     ................
   87fc4:	42421010 42424242 02020202 02020202     ..BBBBBB........
   87fd4:	02020202 02020202 02020202 10101010     ................
   87fe4:	00000020 00000000 00000000 00000000      ...............
	...

00088068 <_init>:
   88068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8806a:	bf00      	nop
   8806c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8806e:	bc08      	pop	{r3}
   88070:	469e      	mov	lr, r3
   88072:	4770      	bx	lr

00088074 <__init_array_start>:
   88074:	00084e19 	.word	0x00084e19

00088078 <__frame_dummy_init_array_entry>:
   88078:	00080119                                ....

0008807c <_fini>:
   8807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8807e:	bf00      	nop
   88080:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88082:	bc08      	pop	{r3}
   88084:	469e      	mov	lr, r3
   88086:	4770      	bx	lr

00088088 <__fini_array_start>:
   88088:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	20070198 	.word	0x20070198
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <print_menu>:
2007018c:	01010101                                         .

2007018d <rbt_id>:
2007018d:	01010101                                         .

2007018e <act_cursor_line_on_lcd>:
2007018e:	01010101                                         .

2007018f <prev_cursor_line_on_lcd>:
2007018f:	01010101                                         .

20070190 <act_cursor_line>:
20070190:	08010101                                         .

20070191 <prev_cursor_line>:
20070191:	01080101                                         .

20070192 <min_cursor_line>:
20070192:	00010801                                         .

20070193 <max_cursor_line>:
20070193:	00000108                                         .

20070194 <menu_main_column>:
20070194:	00000001                                ....

20070198 <SystemCoreClock>:
20070198:	003d0900                                ..=.

2007019c <update_dots>:
2007019c:	00000001                                ....

200701a0 <_impure_ptr>:
200701a0:	200701a8 00000000                       ... ....

200701a8 <impure_data>:
200701a8:	00000000 20070494 200704fc 20070564     ....... ... d.. 
	...
20070250:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070260:	0005deec 0000000b 00000000 00000000     ................
	...

200705d0 <__atexit_recursive_mutex>:
200705d0:	20070c28                                (.. 

200705d4 <__malloc_av_>:
	...
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__malloc_trim_threshold>:
200709e0:	00020000                                ....

200709e4 <__global_locale>:
200709e4:	00000043 00000000 00000000 00000000     C...............
	...
20070a04:	00000043 00000000 00000000 00000000     C...............
	...
20070a24:	00000043 00000000 00000000 00000000     C...............
	...
20070a44:	00000043 00000000 00000000 00000000     C...............
	...
20070a64:	00000043 00000000 00000000 00000000     C...............
	...
20070a84:	00000043 00000000 00000000 00000000     C...............
	...
20070aa4:	00000043 00000000 00000000 00000000     C...............
	...
20070ac4:	000873d9 00086f79 00000000 00087f64     .s..yo......d...
20070ad4:	00087f60 00087e00 00087e00 00087e00     `....~...~...~..
20070ae4:	00087e00 00087e00 00087e00 00087e00     .~...~...~...~..
20070af4:	00087e00 00087e00 ffffffff ffffffff     .~...~..........
20070b04:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20070b2c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
