<profile>

<section name = "Vitis HLS Report for 'calculateLayer34'" level="0">
<item name = "Date">Thu Jan 15 17:49:30 2026
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">PBDHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 15.042 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">187817, 187817, 3.756 ms, 3.756 ms, 187818, 187818, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_calculateLayer3_301_302_1_fu_86">calculateLayer3_301_302_1, 187644, 187644, 3.753 ms, 3.753 ms, 187644, 187644, none</column>
<column name="grp_calculateLayer4_1_fu_112">calculateLayer4_1, 170, 170, 3.400 us, 3.400 us, 170, 170, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1049, 80, 32049, 35141, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 288, -</column>
<column name="Register">-, -, 294, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">50, 2, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_calculateLayer3_301_302_1_fu_86">calculateLayer3_301_302_1, 16, 0, 19044, 22813, 0</column>
<column name="grp_calculateLayer4_1_fu_112">calculateLayer4_1, 1024, 0, 982, 409, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="dmul_64ns_64ns_64_4_max_dsp_1_U82">dmul_64ns_64ns_64_4_max_dsp_1, 0, 11, 275, 182, 0</column>
<column name="dmul_64ns_64ns_64_4_max_dsp_1_U90">dmul_64ns_64ns_64_4_max_dsp_1, 0, 11, 275, 182, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U79">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 198, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U83">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 198, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U84">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 198, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U85">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 198, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U80">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U86">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U87">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U88">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U89">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U81">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_generic_tanh_double_s_fu_147">generic_tanh_double_s, 5, 35, 8925, 8617, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 512, 580, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="gmem0_ARVALID">9, 2, 1, 2</column>
<column name="gmem0_RREADY">9, 2, 1, 2</column>
<column name="gmem1_AWVALID">9, 2, 1, 2</column>
<column name="gmem1_BREADY">9, 2, 1, 2</column>
<column name="gmem1_WVALID">9, 2, 1, 2</column>
<column name="grp_fu_154_ce">13, 3, 1, 3</column>
<column name="grp_fu_154_p0">9, 2, 32, 64</column>
<column name="grp_fu_154_p1">9, 2, 32, 64</column>
<column name="grp_fu_158_ce">13, 3, 1, 3</column>
<column name="grp_fu_158_p0">9, 2, 32, 64</column>
<column name="grp_fu_158_p1">9, 2, 32, 64</column>
<column name="grp_fu_162_ce">13, 3, 1, 3</column>
<column name="grp_fu_162_p0">9, 2, 64, 128</column>
<column name="grp_fu_165_ce">13, 3, 1, 3</column>
<column name="grp_fu_165_p0">9, 2, 64, 128</column>
<column name="grp_fu_165_p1">9, 2, 64, 128</column>
<column name="grp_fu_169_ce">9, 2, 1, 2</column>
<column name="grp_fu_173_ce">9, 2, 1, 2</column>
<column name="grp_fu_177_ce">9, 2, 1, 2</column>
<column name="grp_fu_181_ce">9, 2, 1, 2</column>
<column name="grp_fu_185_ce">9, 2, 1, 2</column>
<column name="grp_fu_189_ce">9, 2, 1, 2</column>
<column name="grp_fu_193_ce">9, 2, 1, 2</column>
<column name="grp_fu_197_ce">9, 2, 1, 2</column>
<column name="grp_generic_tanh_double_s_fu_147_ap_ce">13, 3, 1, 3</column>
<column name="grp_generic_tanh_double_s_fu_147_ap_start">13, 3, 1, 3</column>
<column name="grp_generic_tanh_double_s_fu_147_t_in">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer2_Neurons_CPU_read_reg_142">64, 0, 64, 0</column>
<column name="Layer3_Neurons_CPU_622_1">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_623_0">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_623_1">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_624_0">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_624_1">32, 0, 32, 0</column>
<column name="Layer4_Neurons_CPU_read_reg_137">64, 0, 64, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_calculateLayer3_301_302_1_fu_86_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_calculateLayer4_1_fu_112_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer34, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, calculateLayer34, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, calculateLayer34, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>
</profile>
