
G431KB_oscilloscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012c84  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d78  08012e68  08012e68  00022e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013be0  08013be0  000303d4  2**0
                  CONTENTS
  4 .ARM          00000008  08013be0  08013be0  00023be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013be8  08013be8  000303d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013be8  08013be8  00023be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013bec  08013bec  00023bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d4  20000000  08013bf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005588  200003d4  08013fc4  000303d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000595c  08013fc4  0003595c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000303d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ece4  00000000  00000000  000303fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dd3  00000000  00000000  0005f0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d10  00000000  00000000  00064eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a98  00000000  00000000  00066bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e61  00000000  00000000  00068660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023311  00000000  00000000  000904c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e85ca  00000000  00000000  000b37d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019bd9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c40  00000000  00000000  0019bdf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003d4 	.word	0x200003d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012e4c 	.word	0x08012e4c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200003d8 	.word	0x200003d8
 800021c:	08012e4c 	.word	0x08012e4c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_frsub>:
 8000cd8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	e002      	b.n	8000ce4 <__addsf3>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_fsub>:
 8000ce0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ce4 <__addsf3>:
 8000ce4:	0042      	lsls	r2, r0, #1
 8000ce6:	bf1f      	itttt	ne
 8000ce8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cec:	ea92 0f03 	teqne	r2, r3
 8000cf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf8:	d06a      	beq.n	8000dd0 <__addsf3+0xec>
 8000cfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d02:	bfc1      	itttt	gt
 8000d04:	18d2      	addgt	r2, r2, r3
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	4048      	eorgt	r0, r1
 8000d0a:	4041      	eorgt	r1, r0
 8000d0c:	bfb8      	it	lt
 8000d0e:	425b      	neglt	r3, r3
 8000d10:	2b19      	cmp	r3, #25
 8000d12:	bf88      	it	hi
 8000d14:	4770      	bxhi	lr
 8000d16:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4240      	negne	r0, r0
 8000d26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d2a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d2e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4249      	negne	r1, r1
 8000d36:	ea92 0f03 	teq	r2, r3
 8000d3a:	d03f      	beq.n	8000dbc <__addsf3+0xd8>
 8000d3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d40:	fa41 fc03 	asr.w	ip, r1, r3
 8000d44:	eb10 000c 	adds.w	r0, r0, ip
 8000d48:	f1c3 0320 	rsb	r3, r3, #32
 8000d4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d50:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__addsf3+0x78>
 8000d56:	4249      	negs	r1, r1
 8000d58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d5c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d60:	d313      	bcc.n	8000d8a <__addsf3+0xa6>
 8000d62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d66:	d306      	bcc.n	8000d76 <__addsf3+0x92>
 8000d68:	0840      	lsrs	r0, r0, #1
 8000d6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6e:	f102 0201 	add.w	r2, r2, #1
 8000d72:	2afe      	cmp	r2, #254	; 0xfe
 8000d74:	d251      	bcs.n	8000e1a <__addsf3+0x136>
 8000d76:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	ea40 0003 	orr.w	r0, r0, r3
 8000d88:	4770      	bx	lr
 8000d8a:	0049      	lsls	r1, r1, #1
 8000d8c:	eb40 0000 	adc.w	r0, r0, r0
 8000d90:	3a01      	subs	r2, #1
 8000d92:	bf28      	it	cs
 8000d94:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d98:	d2ed      	bcs.n	8000d76 <__addsf3+0x92>
 8000d9a:	fab0 fc80 	clz	ip, r0
 8000d9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000da2:	ebb2 020c 	subs.w	r2, r2, ip
 8000da6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000daa:	bfaa      	itet	ge
 8000dac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000db0:	4252      	neglt	r2, r2
 8000db2:	4318      	orrge	r0, r3
 8000db4:	bfbc      	itt	lt
 8000db6:	40d0      	lsrlt	r0, r2
 8000db8:	4318      	orrlt	r0, r3
 8000dba:	4770      	bx	lr
 8000dbc:	f092 0f00 	teq	r2, #0
 8000dc0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000dc4:	bf06      	itte	eq
 8000dc6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dca:	3201      	addeq	r2, #1
 8000dcc:	3b01      	subne	r3, #1
 8000dce:	e7b5      	b.n	8000d3c <__addsf3+0x58>
 8000dd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	bf18      	it	ne
 8000dda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dde:	d021      	beq.n	8000e24 <__addsf3+0x140>
 8000de0:	ea92 0f03 	teq	r2, r3
 8000de4:	d004      	beq.n	8000df0 <__addsf3+0x10c>
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	bf08      	it	eq
 8000dec:	4608      	moveq	r0, r1
 8000dee:	4770      	bx	lr
 8000df0:	ea90 0f01 	teq	r0, r1
 8000df4:	bf1c      	itt	ne
 8000df6:	2000      	movne	r0, #0
 8000df8:	4770      	bxne	lr
 8000dfa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dfe:	d104      	bne.n	8000e0a <__addsf3+0x126>
 8000e00:	0040      	lsls	r0, r0, #1
 8000e02:	bf28      	it	cs
 8000e04:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000e08:	4770      	bx	lr
 8000e0a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000e0e:	bf3c      	itt	cc
 8000e10:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bxcc	lr
 8000e16:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e1a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e22:	4770      	bx	lr
 8000e24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e28:	bf16      	itet	ne
 8000e2a:	4608      	movne	r0, r1
 8000e2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e30:	4601      	movne	r1, r0
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	bf06      	itte	eq
 8000e36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e3a:	ea90 0f01 	teqeq	r0, r1
 8000e3e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e42:	4770      	bx	lr

08000e44 <__aeabi_ui2f>:
 8000e44:	f04f 0300 	mov.w	r3, #0
 8000e48:	e004      	b.n	8000e54 <__aeabi_i2f+0x8>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_i2f>:
 8000e4c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e50:	bf48      	it	mi
 8000e52:	4240      	negmi	r0, r0
 8000e54:	ea5f 0c00 	movs.w	ip, r0
 8000e58:	bf08      	it	eq
 8000e5a:	4770      	bxeq	lr
 8000e5c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e60:	4601      	mov	r1, r0
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	e01c      	b.n	8000ea2 <__aeabi_l2f+0x2a>

08000e68 <__aeabi_ul2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f04f 0300 	mov.w	r3, #0
 8000e74:	e00a      	b.n	8000e8c <__aeabi_l2f+0x14>
 8000e76:	bf00      	nop

08000e78 <__aeabi_l2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e84:	d502      	bpl.n	8000e8c <__aeabi_l2f+0x14>
 8000e86:	4240      	negs	r0, r0
 8000e88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e8c:	ea5f 0c01 	movs.w	ip, r1
 8000e90:	bf02      	ittt	eq
 8000e92:	4684      	moveq	ip, r0
 8000e94:	4601      	moveq	r1, r0
 8000e96:	2000      	moveq	r0, #0
 8000e98:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e9c:	bf08      	it	eq
 8000e9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ea2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ea6:	fabc f28c 	clz	r2, ip
 8000eaa:	3a08      	subs	r2, #8
 8000eac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eb0:	db10      	blt.n	8000ed4 <__aeabi_l2f+0x5c>
 8000eb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ec4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f102 0220 	add.w	r2, r2, #32
 8000ed8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000edc:	f1c2 0220 	rsb	r2, r2, #32
 8000ee0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee8:	eb43 0002 	adc.w	r0, r3, r2
 8000eec:	bf08      	it	eq
 8000eee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_fmul>:
 8000ef4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000efc:	bf1e      	ittt	ne
 8000efe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f02:	ea92 0f0c 	teqne	r2, ip
 8000f06:	ea93 0f0c 	teqne	r3, ip
 8000f0a:	d06f      	beq.n	8000fec <__aeabi_fmul+0xf8>
 8000f0c:	441a      	add	r2, r3
 8000f0e:	ea80 0c01 	eor.w	ip, r0, r1
 8000f12:	0240      	lsls	r0, r0, #9
 8000f14:	bf18      	it	ne
 8000f16:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000f1a:	d01e      	beq.n	8000f5a <__aeabi_fmul+0x66>
 8000f1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f20:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000f24:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000f28:	fba0 3101 	umull	r3, r1, r0, r1
 8000f2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f30:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000f34:	bf3e      	ittt	cc
 8000f36:	0049      	lslcc	r1, r1, #1
 8000f38:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	ea40 0001 	orr.w	r0, r0, r1
 8000f42:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f46:	2afd      	cmp	r2, #253	; 0xfd
 8000f48:	d81d      	bhi.n	8000f86 <__aeabi_fmul+0x92>
 8000f4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f52:	bf08      	it	eq
 8000f54:	f020 0001 	biceq.w	r0, r0, #1
 8000f58:	4770      	bx	lr
 8000f5a:	f090 0f00 	teq	r0, #0
 8000f5e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f62:	bf08      	it	eq
 8000f64:	0249      	lsleq	r1, r1, #9
 8000f66:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f6a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f6e:	3a7f      	subs	r2, #127	; 0x7f
 8000f70:	bfc2      	ittt	gt
 8000f72:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f76:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f7a:	4770      	bxgt	lr
 8000f7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f80:	f04f 0300 	mov.w	r3, #0
 8000f84:	3a01      	subs	r2, #1
 8000f86:	dc5d      	bgt.n	8001044 <__aeabi_fmul+0x150>
 8000f88:	f112 0f19 	cmn.w	r2, #25
 8000f8c:	bfdc      	itt	le
 8000f8e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f92:	4770      	bxle	lr
 8000f94:	f1c2 0200 	rsb	r2, r2, #0
 8000f98:	0041      	lsls	r1, r0, #1
 8000f9a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f9e:	f1c2 0220 	rsb	r2, r2, #32
 8000fa2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000fa6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000faa:	f140 0000 	adc.w	r0, r0, #0
 8000fae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000fb2:	bf08      	it	eq
 8000fb4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fb8:	4770      	bx	lr
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fmul+0xce>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fmul+0xe6>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e78f      	b.n	8000f0c <__aeabi_fmul+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	bf18      	it	ne
 8000ff6:	ea93 0f0c 	teqne	r3, ip
 8000ffa:	d00a      	beq.n	8001012 <__aeabi_fmul+0x11e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001006:	d1d8      	bne.n	8000fba <__aeabi_fmul+0xc6>
 8001008:	ea80 0001 	eor.w	r0, r0, r1
 800100c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001010:	4770      	bx	lr
 8001012:	f090 0f00 	teq	r0, #0
 8001016:	bf17      	itett	ne
 8001018:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800101c:	4608      	moveq	r0, r1
 800101e:	f091 0f00 	teqne	r1, #0
 8001022:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8001026:	d014      	beq.n	8001052 <__aeabi_fmul+0x15e>
 8001028:	ea92 0f0c 	teq	r2, ip
 800102c:	d101      	bne.n	8001032 <__aeabi_fmul+0x13e>
 800102e:	0242      	lsls	r2, r0, #9
 8001030:	d10f      	bne.n	8001052 <__aeabi_fmul+0x15e>
 8001032:	ea93 0f0c 	teq	r3, ip
 8001036:	d103      	bne.n	8001040 <__aeabi_fmul+0x14c>
 8001038:	024b      	lsls	r3, r1, #9
 800103a:	bf18      	it	ne
 800103c:	4608      	movne	r0, r1
 800103e:	d108      	bne.n	8001052 <__aeabi_fmul+0x15e>
 8001040:	ea80 0001 	eor.w	r0, r0, r1
 8001044:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001048:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800104c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001050:	4770      	bx	lr
 8001052:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001056:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800105a:	4770      	bx	lr

0800105c <__aeabi_fdiv>:
 800105c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001060:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001064:	bf1e      	ittt	ne
 8001066:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800106a:	ea92 0f0c 	teqne	r2, ip
 800106e:	ea93 0f0c 	teqne	r3, ip
 8001072:	d069      	beq.n	8001148 <__aeabi_fdiv+0xec>
 8001074:	eba2 0203 	sub.w	r2, r2, r3
 8001078:	ea80 0c01 	eor.w	ip, r0, r1
 800107c:	0249      	lsls	r1, r1, #9
 800107e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001082:	d037      	beq.n	80010f4 <__aeabi_fdiv+0x98>
 8001084:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001088:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800108c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001090:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001094:	428b      	cmp	r3, r1
 8001096:	bf38      	it	cc
 8001098:	005b      	lslcc	r3, r3, #1
 800109a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800109e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80010a2:	428b      	cmp	r3, r1
 80010a4:	bf24      	itt	cs
 80010a6:	1a5b      	subcs	r3, r3, r1
 80010a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80010ac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80010b0:	bf24      	itt	cs
 80010b2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80010b6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80010ba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80010be:	bf24      	itt	cs
 80010c0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80010c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80010c8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80010cc:	bf24      	itt	cs
 80010ce:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80010d2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80010d6:	011b      	lsls	r3, r3, #4
 80010d8:	bf18      	it	ne
 80010da:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010de:	d1e0      	bne.n	80010a2 <__aeabi_fdiv+0x46>
 80010e0:	2afd      	cmp	r2, #253	; 0xfd
 80010e2:	f63f af50 	bhi.w	8000f86 <__aeabi_fmul+0x92>
 80010e6:	428b      	cmp	r3, r1
 80010e8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010ec:	bf08      	it	eq
 80010ee:	f020 0001 	biceq.w	r0, r0, #1
 80010f2:	4770      	bx	lr
 80010f4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010f8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010fc:	327f      	adds	r2, #127	; 0x7f
 80010fe:	bfc2      	ittt	gt
 8001100:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001104:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001108:	4770      	bxgt	lr
 800110a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800110e:	f04f 0300 	mov.w	r3, #0
 8001112:	3a01      	subs	r2, #1
 8001114:	e737      	b.n	8000f86 <__aeabi_fmul+0x92>
 8001116:	f092 0f00 	teq	r2, #0
 800111a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800111e:	bf02      	ittt	eq
 8001120:	0040      	lsleq	r0, r0, #1
 8001122:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001126:	3a01      	subeq	r2, #1
 8001128:	d0f9      	beq.n	800111e <__aeabi_fdiv+0xc2>
 800112a:	ea40 000c 	orr.w	r0, r0, ip
 800112e:	f093 0f00 	teq	r3, #0
 8001132:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001136:	bf02      	ittt	eq
 8001138:	0049      	lsleq	r1, r1, #1
 800113a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800113e:	3b01      	subeq	r3, #1
 8001140:	d0f9      	beq.n	8001136 <__aeabi_fdiv+0xda>
 8001142:	ea41 010c 	orr.w	r1, r1, ip
 8001146:	e795      	b.n	8001074 <__aeabi_fdiv+0x18>
 8001148:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800114c:	ea92 0f0c 	teq	r2, ip
 8001150:	d108      	bne.n	8001164 <__aeabi_fdiv+0x108>
 8001152:	0242      	lsls	r2, r0, #9
 8001154:	f47f af7d 	bne.w	8001052 <__aeabi_fmul+0x15e>
 8001158:	ea93 0f0c 	teq	r3, ip
 800115c:	f47f af70 	bne.w	8001040 <__aeabi_fmul+0x14c>
 8001160:	4608      	mov	r0, r1
 8001162:	e776      	b.n	8001052 <__aeabi_fmul+0x15e>
 8001164:	ea93 0f0c 	teq	r3, ip
 8001168:	d104      	bne.n	8001174 <__aeabi_fdiv+0x118>
 800116a:	024b      	lsls	r3, r1, #9
 800116c:	f43f af4c 	beq.w	8001008 <__aeabi_fmul+0x114>
 8001170:	4608      	mov	r0, r1
 8001172:	e76e      	b.n	8001052 <__aeabi_fmul+0x15e>
 8001174:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001178:	bf18      	it	ne
 800117a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800117e:	d1ca      	bne.n	8001116 <__aeabi_fdiv+0xba>
 8001180:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001184:	f47f af5c 	bne.w	8001040 <__aeabi_fmul+0x14c>
 8001188:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800118c:	f47f af3c 	bne.w	8001008 <__aeabi_fmul+0x114>
 8001190:	e75f      	b.n	8001052 <__aeabi_fmul+0x15e>
 8001192:	bf00      	nop

08001194 <__aeabi_uldivmod>:
 8001194:	b953      	cbnz	r3, 80011ac <__aeabi_uldivmod+0x18>
 8001196:	b94a      	cbnz	r2, 80011ac <__aeabi_uldivmod+0x18>
 8001198:	2900      	cmp	r1, #0
 800119a:	bf08      	it	eq
 800119c:	2800      	cmpeq	r0, #0
 800119e:	bf1c      	itt	ne
 80011a0:	f04f 31ff 	movne.w	r1, #4294967295
 80011a4:	f04f 30ff 	movne.w	r0, #4294967295
 80011a8:	f000 b98c 	b.w	80014c4 <__aeabi_idiv0>
 80011ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b4:	f000 f826 	bl	8001204 <__udivmoddi4>
 80011b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c0:	b004      	add	sp, #16
 80011c2:	4770      	bx	lr

080011c4 <__aeabi_f2ulz>:
 80011c4:	b5d0      	push	{r4, r6, r7, lr}
 80011c6:	f7ff f9e7 	bl	8000598 <__aeabi_f2d>
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <__aeabi_f2ulz+0x38>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	4606      	mov	r6, r0
 80011d0:	460f      	mov	r7, r1
 80011d2:	f7ff fa39 	bl	8000648 <__aeabi_dmul>
 80011d6:	f7ff fd0f 	bl	8000bf8 <__aeabi_d2uiz>
 80011da:	4604      	mov	r4, r0
 80011dc:	f7ff f9ba 	bl	8000554 <__aeabi_ui2d>
 80011e0:	4b07      	ldr	r3, [pc, #28]	; (8001200 <__aeabi_f2ulz+0x3c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f7ff fa30 	bl	8000648 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4630      	mov	r0, r6
 80011ee:	4639      	mov	r1, r7
 80011f0:	f7ff f872 	bl	80002d8 <__aeabi_dsub>
 80011f4:	f7ff fd00 	bl	8000bf8 <__aeabi_d2uiz>
 80011f8:	4621      	mov	r1, r4
 80011fa:	bdd0      	pop	{r4, r6, r7, pc}
 80011fc:	3df00000 	.word	0x3df00000
 8001200:	41f00000 	.word	0x41f00000

08001204 <__udivmoddi4>:
 8001204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001208:	9e08      	ldr	r6, [sp, #32]
 800120a:	460d      	mov	r5, r1
 800120c:	4604      	mov	r4, r0
 800120e:	468e      	mov	lr, r1
 8001210:	2b00      	cmp	r3, #0
 8001212:	f040 8082 	bne.w	800131a <__udivmoddi4+0x116>
 8001216:	428a      	cmp	r2, r1
 8001218:	4617      	mov	r7, r2
 800121a:	d946      	bls.n	80012aa <__udivmoddi4+0xa6>
 800121c:	fab2 f282 	clz	r2, r2
 8001220:	b14a      	cbz	r2, 8001236 <__udivmoddi4+0x32>
 8001222:	f1c2 0120 	rsb	r1, r2, #32
 8001226:	fa05 f302 	lsl.w	r3, r5, r2
 800122a:	fa20 f101 	lsr.w	r1, r0, r1
 800122e:	4097      	lsls	r7, r2
 8001230:	ea41 0e03 	orr.w	lr, r1, r3
 8001234:	4094      	lsls	r4, r2
 8001236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800123a:	0c23      	lsrs	r3, r4, #16
 800123c:	fbbe fcf8 	udiv	ip, lr, r8
 8001240:	b2b9      	uxth	r1, r7
 8001242:	fb08 ee1c 	mls	lr, r8, ip, lr
 8001246:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800124a:	fb0c f001 	mul.w	r0, ip, r1
 800124e:	4298      	cmp	r0, r3
 8001250:	d90a      	bls.n	8001268 <__udivmoddi4+0x64>
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	f10c 35ff 	add.w	r5, ip, #4294967295
 8001258:	f080 8116 	bcs.w	8001488 <__udivmoddi4+0x284>
 800125c:	4298      	cmp	r0, r3
 800125e:	f240 8113 	bls.w	8001488 <__udivmoddi4+0x284>
 8001262:	f1ac 0c02 	sub.w	ip, ip, #2
 8001266:	443b      	add	r3, r7
 8001268:	1a1b      	subs	r3, r3, r0
 800126a:	b2a4      	uxth	r4, r4
 800126c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001270:	fb08 3310 	mls	r3, r8, r0, r3
 8001274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001278:	fb00 f101 	mul.w	r1, r0, r1
 800127c:	42a1      	cmp	r1, r4
 800127e:	d909      	bls.n	8001294 <__udivmoddi4+0x90>
 8001280:	193c      	adds	r4, r7, r4
 8001282:	f100 33ff 	add.w	r3, r0, #4294967295
 8001286:	f080 8101 	bcs.w	800148c <__udivmoddi4+0x288>
 800128a:	42a1      	cmp	r1, r4
 800128c:	f240 80fe 	bls.w	800148c <__udivmoddi4+0x288>
 8001290:	3802      	subs	r0, #2
 8001292:	443c      	add	r4, r7
 8001294:	1a64      	subs	r4, r4, r1
 8001296:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800129a:	2100      	movs	r1, #0
 800129c:	b11e      	cbz	r6, 80012a6 <__udivmoddi4+0xa2>
 800129e:	40d4      	lsrs	r4, r2
 80012a0:	2300      	movs	r3, #0
 80012a2:	e9c6 4300 	strd	r4, r3, [r6]
 80012a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012aa:	b902      	cbnz	r2, 80012ae <__udivmoddi4+0xaa>
 80012ac:	deff      	udf	#255	; 0xff
 80012ae:	fab2 f282 	clz	r2, r2
 80012b2:	2a00      	cmp	r2, #0
 80012b4:	d14f      	bne.n	8001356 <__udivmoddi4+0x152>
 80012b6:	1bcb      	subs	r3, r1, r7
 80012b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012bc:	fa1f f887 	uxth.w	r8, r7
 80012c0:	2101      	movs	r1, #1
 80012c2:	fbb3 fcfe 	udiv	ip, r3, lr
 80012c6:	0c25      	lsrs	r5, r4, #16
 80012c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80012cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80012d0:	fb08 f30c 	mul.w	r3, r8, ip
 80012d4:	42ab      	cmp	r3, r5
 80012d6:	d907      	bls.n	80012e8 <__udivmoddi4+0xe4>
 80012d8:	197d      	adds	r5, r7, r5
 80012da:	f10c 30ff 	add.w	r0, ip, #4294967295
 80012de:	d202      	bcs.n	80012e6 <__udivmoddi4+0xe2>
 80012e0:	42ab      	cmp	r3, r5
 80012e2:	f200 80e7 	bhi.w	80014b4 <__udivmoddi4+0x2b0>
 80012e6:	4684      	mov	ip, r0
 80012e8:	1aed      	subs	r5, r5, r3
 80012ea:	b2a3      	uxth	r3, r4
 80012ec:	fbb5 f0fe 	udiv	r0, r5, lr
 80012f0:	fb0e 5510 	mls	r5, lr, r0, r5
 80012f4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80012f8:	fb08 f800 	mul.w	r8, r8, r0
 80012fc:	45a0      	cmp	r8, r4
 80012fe:	d907      	bls.n	8001310 <__udivmoddi4+0x10c>
 8001300:	193c      	adds	r4, r7, r4
 8001302:	f100 33ff 	add.w	r3, r0, #4294967295
 8001306:	d202      	bcs.n	800130e <__udivmoddi4+0x10a>
 8001308:	45a0      	cmp	r8, r4
 800130a:	f200 80d7 	bhi.w	80014bc <__udivmoddi4+0x2b8>
 800130e:	4618      	mov	r0, r3
 8001310:	eba4 0408 	sub.w	r4, r4, r8
 8001314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001318:	e7c0      	b.n	800129c <__udivmoddi4+0x98>
 800131a:	428b      	cmp	r3, r1
 800131c:	d908      	bls.n	8001330 <__udivmoddi4+0x12c>
 800131e:	2e00      	cmp	r6, #0
 8001320:	f000 80af 	beq.w	8001482 <__udivmoddi4+0x27e>
 8001324:	2100      	movs	r1, #0
 8001326:	e9c6 0500 	strd	r0, r5, [r6]
 800132a:	4608      	mov	r0, r1
 800132c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001330:	fab3 f183 	clz	r1, r3
 8001334:	2900      	cmp	r1, #0
 8001336:	d14b      	bne.n	80013d0 <__udivmoddi4+0x1cc>
 8001338:	42ab      	cmp	r3, r5
 800133a:	d302      	bcc.n	8001342 <__udivmoddi4+0x13e>
 800133c:	4282      	cmp	r2, r0
 800133e:	f200 80b7 	bhi.w	80014b0 <__udivmoddi4+0x2ac>
 8001342:	1a84      	subs	r4, r0, r2
 8001344:	eb65 0303 	sbc.w	r3, r5, r3
 8001348:	2001      	movs	r0, #1
 800134a:	469e      	mov	lr, r3
 800134c:	2e00      	cmp	r6, #0
 800134e:	d0aa      	beq.n	80012a6 <__udivmoddi4+0xa2>
 8001350:	e9c6 4e00 	strd	r4, lr, [r6]
 8001354:	e7a7      	b.n	80012a6 <__udivmoddi4+0xa2>
 8001356:	f1c2 0c20 	rsb	ip, r2, #32
 800135a:	fa01 f302 	lsl.w	r3, r1, r2
 800135e:	4097      	lsls	r7, r2
 8001360:	fa20 f00c 	lsr.w	r0, r0, ip
 8001364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001368:	fa21 fc0c 	lsr.w	ip, r1, ip
 800136c:	4318      	orrs	r0, r3
 800136e:	fbbc f1fe 	udiv	r1, ip, lr
 8001372:	0c05      	lsrs	r5, r0, #16
 8001374:	fb0e cc11 	mls	ip, lr, r1, ip
 8001378:	fa1f f887 	uxth.w	r8, r7
 800137c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001380:	fb01 f308 	mul.w	r3, r1, r8
 8001384:	42ab      	cmp	r3, r5
 8001386:	fa04 f402 	lsl.w	r4, r4, r2
 800138a:	d909      	bls.n	80013a0 <__udivmoddi4+0x19c>
 800138c:	197d      	adds	r5, r7, r5
 800138e:	f101 3cff 	add.w	ip, r1, #4294967295
 8001392:	f080 808b 	bcs.w	80014ac <__udivmoddi4+0x2a8>
 8001396:	42ab      	cmp	r3, r5
 8001398:	f240 8088 	bls.w	80014ac <__udivmoddi4+0x2a8>
 800139c:	3902      	subs	r1, #2
 800139e:	443d      	add	r5, r7
 80013a0:	1aeb      	subs	r3, r5, r3
 80013a2:	b285      	uxth	r5, r0
 80013a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80013a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80013ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80013b0:	fb00 f308 	mul.w	r3, r0, r8
 80013b4:	42ab      	cmp	r3, r5
 80013b6:	d907      	bls.n	80013c8 <__udivmoddi4+0x1c4>
 80013b8:	197d      	adds	r5, r7, r5
 80013ba:	f100 3cff 	add.w	ip, r0, #4294967295
 80013be:	d271      	bcs.n	80014a4 <__udivmoddi4+0x2a0>
 80013c0:	42ab      	cmp	r3, r5
 80013c2:	d96f      	bls.n	80014a4 <__udivmoddi4+0x2a0>
 80013c4:	3802      	subs	r0, #2
 80013c6:	443d      	add	r5, r7
 80013c8:	1aeb      	subs	r3, r5, r3
 80013ca:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80013ce:	e778      	b.n	80012c2 <__udivmoddi4+0xbe>
 80013d0:	f1c1 0c20 	rsb	ip, r1, #32
 80013d4:	408b      	lsls	r3, r1
 80013d6:	fa22 f70c 	lsr.w	r7, r2, ip
 80013da:	431f      	orrs	r7, r3
 80013dc:	fa20 f40c 	lsr.w	r4, r0, ip
 80013e0:	fa05 f301 	lsl.w	r3, r5, r1
 80013e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013e8:	fa25 f50c 	lsr.w	r5, r5, ip
 80013ec:	431c      	orrs	r4, r3
 80013ee:	0c23      	lsrs	r3, r4, #16
 80013f0:	fbb5 f9fe 	udiv	r9, r5, lr
 80013f4:	fa1f f887 	uxth.w	r8, r7
 80013f8:	fb0e 5519 	mls	r5, lr, r9, r5
 80013fc:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8001400:	fb09 fa08 	mul.w	sl, r9, r8
 8001404:	45aa      	cmp	sl, r5
 8001406:	fa02 f201 	lsl.w	r2, r2, r1
 800140a:	fa00 f301 	lsl.w	r3, r0, r1
 800140e:	d908      	bls.n	8001422 <__udivmoddi4+0x21e>
 8001410:	197d      	adds	r5, r7, r5
 8001412:	f109 30ff 	add.w	r0, r9, #4294967295
 8001416:	d247      	bcs.n	80014a8 <__udivmoddi4+0x2a4>
 8001418:	45aa      	cmp	sl, r5
 800141a:	d945      	bls.n	80014a8 <__udivmoddi4+0x2a4>
 800141c:	f1a9 0902 	sub.w	r9, r9, #2
 8001420:	443d      	add	r5, r7
 8001422:	eba5 050a 	sub.w	r5, r5, sl
 8001426:	b2a4      	uxth	r4, r4
 8001428:	fbb5 f0fe 	udiv	r0, r5, lr
 800142c:	fb0e 5510 	mls	r5, lr, r0, r5
 8001430:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001434:	fb00 f808 	mul.w	r8, r0, r8
 8001438:	45a0      	cmp	r8, r4
 800143a:	d907      	bls.n	800144c <__udivmoddi4+0x248>
 800143c:	193c      	adds	r4, r7, r4
 800143e:	f100 35ff 	add.w	r5, r0, #4294967295
 8001442:	d22d      	bcs.n	80014a0 <__udivmoddi4+0x29c>
 8001444:	45a0      	cmp	r8, r4
 8001446:	d92b      	bls.n	80014a0 <__udivmoddi4+0x29c>
 8001448:	3802      	subs	r0, #2
 800144a:	443c      	add	r4, r7
 800144c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001450:	eba4 0408 	sub.w	r4, r4, r8
 8001454:	fba0 8902 	umull	r8, r9, r0, r2
 8001458:	454c      	cmp	r4, r9
 800145a:	46c6      	mov	lr, r8
 800145c:	464d      	mov	r5, r9
 800145e:	d319      	bcc.n	8001494 <__udivmoddi4+0x290>
 8001460:	d016      	beq.n	8001490 <__udivmoddi4+0x28c>
 8001462:	b15e      	cbz	r6, 800147c <__udivmoddi4+0x278>
 8001464:	ebb3 020e 	subs.w	r2, r3, lr
 8001468:	eb64 0405 	sbc.w	r4, r4, r5
 800146c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001470:	40ca      	lsrs	r2, r1
 8001472:	ea4c 0202 	orr.w	r2, ip, r2
 8001476:	40cc      	lsrs	r4, r1
 8001478:	e9c6 2400 	strd	r2, r4, [r6]
 800147c:	2100      	movs	r1, #0
 800147e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001482:	4631      	mov	r1, r6
 8001484:	4630      	mov	r0, r6
 8001486:	e70e      	b.n	80012a6 <__udivmoddi4+0xa2>
 8001488:	46ac      	mov	ip, r5
 800148a:	e6ed      	b.n	8001268 <__udivmoddi4+0x64>
 800148c:	4618      	mov	r0, r3
 800148e:	e701      	b.n	8001294 <__udivmoddi4+0x90>
 8001490:	4543      	cmp	r3, r8
 8001492:	d2e6      	bcs.n	8001462 <__udivmoddi4+0x25e>
 8001494:	ebb8 0e02 	subs.w	lr, r8, r2
 8001498:	eb69 0507 	sbc.w	r5, r9, r7
 800149c:	3801      	subs	r0, #1
 800149e:	e7e0      	b.n	8001462 <__udivmoddi4+0x25e>
 80014a0:	4628      	mov	r0, r5
 80014a2:	e7d3      	b.n	800144c <__udivmoddi4+0x248>
 80014a4:	4660      	mov	r0, ip
 80014a6:	e78f      	b.n	80013c8 <__udivmoddi4+0x1c4>
 80014a8:	4681      	mov	r9, r0
 80014aa:	e7ba      	b.n	8001422 <__udivmoddi4+0x21e>
 80014ac:	4661      	mov	r1, ip
 80014ae:	e777      	b.n	80013a0 <__udivmoddi4+0x19c>
 80014b0:	4608      	mov	r0, r1
 80014b2:	e74b      	b.n	800134c <__udivmoddi4+0x148>
 80014b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80014b8:	443d      	add	r5, r7
 80014ba:	e715      	b.n	80012e8 <__udivmoddi4+0xe4>
 80014bc:	3802      	subs	r0, #2
 80014be:	443c      	add	r4, r7
 80014c0:	e726      	b.n	8001310 <__udivmoddi4+0x10c>
 80014c2:	bf00      	nop

080014c4 <__aeabi_idiv0>:
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b092      	sub	sp, #72	; 0x48
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80014da:	f107 0320 	add.w	r3, r7, #32
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014ee:	463b      	mov	r3, r7
 80014f0:	2220      	movs	r2, #32
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f00d fe23 	bl	800f140 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80014fa:	4b41      	ldr	r3, [pc, #260]	; (8001600 <MX_ADC1_Init+0x138>)
 80014fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001500:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001502:	4b3f      	ldr	r3, [pc, #252]	; (8001600 <MX_ADC1_Init+0x138>)
 8001504:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001508:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800150a:	4b3d      	ldr	r3, [pc, #244]	; (8001600 <MX_ADC1_Init+0x138>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001510:	4b3b      	ldr	r3, [pc, #236]	; (8001600 <MX_ADC1_Init+0x138>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001516:	4b3a      	ldr	r3, [pc, #232]	; (8001600 <MX_ADC1_Init+0x138>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800151c:	4b38      	ldr	r3, [pc, #224]	; (8001600 <MX_ADC1_Init+0x138>)
 800151e:	2200      	movs	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001522:	4b37      	ldr	r3, [pc, #220]	; (8001600 <MX_ADC1_Init+0x138>)
 8001524:	2208      	movs	r2, #8
 8001526:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001528:	4b35      	ldr	r3, [pc, #212]	; (8001600 <MX_ADC1_Init+0x138>)
 800152a:	2200      	movs	r2, #0
 800152c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <MX_ADC1_Init+0x138>)
 8001530:	2200      	movs	r2, #0
 8001532:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001534:	4b32      	ldr	r3, [pc, #200]	; (8001600 <MX_ADC1_Init+0x138>)
 8001536:	2201      	movs	r2, #1
 8001538:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <MX_ADC1_Init+0x138>)
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8001542:	4b2f      	ldr	r3, [pc, #188]	; (8001600 <MX_ADC1_Init+0x138>)
 8001544:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001548:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800154a:	4b2d      	ldr	r3, [pc, #180]	; (8001600 <MX_ADC1_Init+0x138>)
 800154c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001550:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001552:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <MX_ADC1_Init+0x138>)
 8001554:	2201      	movs	r2, #1
 8001556:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800155a:	4b29      	ldr	r3, [pc, #164]	; (8001600 <MX_ADC1_Init+0x138>)
 800155c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001560:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001562:	4b27      	ldr	r3, [pc, #156]	; (8001600 <MX_ADC1_Init+0x138>)
 8001564:	2200      	movs	r2, #0
 8001566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800156a:	4825      	ldr	r0, [pc, #148]	; (8001600 <MX_ADC1_Init+0x138>)
 800156c:	f003 fada 	bl	8004b24 <HAL_ADC_Init>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001576:	f000 ff6b 	bl	8002450 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800157a:	2300      	movs	r3, #0
 800157c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800157e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001582:	4619      	mov	r1, r3
 8001584:	481e      	ldr	r0, [pc, #120]	; (8001600 <MX_ADC1_Init+0x138>)
 8001586:	f005 f86f 	bl	8006668 <HAL_ADCEx_MultiModeConfigChannel>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001590:	f000 ff5e 	bl	8002450 <Error_Handler>
  }
  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <MX_ADC1_Init+0x13c>)
 8001596:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8001598:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 800159e:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <MX_ADC1_Init+0x140>)
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.ITMode = ENABLE;
 80015a2:	2301      	movs	r3, #1
 80015a4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.HighThreshold = 4095;
 80015a8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80015ac:	633b      	str	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.LowThreshold = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	4619      	mov	r1, r3
 80015bc:	4810      	ldr	r0, [pc, #64]	; (8001600 <MX_ADC1_Init+0x138>)
 80015be:	f004 fb5b 	bl	8005c78 <HAL_ADC_AnalogWDGConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80015c8:	f000 ff42 	bl	8002450 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80015cc:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_ADC1_Init+0x140>)
 80015ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015d0:	2306      	movs	r3, #6
 80015d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015d8:	237f      	movs	r3, #127	; 0x7f
 80015da:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015dc:	2304      	movs	r3, #4
 80015de:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015e4:	463b      	mov	r3, r7
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	; (8001600 <MX_ADC1_Init+0x138>)
 80015ea:	f003 ff55 	bl	8005498 <HAL_ADC_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80015f4:	f000 ff2c 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	3748      	adds	r7, #72	; 0x48
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000694 	.word	0x20000694
 8001604:	7dc00000 	.word	0x7dc00000
 8001608:	08600004 	.word	0x08600004

0800160c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b090      	sub	sp, #64	; 0x40
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
 8001622:	615a      	str	r2, [r3, #20]
 8001624:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2220      	movs	r2, #32
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f00d fd87 	bl	800f140 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001632:	4b3a      	ldr	r3, [pc, #232]	; (800171c <MX_ADC2_Init+0x110>)
 8001634:	4a3a      	ldr	r2, [pc, #232]	; (8001720 <MX_ADC2_Init+0x114>)
 8001636:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001638:	4b38      	ldr	r3, [pc, #224]	; (800171c <MX_ADC2_Init+0x110>)
 800163a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800163e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001640:	4b36      	ldr	r3, [pc, #216]	; (800171c <MX_ADC2_Init+0x110>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001646:	4b35      	ldr	r3, [pc, #212]	; (800171c <MX_ADC2_Init+0x110>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800164c:	4b33      	ldr	r3, [pc, #204]	; (800171c <MX_ADC2_Init+0x110>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001652:	4b32      	ldr	r3, [pc, #200]	; (800171c <MX_ADC2_Init+0x110>)
 8001654:	2200      	movs	r2, #0
 8001656:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001658:	4b30      	ldr	r3, [pc, #192]	; (800171c <MX_ADC2_Init+0x110>)
 800165a:	2208      	movs	r2, #8
 800165c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800165e:	4b2f      	ldr	r3, [pc, #188]	; (800171c <MX_ADC2_Init+0x110>)
 8001660:	2200      	movs	r2, #0
 8001662:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001664:	4b2d      	ldr	r3, [pc, #180]	; (800171c <MX_ADC2_Init+0x110>)
 8001666:	2200      	movs	r2, #0
 8001668:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800166a:	4b2c      	ldr	r3, [pc, #176]	; (800171c <MX_ADC2_Init+0x110>)
 800166c:	2201      	movs	r2, #1
 800166e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001670:	4b2a      	ldr	r3, [pc, #168]	; (800171c <MX_ADC2_Init+0x110>)
 8001672:	2200      	movs	r2, #0
 8001674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8001678:	4b28      	ldr	r3, [pc, #160]	; (800171c <MX_ADC2_Init+0x110>)
 800167a:	f44f 6290 	mov.w	r2, #1152	; 0x480
 800167e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001680:	4b26      	ldr	r3, [pc, #152]	; (800171c <MX_ADC2_Init+0x110>)
 8001682:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001686:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001688:	4b24      	ldr	r3, [pc, #144]	; (800171c <MX_ADC2_Init+0x110>)
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001690:	4b22      	ldr	r3, [pc, #136]	; (800171c <MX_ADC2_Init+0x110>)
 8001692:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001696:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001698:	4b20      	ldr	r3, [pc, #128]	; (800171c <MX_ADC2_Init+0x110>)
 800169a:	2200      	movs	r2, #0
 800169c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80016a0:	481e      	ldr	r0, [pc, #120]	; (800171c <MX_ADC2_Init+0x110>)
 80016a2:	f003 fa3f 	bl	8004b24 <HAL_ADC_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_ADC2_Init+0xa4>
  {
    Error_Handler();
 80016ac:	f000 fed0 	bl	8002450 <Error_Handler>
  }
  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80016b0:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <MX_ADC2_Init+0x118>)
 80016b2:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80016b4:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 80016b8:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_3;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <MX_ADC2_Init+0x11c>)
 80016bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.ITMode = ENABLE;
 80016be:	2301      	movs	r3, #1
 80016c0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.HighThreshold = 4095;
 80016c4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80016c8:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.LowThreshold = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	63bb      	str	r3, [r7, #56]	; 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80016d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d6:	4619      	mov	r1, r3
 80016d8:	4810      	ldr	r0, [pc, #64]	; (800171c <MX_ADC2_Init+0x110>)
 80016da:	f004 facd 	bl	8005c78 <HAL_ADC_AnalogWDGConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_ADC2_Init+0xdc>
  {
    Error_Handler();
 80016e4:	f000 feb4 	bl	8002450 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80016e8:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <MX_ADC2_Init+0x11c>)
 80016ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016ec:	2306      	movs	r3, #6
 80016ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016f4:	237f      	movs	r3, #127	; 0x7f
 80016f6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016f8:	2304      	movs	r3, #4
 80016fa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	4619      	mov	r1, r3
 8001704:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_ADC2_Init+0x110>)
 8001706:	f003 fec7 	bl	8005498 <HAL_ADC_ConfigChannel>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 8001710:	f000 fe9e 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	3740      	adds	r7, #64	; 0x40
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000628 	.word	0x20000628
 8001720:	50000100 	.word	0x50000100
 8001724:	7dc00000 	.word	0x7dc00000
 8001728:	0c900008 	.word	0x0c900008

0800172c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08c      	sub	sp, #48	; 0x30
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001734:	f107 031c 	add.w	r3, r7, #28
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
 8001742:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800174c:	d162      	bne.n	8001814 <HAL_ADC_MspInit+0xe8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800174e:	4b67      	ldr	r3, [pc, #412]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	3301      	adds	r3, #1
 8001754:	4a65      	ldr	r2, [pc, #404]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 8001756:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001758:	4b64      	ldr	r3, [pc, #400]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d10b      	bne.n	8001778 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001760:	4b63      	ldr	r3, [pc, #396]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001764:	4a62      	ldr	r2, [pc, #392]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001766:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800176a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176c:	4b60      	ldr	r3, [pc, #384]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001770:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001774:	61bb      	str	r3, [r7, #24]
 8001776:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001778:	4b5d      	ldr	r3, [pc, #372]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177c:	4a5c      	ldr	r2, [pc, #368]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001784:	4b5a      	ldr	r3, [pc, #360]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001790:	2302      	movs	r3, #2
 8001792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001794:	2303      	movs	r3, #3
 8001796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a6:	f005 fd1d 	bl	80071e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80017aa:	4b52      	ldr	r3, [pc, #328]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017ac:	4a52      	ldr	r2, [pc, #328]	; (80018f8 <HAL_ADC_MspInit+0x1cc>)
 80017ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017b0:	4b50      	ldr	r3, [pc, #320]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017b2:	2205      	movs	r2, #5
 80017b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017b6:	4b4f      	ldr	r3, [pc, #316]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017bc:	4b4d      	ldr	r3, [pc, #308]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017c2:	4b4c      	ldr	r3, [pc, #304]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017c8:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017d0:	4b48      	ldr	r3, [pc, #288]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017d6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017d8:	4b46      	ldr	r3, [pc, #280]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017da:	2220      	movs	r2, #32
 80017dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017de:	4b45      	ldr	r3, [pc, #276]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017e6:	4843      	ldr	r0, [pc, #268]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017e8:	f005 f8ee 	bl	80069c8 <HAL_DMA_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_ADC_MspInit+0xca>
    {
      Error_Handler();
 80017f2:	f000 fe2d 	bl	8002450 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a3e      	ldr	r2, [pc, #248]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017fa:	655a      	str	r2, [r3, #84]	; 0x54
 80017fc:	4a3d      	ldr	r2, [pc, #244]	; (80018f4 <HAL_ADC_MspInit+0x1c8>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2103      	movs	r1, #3
 8001806:	2012      	movs	r0, #18
 8001808:	f005 f8a9 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800180c:	2012      	movs	r0, #18
 800180e:	f005 f8c0 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001812:	e066      	b.n	80018e2 <HAL_ADC_MspInit+0x1b6>
  else if(adcHandle->Instance==ADC2)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a38      	ldr	r2, [pc, #224]	; (80018fc <HAL_ADC_MspInit+0x1d0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d161      	bne.n	80018e2 <HAL_ADC_MspInit+0x1b6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800181e:	4b33      	ldr	r3, [pc, #204]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	4a31      	ldr	r2, [pc, #196]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 8001826:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001828:	4b30      	ldr	r3, [pc, #192]	; (80018ec <HAL_ADC_MspInit+0x1c0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d10b      	bne.n	8001848 <HAL_ADC_MspInit+0x11c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001830:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001832:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001834:	4a2e      	ldr	r2, [pc, #184]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001836:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800183a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183c:	4b2c      	ldr	r3, [pc, #176]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800183e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001840:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	4b29      	ldr	r3, [pc, #164]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184c:	4a28      	ldr	r2, [pc, #160]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001854:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <HAL_ADC_MspInit+0x1c4>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001860:	2340      	movs	r3, #64	; 0x40
 8001862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001864:	2303      	movs	r3, #3
 8001866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	4619      	mov	r1, r3
 8001872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001876:	f005 fcb5 	bl	80071e4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel2;
 800187a:	4b21      	ldr	r3, [pc, #132]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 800187c:	4a21      	ldr	r2, [pc, #132]	; (8001904 <HAL_ADC_MspInit+0x1d8>)
 800187e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001880:	4b1f      	ldr	r3, [pc, #124]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 8001882:	2224      	movs	r2, #36	; 0x24
 8001884:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001886:	4b1e      	ldr	r3, [pc, #120]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800188c:	4b1c      	ldr	r3, [pc, #112]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001892:	4b1b      	ldr	r3, [pc, #108]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 8001894:	2280      	movs	r2, #128	; 0x80
 8001896:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001898:	4b19      	ldr	r3, [pc, #100]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 800189a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800189e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018a0:	4b17      	ldr	r3, [pc, #92]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018a6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80018a8:	4b15      	ldr	r3, [pc, #84]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018aa:	2220      	movs	r2, #32
 80018ac:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80018ae:	4b14      	ldr	r3, [pc, #80]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80018b6:	4812      	ldr	r0, [pc, #72]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018b8:	f005 f886 	bl	80069c8 <HAL_DMA_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_ADC_MspInit+0x19a>
      Error_Handler();
 80018c2:	f000 fdc5 	bl	8002450 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a0d      	ldr	r2, [pc, #52]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018ca:	655a      	str	r2, [r3, #84]	; 0x54
 80018cc:	4a0c      	ldr	r2, [pc, #48]	; (8001900 <HAL_ADC_MspInit+0x1d4>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2103      	movs	r1, #3
 80018d6:	2012      	movs	r0, #18
 80018d8:	f005 f841 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80018dc:	2012      	movs	r0, #18
 80018de:	f005 f858 	bl	8006992 <HAL_NVIC_EnableIRQ>
}
 80018e2:	bf00      	nop
 80018e4:	3730      	adds	r7, #48	; 0x30
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200003f0 	.word	0x200003f0
 80018f0:	40021000 	.word	0x40021000
 80018f4:	20000700 	.word	0x20000700
 80018f8:	40020030 	.word	0x40020030
 80018fc:	50000100 	.word	0x50000100
 8001900:	20000760 	.word	0x20000760
 8001904:	4002041c 	.word	0x4002041c

08001908 <com_init>:
#include "tim.h"
#include <stdio.h>

//char txBuffer[TX_BUFFER_SIZE];

void com_init() {
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	connectionStatus = disconnected;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <com_init+0x28>)
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);
 8001912:	4808      	ldr	r0, [pc, #32]	; (8001934 <com_init+0x2c>)
 8001914:	f007 fbf2 	bl	80090fc <HAL_TIM_Base_Start_IT>
	compendingconnectiontest = 0;
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <com_init+0x30>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
	com_lastACKreceived = 1;
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <com_init+0x34>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
	lastacknumber = 1;
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <com_init+0x38>)
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	200007c1 	.word	0x200007c1
 8001934:	200048c8 	.word	0x200048c8
 8001938:	200007d4 	.word	0x200007d4
 800193c:	2000085a 	.word	0x2000085a
 8001940:	200007e4 	.word	0x200007e4

08001944 <com_transmit>:

void com_transmit(char *buf, uint16_t len) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	460b      	mov	r3, r1
 800194e:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS((uint8_t*) buf, len);
 8001950:	887b      	ldrh	r3, [r7, #2]
 8001952:	4619      	mov	r1, r3
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f00c ff7f 	bl	800e858 <CDC_Transmit_FS>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <com_receive>:

void com_receive(uint8_t *buf, uint32_t *len) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < *len; i++) {
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	e033      	b.n	80019dc <com_receive+0x78>
		if (buf[i] == 0) {
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	4413      	add	r3, r2
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d117      	bne.n	80019b0 <com_receive+0x4c>
			if (compendingconnectiontest > 0)
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <com_receive+0x8c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d005      	beq.n	8001994 <com_receive+0x30>
				compendingconnectiontest--;
 8001988:	4b19      	ldr	r3, [pc, #100]	; (80019f0 <com_receive+0x8c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	3b01      	subs	r3, #1
 800198e:	b2da      	uxtb	r2, r3
 8001990:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <com_receive+0x8c>)
 8001992:	701a      	strb	r2, [r3, #0]
			if (connectionStatus == disconnected) {
 8001994:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <com_receive+0x90>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d11c      	bne.n	80019d6 <com_receive+0x72>
				connectionStatus = newlyconnected;
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <com_receive+0x90>)
 800199e:	2202      	movs	r2, #2
 80019a0:	701a      	strb	r2, [r3, #0]
				compendingconnectiontest = 0;
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <com_receive+0x8c>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
				com_lastACKreceived = 1;
 80019a8:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <com_receive+0x94>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e012      	b.n	80019d6 <com_receive+0x72>
			}
		} else if (buf[i] == lastacknumber) {
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4413      	add	r3, r2
 80019b6:	781a      	ldrb	r2, [r3, #0]
 80019b8:	4b10      	ldr	r3, [pc, #64]	; (80019fc <com_receive+0x98>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d103      	bne.n	80019c8 <com_receive+0x64>
			com_lastACKreceived = 1;
 80019c0:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <com_receive+0x94>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
 80019c6:	e006      	b.n	80019d6 <com_receive+0x72>
		} else {
			terminal_command(buf[i]);
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4413      	add	r3, r2
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f001 fe75 	bl	80036c0 <terminal_command>
	for (uint32_t i = 0; i < *len; i++) {
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	3301      	adds	r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d3c6      	bcc.n	8001974 <com_receive+0x10>
		}
	}
}
 80019e6:	bf00      	nop
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200007d4 	.word	0x200007d4
 80019f4:	200007c1 	.word	0x200007c1
 80019f8:	2000085a 	.word	0x2000085a
 80019fc:	200007e4 	.word	0x200007e4

08001a00 <com_requestack>:

void com_requestack() {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
	com_lastACKreceived = 0;
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <com_requestack+0x4c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
	lastacknumber++;
 8001a0c:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <com_requestack+0x50>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	3301      	adds	r3, #1
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <com_requestack+0x50>)
 8001a16:	701a      	strb	r2, [r3, #0]
	if (lastacknumber >= 10)
 8001a18:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <com_requestack+0x50>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b09      	cmp	r3, #9
 8001a1e:	d902      	bls.n	8001a26 <com_requestack+0x26>
		lastacknumber = 1;
 8001a20:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <com_requestack+0x50>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
	uint32_t len = sprintf(txBuffer, "$$E%c", lastacknumber);
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <com_requestack+0x50>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4909      	ldr	r1, [pc, #36]	; (8001a54 <com_requestack+0x54>)
 8001a2e:	480a      	ldr	r0, [pc, #40]	; (8001a58 <com_requestack+0x58>)
 8001a30:	f00d ffea 	bl	800fa08 <siprintf>
 8001a34:	4603      	mov	r3, r0
 8001a36:	607b      	str	r3, [r7, #4]
	com_transmit(txBuffer, len);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4806      	ldr	r0, [pc, #24]	; (8001a58 <com_requestack+0x58>)
 8001a40:	f7ff ff80 	bl	8001944 <com_transmit>
}
 8001a44:	bf00      	nop
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	2000085a 	.word	0x2000085a
 8001a50:	200007e4 	.word	0x200007e4
 8001a54:	08012eb8 	.word	0x08012eb8
 8001a58:	200007e8 	.word	0x200007e8

08001a5c <com_test>:

void com_test() {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
	uint32_t len = sprintf(txBuffer, "$$E%c", 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	4917      	ldr	r1, [pc, #92]	; (8001ac4 <com_test+0x68>)
 8001a66:	4818      	ldr	r0, [pc, #96]	; (8001ac8 <com_test+0x6c>)
 8001a68:	f00d ffce 	bl	800fa08 <siprintf>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	607b      	str	r3, [r7, #4]
	com_transmit(txBuffer, len);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4619      	mov	r1, r3
 8001a76:	4814      	ldr	r0, [pc, #80]	; (8001ac8 <com_test+0x6c>)
 8001a78:	f7ff ff64 	bl	8001944 <com_transmit>
	compendingconnectiontest++;
 8001a7c:	4b13      	ldr	r3, [pc, #76]	; (8001acc <com_test+0x70>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <com_test+0x70>)
 8001a86:	701a      	strb	r2, [r3, #0]

	if ((compendingconnectiontest > 5) && connectionStatus == connected) {
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <com_test+0x70>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b05      	cmp	r3, #5
 8001a8e:	d915      	bls.n	8001abc <com_test+0x60>
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <com_test+0x74>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d111      	bne.n	8001abc <com_test+0x60>
		uint32_t len = sprintf(txBuffer, "$$WMissed %d ACKs, suspecting client disconnected!", compendingconnectiontest);
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <com_test+0x70>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	490d      	ldr	r1, [pc, #52]	; (8001ad4 <com_test+0x78>)
 8001aa0:	4809      	ldr	r0, [pc, #36]	; (8001ac8 <com_test+0x6c>)
 8001aa2:	f00d ffb1 	bl	800fa08 <siprintf>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	603b      	str	r3, [r7, #0]
		CDC_Transmit_FS((uint8_t*) txBuffer, len);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <com_test+0x6c>)
 8001ab2:	f00c fed1 	bl	800e858 <CDC_Transmit_FS>
		connectionStatus = disconnected;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <com_test+0x74>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
	}
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	08012eb8 	.word	0x08012eb8
 8001ac8:	200007e8 	.word	0x200007e8
 8001acc:	200007d4 	.word	0x200007d4
 8001ad0:	200007c1 	.word	0x200007c1
 8001ad4:	08012ec0 	.word	0x08012ec0

08001ad8 <com_print>:

void com_print(const char *str) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	uint32_t len = sprintf(txBuffer, "%s", str);
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	4908      	ldr	r1, [pc, #32]	; (8001b04 <com_print+0x2c>)
 8001ae4:	4808      	ldr	r0, [pc, #32]	; (8001b08 <com_print+0x30>)
 8001ae6:	f00d ff8f 	bl	800fa08 <siprintf>
 8001aea:	4603      	mov	r3, r0
 8001aec:	60fb      	str	r3, [r7, #12]
	com_transmit(txBuffer, len);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	4619      	mov	r1, r3
 8001af4:	4804      	ldr	r0, [pc, #16]	; (8001b08 <com_print+0x30>)
 8001af6:	f7ff ff25 	bl	8001944 <com_transmit>
}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	08012ef4 	.word	0x08012ef4
 8001b08:	200007e8 	.word	0x200007e8

08001b0c <com_status>:

uint8_t com_status() {
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
	if (connectionStatus == newlyconnected) {
 8001b10:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <com_status+0x24>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d104      	bne.n	8001b22 <com_status+0x16>
		connectionStatus = connected;
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <com_status+0x24>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
		return newlyconnected;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	e001      	b.n	8001b26 <com_status+0x1a>
	}
	return connectionStatus;
 8001b22:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <com_status+0x24>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	200007c1 	.word	0x200007c1

08001b34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b3a:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <MX_DMA_Init+0x78>)
 8001b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b3e:	4a1b      	ldr	r2, [pc, #108]	; (8001bac <MX_DMA_Init+0x78>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6493      	str	r3, [r2, #72]	; 0x48
 8001b46:	4b19      	ldr	r3, [pc, #100]	; (8001bac <MX_DMA_Init+0x78>)
 8001b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <MX_DMA_Init+0x78>)
 8001b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b56:	4a15      	ldr	r2, [pc, #84]	; (8001bac <MX_DMA_Init+0x78>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6493      	str	r3, [r2, #72]	; 0x48
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <MX_DMA_Init+0x78>)
 8001b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <MX_DMA_Init+0x78>)
 8001b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	; (8001bac <MX_DMA_Init+0x78>)
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	6493      	str	r3, [r2, #72]	; 0x48
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <MX_DMA_Init+0x78>)
 8001b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2105      	movs	r1, #5
 8001b86:	200d      	movs	r0, #13
 8001b88:	f004 fee9 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b8c:	200d      	movs	r0, #13
 8001b8e:	f004 ff00 	bl	8006992 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	2039      	movs	r0, #57	; 0x39
 8001b98:	f004 fee1 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001b9c:	2039      	movs	r0, #57	; 0x39
 8001b9e:	f004 fef8 	bl	8006992 <HAL_NVIC_EnableIRQ>

}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000

08001bb0 <frequency_getSettings>:

#include "frequency.h"
#include "config.h"
#include "math.h"

uint8_t frequency_getSettings(volatile uint32_t *presc,volatile uint32_t *arr, double freq) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t scale = roundf(((float) CPU_clock) / ((float) freq));
 8001bbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bc2:	f7ff f839 	bl	8000c38 <__aeabi_d2f>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4842      	ldr	r0, [pc, #264]	; (8001cd4 <frequency_getSettings+0x124>)
 8001bcc:	f7ff fa46 	bl	800105c <__aeabi_fdiv>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f010 f986 	bl	8011ee4 <roundf>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff faf2 	bl	80011c4 <__aeabi_f2ulz>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	for (uint32_t psc = 1; psc <= _16BIT; psc++) {
 8001be8:	2301      	movs	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
 8001bec:	e02e      	b.n	8001c4c <frequency_getSettings+0x9c>
		if (scale % psc == 0) {
 8001bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bfa:	f7ff facb 	bl	8001194 <__aeabi_uldivmod>
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	d121      	bne.n	8001c46 <frequency_getSettings+0x96>
			if (scale / psc <= ARR_SIZE) {
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	461a      	mov	r2, r3
 8001c06:	f04f 0300 	mov.w	r3, #0
 8001c0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c0e:	f7ff fac1 	bl	8001194 <__aeabi_uldivmod>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	bf08      	it	eq
 8001c1a:	2a01      	cmpeq	r2, #1
 8001c1c:	d213      	bcs.n	8001c46 <frequency_getSettings+0x96>
				*presc = psc - 1;
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c20:	1e5a      	subs	r2, r3, #1
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	601a      	str	r2, [r3, #0]
				*arr = scale / psc - 1;
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	461a      	mov	r2, r3
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c32:	f7ff faaf 	bl	8001194 <__aeabi_uldivmod>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	601a      	str	r2, [r3, #0]

				return 1;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e042      	b.n	8001ccc <frequency_getSettings+0x11c>
	for (uint32_t psc = 1; psc <= _16BIT; psc++) {
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	3301      	adds	r3, #1
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c52:	d9cc      	bls.n	8001bee <frequency_getSettings+0x3e>
			}
		}
	}

	uint32_t psc = ceil(scale / ARR_SIZE);
 8001c54:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	000a      	movs	r2, r1
 8001c62:	2300      	movs	r3, #0
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	f7fe fcb8 	bl	80005dc <__aeabi_ul2d>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	f7fe ffc0 	bl	8000bf8 <__aeabi_d2uiz>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	623b      	str	r3, [r7, #32]
	if (psc > _16BIT)
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c82:	d902      	bls.n	8001c8a <frequency_getSettings+0xda>
		psc = _16BIT;
 8001c84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c88:	623b      	str	r3, [r7, #32]
	uint64_t period = scale / psc;
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	f04f 0300 	mov.w	r3, #0
 8001c92:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c96:	f7ff fa7d 	bl	8001194 <__aeabi_uldivmod>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if (period > ARR_SIZE)
 8001ca2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	bf08      	it	eq
 8001caa:	2a01      	cmpeq	r2, #1
 8001cac:	d305      	bcc.n	8001cba <frequency_getSettings+0x10a>
		period = ARR_SIZE;
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	f04f 0301 	mov.w	r3, #1
 8001cb6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	*arr = period - 1;
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1e5a      	subs	r2, r3, #1
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	601a      	str	r2, [r3, #0]
	*presc = psc - 1;
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	1e5a      	subs	r2, r3, #1
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	601a      	str	r2, [r3, #0]

	return 0;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3728      	adds	r7, #40	; 0x28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	4d221fe8 	.word	0x4d221fe8

08001cd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cee:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf2:	4a18      	ldr	r2, [pc, #96]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001cf4:	f043 0320 	orr.w	r3, r3, #32
 8001cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cfa:	4b16      	ldr	r3, [pc, #88]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfe:	f003 0320 	and.w	r3, r3, #32
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d06:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d0a:	4a12      	ldr	r2, [pc, #72]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <MX_GPIO_Init+0x7c>)
 8001d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d28:	f005 fbde 	bl	80074e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d3e:	f107 030c 	add.w	r3, r7, #12
 8001d42:	4619      	mov	r1, r3
 8001d44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d48:	f005 fa4c 	bl	80071e4 <HAL_GPIO_Init>

}
 8001d4c:	bf00      	nop
 8001d4e:	3720      	adds	r7, #32
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40021000 	.word	0x40021000

08001d58 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001d5c:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <LL_RCC_HSE_Enable+0x18>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a03      	ldr	r2, [pc, #12]	; (8001d70 <LL_RCC_HSE_Enable+0x18>)
 8001d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d66:	6013      	str	r3, [r2, #0]
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	40021000 	.word	0x40021000

08001d74 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <LL_RCC_HSE_IsReady+0x20>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d84:	d101      	bne.n	8001d8a <LL_RCC_HSE_IsReady+0x16>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <LL_RCC_HSE_IsReady+0x18>
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	40021000 	.word	0x40021000

08001d98 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <LL_RCC_HSI48_Enable+0x1c>)
 8001d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <LL_RCC_HSI48_Enable+0x1c>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr
 8001db4:	40021000 	.word	0x40021000

08001db8 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <LL_RCC_HSI48_IsReady+0x20>)
 8001dbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d101      	bne.n	8001dce <LL_RCC_HSI48_IsReady+0x16>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <LL_RCC_HSI48_IsReady+0x18>
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr
 8001dd8:	40021000 	.word	0x40021000

08001ddc <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <LL_RCC_SetSysClkSource+0x24>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f023 0203 	bic.w	r2, r3, #3
 8001dec:	4904      	ldr	r1, [pc, #16]	; (8001e00 <LL_RCC_SetSysClkSource+0x24>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	608b      	str	r3, [r1, #8]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40021000 	.word	0x40021000

08001e04 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <LL_RCC_GetSysClkSource+0x14>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 030c 	and.w	r3, r3, #12
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	40021000 	.word	0x40021000

08001e1c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <LL_RCC_SetAHBPrescaler+0x24>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e2c:	4904      	ldr	r1, [pc, #16]	; (8001e40 <LL_RCC_SetAHBPrescaler+0x24>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	608b      	str	r3, [r1, #8]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000

08001e44 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e54:	4904      	ldr	r1, [pc, #16]	; (8001e68 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000

08001e6c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e7c:	4904      	ldr	r1, [pc, #16]	; (8001e90 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	608b      	str	r3, [r1, #8]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40021000 	.word	0x40021000

08001e94 <LL_RCC_SetUSBClockSource>:
  *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <LL_RCC_SetUSBClockSource+0x28>)
 8001e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001ea6:	4905      	ldr	r1, [pc, #20]	; (8001ebc <LL_RCC_SetUSBClockSource+0x28>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000

08001ec0 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8001ec8:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <LL_RCC_SetADCClockSource+0x44>)
 8001eca:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	0c1b      	lsrs	r3, r3, #16
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	2103      	movs	r1, #3
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	401a      	ands	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	b2d9      	uxtb	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	0c1b      	lsrs	r3, r3, #16
 8001ee8:	f003 031f 	and.w	r3, r3, #31
 8001eec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef0:	4904      	ldr	r1, [pc, #16]	; (8001f04 <LL_RCC_SetADCClockSource+0x44>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000

08001f08 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <LL_RCC_PLL_Enable+0x18>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a03      	ldr	r2, [pc, #12]	; (8001f20 <LL_RCC_PLL_Enable+0x18>)
 8001f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	40021000 	.word	0x40021000

08001f24 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001f28:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <LL_RCC_PLL_IsReady+0x20>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f34:	d101      	bne.n	8001f3a <LL_RCC_PLL_IsReady+0x16>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <LL_RCC_PLL_IsReady+0x18>
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr
 8001f44:	40021000 	.word	0x40021000

08001f48 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
 8001f54:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	68f9      	ldr	r1, [r7, #12]
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	4311      	orrs	r1, r2
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	0212      	lsls	r2, r2, #8
 8001f68:	4311      	orrs	r1, r2
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	4904      	ldr	r1, [pc, #16]	; (8001f80 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40021000 	.word	0x40021000
 8001f84:	f9ff800c 	.word	0xf9ff800c

08001f88 <LL_RCC_PLL_ConfigDomain_ADC>:
  *         @arg @ref LL_RCC_PLLP_DIV_30
  *         @arg @ref LL_RCC_PLLP_DIV_31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLPDIV,
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <LL_RCC_PLL_ConfigDomain_ADC+0x38>)
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <LL_RCC_PLL_ConfigDomain_ADC+0x3c>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	68f9      	ldr	r1, [r7, #12]
 8001fa0:	68ba      	ldr	r2, [r7, #8]
 8001fa2:	4311      	orrs	r1, r2
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	0212      	lsls	r2, r2, #8
 8001fa8:	4311      	orrs	r1, r2
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	4904      	ldr	r1, [pc, #16]	; (8001fc0 <LL_RCC_PLL_ConfigDomain_ADC+0x38>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	07ff800c 	.word	0x07ff800c

08001fc8 <LL_RCC_PLL_EnableDomain_ADC>:
  * @brief  Enable PLL output mapped on ADC domain clock
  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <LL_RCC_PLL_EnableDomain_ADC+0x18>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <LL_RCC_PLL_EnableDomain_ADC+0x18>)
 8001fd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr
 8001fe0:	40021000 	.word	0x40021000

08001fe4 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001fe8:	4b04      	ldr	r3, [pc, #16]	; (8001ffc <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a03      	ldr	r2, [pc, #12]	; (8001ffc <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8001fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	60d3      	str	r3, [r2, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr
 8001ffc:	40021000 	.word	0x40021000

08002000 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800200a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800200c:	4907      	ldr	r1, [pc, #28]	; (800202c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4313      	orrs	r3, r2
 8002012:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002016:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4013      	ands	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800201e:	68fb      	ldr	r3, [r7, #12]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000

08002030 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <LL_FLASH_SetLatency+0x24>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f023 020f 	bic.w	r2, r3, #15
 8002040:	4904      	ldr	r1, [pc, #16]	; (8002054 <LL_FLASH_SetLatency+0x24>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4313      	orrs	r3, r2
 8002046:	600b      	str	r3, [r1, #0]
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	bc80      	pop	{r7}
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40022000 	.word	0x40022000

08002058 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800205c:	4b03      	ldr	r3, [pc, #12]	; (800206c <LL_FLASH_GetLatency+0x14>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 030f 	and.w	r3, r3, #15
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	40022000 	.word	0x40022000

08002070 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002074:	4b05      	ldr	r3, [pc, #20]	; (800208c <LL_PWR_EnableRange1BoostMode+0x1c>)
 8002076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800207a:	4a04      	ldr	r2, [pc, #16]	; (800208c <LL_PWR_EnableRange1BoostMode+0x1c>)
 800207c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002080:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	40007000 	.word	0x40007000

08002090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint32_t ledBlink = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800209a:	f002 f996 	bl	80043ca <HAL_Init>

  /* USER CODE BEGIN Init */
	// HAL = [hel] = hell = peklo: to neni nhoda, je v tom bug
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800209e:	2001      	movs	r0, #1
 80020a0:	f7ff ffae 	bl	8002000 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80020a4:	2004      	movs	r0, #4
 80020a6:	f7ff ffab 	bl	8002000 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 80020aa:	2002      	movs	r0, #2
 80020ac:	f7ff ffa8 	bl	8002000 <LL_AHB1_GRP1_EnableClock>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020b0:	f000 f880 	bl	80021b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020b4:	f7ff fe10 	bl	8001cd8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80020b8:	f7ff fa06 	bl	80014c8 <MX_ADC1_Init>
  MX_DMA_Init();
 80020bc:	f7ff fd3a 	bl	8001b34 <MX_DMA_Init>
  MX_ADC2_Init();
 80020c0:	f7ff faa4 	bl	800160c <MX_ADC2_Init>
  MX_TIM1_Init();
 80020c4:	f001 ff38 	bl	8003f38 <MX_TIM1_Init>
  MX_TIM3_Init();
 80020c8:	f001 ffe6 	bl	8004098 <MX_TIM3_Init>
  MX_TIM6_Init();
 80020cc:	f002 f832 	bl	8004134 <MX_TIM6_Init>
  MX_USB_Device_Init();
 80020d0:	f00c fabc 	bl	800e64c <MX_USB_Device_Init>
  MX_TIM2_Init();
 80020d4:	f001 ff86 	bl	8003fe4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	terminal_init();
 80020d8:	f000 ff50 	bl	8002f7c <terminal_init>
	com_init();
 80020dc:	f7ff fc14 	bl	8001908 <com_init>
	osc_init();
 80020e0:	f000 f9c2 	bl	8002468 <osc_init>
	pwm_init();
 80020e4:	f000 fcc0 	bl	8002a68 <pwm_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint8_t comstatus = com_status();
 80020e8:	f7ff fd10 	bl	8001b0c <com_status>
 80020ec:	4603      	mov	r3, r0
 80020ee:	70fb      	strb	r3, [r7, #3]

		if (checkConnectionFlag && oscStatus != running) {
 80020f0:	4b2a      	ldr	r3, [pc, #168]	; (800219c <main+0x10c>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d01a      	beq.n	8002130 <main+0xa0>
 80020fa:	4b29      	ldr	r3, [pc, #164]	; (80021a0 <main+0x110>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b01      	cmp	r3, #1
 8002102:	d015      	beq.n	8002130 <main+0xa0>
			checkConnectionFlag = 0;
 8002104:	4b25      	ldr	r3, [pc, #148]	; (800219c <main+0x10c>)
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
			com_test();
 800210a:	f7ff fca7 	bl	8001a5c <com_test>
			if (comstatus == 0 && ((++ledBlink) % LED_BLINK_NOT_CONNECTED) == 0)
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10d      	bne.n	8002130 <main+0xa0>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3301      	adds	r3, #1
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d105      	bne.n	8002130 <main+0xa0>
				HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002124:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f005 f9f3 	bl	8007516 <HAL_GPIO_TogglePin>
		}

		if (comstatus == 0)
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d02f      	beq.n	8002196 <main+0x106>
			continue;

		if (comstatus == 2) {
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d10c      	bne.n	8002156 <main+0xc6>
			com_print("$$IConnected");
 800213c:	4819      	ldr	r0, [pc, #100]	; (80021a4 <main+0x114>)
 800213e:	f7ff fccb 	bl	8001ad8 <com_print>
			terminal_setpage(mainpage);
 8002142:	2000      	movs	r0, #0
 8002144:	f000 ff5e 	bl	8003004 <terminal_setpage>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002148:	2201      	movs	r2, #1
 800214a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800214e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002152:	f005 f9c9 	bl	80074e8 <HAL_GPIO_WritePin>
		}

		terminal_update();
 8002156:	f001 fa97 	bl	8003688 <terminal_update>

		if (oscStatus == idle) {
 800215a:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <main+0x110>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d101      	bne.n	8002168 <main+0xd8>
			osc_beginMeasuring();
 8002164:	f000 fa90 	bl	8002688 <osc_beginMeasuring>
		}

		if (oscStatus == finished) {
 8002168:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <main+0x110>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b03      	cmp	r3, #3
 8002170:	d1ba      	bne.n	80020e8 <main+0x58>
			if (com_lastACKreceived) {
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <main+0x118>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0b6      	beq.n	80020e8 <main+0x58>
				HAL_ADC_Stop_DMA(&hadc1);
 800217a:	480c      	ldr	r0, [pc, #48]	; (80021ac <main+0x11c>)
 800217c:	f002 ff10 	bl	8004fa0 <HAL_ADC_Stop_DMA>
				HAL_ADC_Stop_DMA(&hadc2);
 8002180:	480b      	ldr	r0, [pc, #44]	; (80021b0 <main+0x120>)
 8002182:	f002 ff0d 	bl	8004fa0 <HAL_ADC_Stop_DMA>
				oscStatus = idle;
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <main+0x110>)
 8002188:	2202      	movs	r2, #2
 800218a:	701a      	strb	r2, [r3, #0]
				osc_sendData();
 800218c:	f000 f9a2 	bl	80024d4 <osc_sendData>
				com_requestack();
 8002190:	f7ff fc36 	bl	8001a00 <com_requestack>
 8002194:	e7a8      	b.n	80020e8 <main+0x58>
			continue;
 8002196:	bf00      	nop
	while (1) {
 8002198:	e7a6      	b.n	80020e8 <main+0x58>
 800219a:	bf00      	nop
 800219c:	200003f4 	.word	0x200003f4
 80021a0:	20002860 	.word	0x20002860
 80021a4:	08012f48 	.word	0x08012f48
 80021a8:	2000085a 	.word	0x2000085a
 80021ac:	20000694 	.word	0x20000694
 80021b0:	20000628 	.word	0x20000628

080021b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 80021b8:	2004      	movs	r0, #4
 80021ba:	f7ff ff39 	bl	8002030 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 80021be:	bf00      	nop
 80021c0:	f7ff ff4a 	bl	8002058 <LL_FLASH_GetLatency>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d1fa      	bne.n	80021c0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80021ca:	f7ff ff51 	bl	8002070 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSE_Enable();
 80021ce:	f7ff fdc3 	bl	8001d58 <LL_RCC_HSE_Enable>
   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80021d2:	bf00      	nop
 80021d4:	f7ff fdce 	bl	8001d74 <LL_RCC_HSE_IsReady>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d1fa      	bne.n	80021d4 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI48_Enable();
 80021de:	f7ff fddb 	bl	8001d98 <LL_RCC_HSI48_Enable>
   /* Wait till HSI48 is ready */
  while(LL_RCC_HSI48_IsReady() != 1)
 80021e2:	bf00      	nop
 80021e4:	f7ff fde8 	bl	8001db8 <LL_RCC_HSI48_IsReady>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d1fa      	bne.n	80021e4 <SystemClock_Config+0x30>
  {
  }

  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 85, LL_RCC_PLLR_DIV_2);
 80021ee:	2300      	movs	r3, #0
 80021f0:	2255      	movs	r2, #85	; 0x55
 80021f2:	2110      	movs	r1, #16
 80021f4:	2003      	movs	r0, #3
 80021f6:	f7ff fea7 	bl	8001f48 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_ADC(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 85, LL_RCC_PLLP_DIV_2);
 80021fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021fe:	2255      	movs	r2, #85	; 0x55
 8002200:	2110      	movs	r1, #16
 8002202:	2003      	movs	r0, #3
 8002204:	f7ff fec0 	bl	8001f88 <LL_RCC_PLL_ConfigDomain_ADC>
  LL_RCC_PLL_EnableDomain_SYS();
 8002208:	f7ff feec 	bl	8001fe4 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_EnableDomain_ADC();
 800220c:	f7ff fedc 	bl	8001fc8 <LL_RCC_PLL_EnableDomain_ADC>
  LL_RCC_PLL_Enable();
 8002210:	f7ff fe7a 	bl	8001f08 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002214:	bf00      	nop
 8002216:	f7ff fe85 	bl	8001f24 <LL_RCC_PLL_IsReady>
 800221a:	4603      	mov	r3, r0
 800221c:	2b01      	cmp	r3, #1
 800221e:	d1fa      	bne.n	8002216 <SystemClock_Config+0x62>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002220:	2003      	movs	r0, #3
 8002222:	f7ff fddb 	bl	8001ddc <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8002226:	2080      	movs	r0, #128	; 0x80
 8002228:	f7ff fdf8 	bl	8001e1c <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800222c:	bf00      	nop
 800222e:	f7ff fde9 	bl	8001e04 <LL_RCC_GetSysClkSource>
 8002232:	4603      	mov	r3, r0
 8002234:	2b0c      	cmp	r3, #12
 8002236:	d1fa      	bne.n	800222e <SystemClock_Config+0x7a>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002238:	4b17      	ldr	r3, [pc, #92]	; (8002298 <SystemClock_Config+0xe4>)
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	4a16      	ldr	r2, [pc, #88]	; (8002298 <SystemClock_Config+0xe4>)
 800223e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002242:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002244:	4b15      	ldr	r3, [pc, #84]	; (800229c <SystemClock_Config+0xe8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <SystemClock_Config+0xe8>)
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <SystemClock_Config+0xe8>)
 8002252:	2200      	movs	r2, #0
 8002254:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8002256:	bf00      	nop
 8002258:	4b10      	ldr	r3, [pc, #64]	; (800229c <SystemClock_Config+0xe8>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	2b63      	cmp	r3, #99	; 0x63
 800225e:	d9fb      	bls.n	8002258 <SystemClock_Config+0xa4>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002260:	2000      	movs	r0, #0
 8002262:	f7ff fddb 	bl	8001e1c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002266:	2000      	movs	r0, #0
 8002268:	f7ff fdec 	bl	8001e44 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff fdfd 	bl	8001e6c <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(170000000);
 8002272:	480b      	ldr	r0, [pc, #44]	; (80022a0 <SystemClock_Config+0xec>)
 8002274:	f00a fda0 	bl	800cdb8 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8002278:	2000      	movs	r0, #0
 800227a:	f002 f8bf 	bl	80043fc <HAL_InitTick>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002284:	f000 f8e4 	bl	8002450 <Error_Handler>
  }
  LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_HSI48);
 8002288:	2000      	movs	r0, #0
 800228a:	f7ff fe03 	bl	8001e94 <LL_RCC_SetUSBClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_PLL);
 800228e:	4805      	ldr	r0, [pc, #20]	; (80022a4 <SystemClock_Config+0xf0>)
 8002290:	f7ff fe16 	bl	8001ec0 <LL_RCC_SetADCClockSource>
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}
 8002298:	e000edf0 	.word	0xe000edf0
 800229c:	e0001000 	.word	0xe0001000
 80022a0:	0a21fe80 	.word	0x0a21fe80
 80022a4:	001c0001 	.word	0x001c0001

080022a8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a0f      	ldr	r2, [pc, #60]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d110      	bne.n	80022da <HAL_TIM_PeriodElapsedCallback+0x32>
		if (osc_triggeredNormaly || oscTrigType == trig_auto) {
 80022b8:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d104      	bne.n	80022cc <HAL_TIM_PeriodElapsedCallback+0x24>
 80022c2:	4b0d      	ldr	r3, [pc, #52]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d10d      	bne.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x40>
			HAL_TIM_Base_Stop(&htim3);
 80022cc:	480b      	ldr	r0, [pc, #44]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80022ce:	f006 feef 	bl	80090b0 <HAL_TIM_Base_Stop>
			oscStatus = finished;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80022d4:	2203      	movs	r2, #3
 80022d6:	701a      	strb	r2, [r3, #0]
		}
	} else if (htim == &htim6) {
		checkConnectionFlag = 1;
	}
}
 80022d8:	e006      	b.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x40>
	} else if (htim == &htim6) {
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d102      	bne.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x40>
		checkConnectionFlag = 1;
 80022e2:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	701a      	strb	r2, [r3, #0]
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20004914 	.word	0x20004914
 80022f4:	20002878 	.word	0x20002878
 80022f8:	2000085d 	.word	0x2000085d
 80022fc:	2000487c 	.word	0x2000487c
 8002300:	20002860 	.word	0x20002860
 8002304:	200048c8 	.word	0x200048c8
 8002308:	200003f4 	.word	0x200003f4

0800230c <HAL_ADC_ErrorCallback>:

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	Error_Handler();
 8002314:	f000 f89c 	bl	8002450 <Error_Handler>
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a0d      	ldr	r2, [pc, #52]	; (8002360 <HAL_ADC_ConvCpltCallback+0x40>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d112      	bne.n	8002356 <HAL_ADC_ConvCpltCallback+0x36>
		if (pretriggerRequiresFullBuffer) {
 8002330:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <HAL_ADC_ConvCpltCallback+0x44>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00d      	beq.n	8002356 <HAL_ADC_ConvCpltCallback+0x36>
			if (oscTrigState == triggerWaitingPretrigger) {
 800233a:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_ADC_ConvCpltCallback+0x48>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d108      	bne.n	8002356 <HAL_ADC_ConvCpltCallback+0x36>
				triggerADC->Instance->TR1 = awdgTR1Part1;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_ADC_ConvCpltCallback+0x4c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a09      	ldr	r2, [pc, #36]	; (8002370 <HAL_ADC_ConvCpltCallback+0x50>)
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	621a      	str	r2, [r3, #32]
				oscTrigState = triggerWaitFirstPart;
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <HAL_ADC_ConvCpltCallback+0x48>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr
 8002360:	20000694 	.word	0x20000694
 8002364:	20002876 	.word	0x20002876
 8002368:	20002877 	.word	0x20002877
 800236c:	2000286c 	.word	0x2000286c
 8002370:	20002864 	.word	0x20002864

08002374 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a0d      	ldr	r2, [pc, #52]	; (80023b4 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d112      	bne.n	80023aa <HAL_ADC_ConvHalfCpltCallback+0x36>
		if (!pretriggerRequiresFullBuffer) {
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10d      	bne.n	80023aa <HAL_ADC_ConvHalfCpltCallback+0x36>
			if (oscTrigState == triggerWaitingPretrigger) {
 800238e:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d108      	bne.n	80023aa <HAL_ADC_ConvHalfCpltCallback+0x36>
				triggerADC->Instance->TR1 = awdgTR1Part1;
 8002398:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a09      	ldr	r2, [pc, #36]	; (80023c4 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80023a0:	6812      	ldr	r2, [r2, #0]
 80023a2:	621a      	str	r2, [r3, #32]
				oscTrigState = triggerWaitFirstPart;
 80023a4:	4b05      	ldr	r3, [pc, #20]	; (80023bc <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	20000694 	.word	0x20000694
 80023b8:	20002876 	.word	0x20002876
 80023bc:	20002877 	.word	0x20002877
 80023c0:	2000286c 	.word	0x2000286c
 80023c4:	20002864 	.word	0x20002864

080023c8 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc) {
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
	if (oscTrigState == triggerWaitFirstPart) {
 80023d0:	4b17      	ldr	r3, [pc, #92]	; (8002430 <HAL_ADC_LevelOutOfWindowCallback+0x68>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d109      	bne.n	80023ee <HAL_ADC_LevelOutOfWindowCallback+0x26>
		triggerADC->Instance->TR1 = awdgTR1Part2;
 80023da:	4b16      	ldr	r3, [pc, #88]	; (8002434 <HAL_ADC_LevelOutOfWindowCallback+0x6c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a15      	ldr	r2, [pc, #84]	; (8002438 <HAL_ADC_LevelOutOfWindowCallback+0x70>)
 80023e2:	6812      	ldr	r2, [r2, #0]
 80023e4:	621a      	str	r2, [r3, #32]
		oscTrigState = triggerWaitSecondPart;
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_ADC_LevelOutOfWindowCallback+0x68>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
		htim1.Instance->CNT = postTriggerSamples - triggerCorrection;
		osc_triggeredNormaly = 1;
		oscTrigState = triggerNotWaiting;
		triggerADC->Instance->TR1 = 4095 << 16;
	}
}
 80023ec:	e01a      	b.n	8002424 <HAL_ADC_LevelOutOfWindowCallback+0x5c>
	} else if (oscTrigState == triggerWaitSecondPart) {
 80023ee:	4b10      	ldr	r3, [pc, #64]	; (8002430 <HAL_ADC_LevelOutOfWindowCallback+0x68>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d115      	bne.n	8002424 <HAL_ADC_LevelOutOfWindowCallback+0x5c>
		htim1.Instance->CNT = postTriggerSamples - triggerCorrection;
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <HAL_ADC_LevelOutOfWindowCallback+0x74>)
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	461a      	mov	r2, r3
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <HAL_ADC_LevelOutOfWindowCallback+0x78>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	b2db      	uxtb	r3, r3
 8002406:	1ad2      	subs	r2, r2, r3
 8002408:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <HAL_ADC_LevelOutOfWindowCallback+0x7c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24
		osc_triggeredNormaly = 1;
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_ADC_LevelOutOfWindowCallback+0x80>)
 8002410:	2201      	movs	r2, #1
 8002412:	701a      	strb	r2, [r3, #0]
		oscTrigState = triggerNotWaiting;
 8002414:	4b06      	ldr	r3, [pc, #24]	; (8002430 <HAL_ADC_LevelOutOfWindowCallback+0x68>)
 8002416:	2203      	movs	r2, #3
 8002418:	701a      	strb	r2, [r3, #0]
		triggerADC->Instance->TR1 = 4095 << 16;
 800241a:	4b06      	ldr	r3, [pc, #24]	; (8002434 <HAL_ADC_LevelOutOfWindowCallback+0x6c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0a      	ldr	r2, [pc, #40]	; (800244c <HAL_ADC_LevelOutOfWindowCallback+0x84>)
 8002422:	621a      	str	r2, [r3, #32]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20002877 	.word	0x20002877
 8002434:	2000286c 	.word	0x2000286c
 8002438:	20002870 	.word	0x20002870
 800243c:	20002874 	.word	0x20002874
 8002440:	20002868 	.word	0x20002868
 8002444:	20004914 	.word	0x20004914
 8002448:	20002878 	.word	0x20002878
 800244c:	0fff0000 	.word	0x0fff0000

08002450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002454:	b672      	cpsid	i
}
 8002456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002458:	2200      	movs	r2, #0
 800245a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800245e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002462:	f005 f841 	bl	80074e8 <HAL_GPIO_WritePin>
 8002466:	e7f7      	b.n	8002458 <Error_Handler+0x8>

08002468 <osc_init>:
#include "adc.h"
#include "tim.h"
#include "communication.h"
#include "terminal.h"

void osc_init() {
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800246c:	217f      	movs	r1, #127	; 0x7f
 800246e:	4811      	ldr	r0, [pc, #68]	; (80024b4 <osc_init+0x4c>)
 8002470:	f004 f86a 	bl	8006548 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002474:	217f      	movs	r1, #127	; 0x7f
 8002476:	4810      	ldr	r0, [pc, #64]	; (80024b8 <osc_init+0x50>)
 8002478:	f004 f866 	bl	8006548 <HAL_ADCEx_Calibration_Start>

	osc_triggeredNormaly = 0;
 800247c:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <osc_init+0x54>)
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
	pretriggerRequiresFullBuffer = 0;
 8002482:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <osc_init+0x58>)
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]
	oscTrigState = triggerNotWaiting;
 8002488:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <osc_init+0x5c>)
 800248a:	2203      	movs	r2, #3
 800248c:	701a      	strb	r2, [r3, #0]
	oscStatus = idle;
 800248e:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <osc_init+0x60>)
 8002490:	2202      	movs	r2, #2
 8002492:	701a      	strb	r2, [r3, #0]

	oscTrigType = trig_norm;
 8002494:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <osc_init+0x64>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
	htim1.Instance->CNT = 1;
 800249a:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <osc_init+0x68>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2201      	movs	r2, #1
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim1);
 80024a2:	480b      	ldr	r0, [pc, #44]	; (80024d0 <osc_init+0x68>)
 80024a4:	f006 fe2a 	bl	80090fc <HAL_TIM_Base_Start_IT>
	oscTrigType = trig_auto;
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <osc_init+0x64>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000694 	.word	0x20000694
 80024b8:	20000628 	.word	0x20000628
 80024bc:	20002878 	.word	0x20002878
 80024c0:	20002876 	.word	0x20002876
 80024c4:	20002877 	.word	0x20002877
 80024c8:	20002860 	.word	0x20002860
 80024cc:	2000085d 	.word	0x2000085d
 80024d0:	20004914 	.word	0x20004914

080024d4 <osc_sendData>:

void osc_sendData() {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af02      	add	r7, sp, #8
	uint32_t begin1 = bufferLengths[usedSamples_index] - hadc1.DMA_Handle->Instance->CNDTR;
 80024da:	4b5d      	ldr	r3, [pc, #372]	; (8002650 <osc_sendData+0x17c>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b5c      	ldr	r3, [pc, #368]	; (8002654 <osc_sendData+0x180>)
 80024e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b5b      	ldr	r3, [pc, #364]	; (8002658 <osc_sendData+0x184>)
 80024ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	60fb      	str	r3, [r7, #12]
	uint32_t begin2 = bufferLengths[usedSamples_index] - hadc2.DMA_Handle->Instance->CNDTR;
 80024f6:	4b56      	ldr	r3, [pc, #344]	; (8002650 <osc_sendData+0x17c>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	b25b      	sxtb	r3, r3
 80024fc:	461a      	mov	r2, r3
 80024fe:	4b55      	ldr	r3, [pc, #340]	; (8002654 <osc_sendData+0x180>)
 8002500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002504:	461a      	mov	r2, r3
 8002506:	4b55      	ldr	r3, [pc, #340]	; (800265c <osc_sendData+0x188>)
 8002508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	60bb      	str	r3, [r7, #8]

	uint8_t len;

	uint32_t samplingPeriod_ns = (htim3.Init.Period + 1) * (htim3.Init.Prescaler + 1) * 100 / 17;
 8002512:	4b53      	ldr	r3, [pc, #332]	; (8002660 <osc_sendData+0x18c>)
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	3301      	adds	r3, #1
 8002518:	4a51      	ldr	r2, [pc, #324]	; (8002660 <osc_sendData+0x18c>)
 800251a:	6852      	ldr	r2, [r2, #4]
 800251c:	3201      	adds	r2, #1
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	2264      	movs	r2, #100	; 0x64
 8002524:	fb02 f303 	mul.w	r3, r2, r3
 8002528:	4a4e      	ldr	r2, [pc, #312]	; (8002664 <osc_sendData+0x190>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	091b      	lsrs	r3, r3, #4
 8002530:	607b      	str	r3, [r7, #4]

	len = sprintf(txBuffer, "$$C1,%lue-9,%d,12,0,3.3,%d;u2", samplingPeriod_ns, bufferLengths[usedSamples_index], bufferLengths[usedSamples_index] - postTriggerSamples);
 8002532:	4b47      	ldr	r3, [pc, #284]	; (8002650 <osc_sendData+0x17c>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b25b      	sxtb	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	4b46      	ldr	r3, [pc, #280]	; (8002654 <osc_sendData+0x180>)
 800253c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002540:	4619      	mov	r1, r3
 8002542:	4b43      	ldr	r3, [pc, #268]	; (8002650 <osc_sendData+0x17c>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	b25b      	sxtb	r3, r3
 8002548:	461a      	mov	r2, r3
 800254a:	4b42      	ldr	r3, [pc, #264]	; (8002654 <osc_sendData+0x180>)
 800254c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002550:	461a      	mov	r2, r3
 8002552:	4b45      	ldr	r3, [pc, #276]	; (8002668 <osc_sendData+0x194>)
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	b29b      	uxth	r3, r3
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	460b      	mov	r3, r1
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	4942      	ldr	r1, [pc, #264]	; (800266c <osc_sendData+0x198>)
 8002562:	4843      	ldr	r0, [pc, #268]	; (8002670 <osc_sendData+0x19c>)
 8002564:	f00d fa50 	bl	800fa08 <siprintf>
 8002568:	4603      	mov	r3, r0
 800256a:	70fb      	strb	r3, [r7, #3]
	com_transmit(txBuffer, len);
 800256c:	78fb      	ldrb	r3, [r7, #3]
 800256e:	b29b      	uxth	r3, r3
 8002570:	4619      	mov	r1, r3
 8002572:	483f      	ldr	r0, [pc, #252]	; (8002670 <osc_sendData+0x19c>)
 8002574:	f7ff f9e6 	bl	8001944 <com_transmit>
	com_transmit((char*) &adcBuffer1[begin1], 2 * (bufferLengths[usedSamples_index] - begin1));
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4a3d      	ldr	r2, [pc, #244]	; (8002674 <osc_sendData+0x1a0>)
 800257e:	441a      	add	r2, r3
 8002580:	4b33      	ldr	r3, [pc, #204]	; (8002650 <osc_sendData+0x17c>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	b25b      	sxtb	r3, r3
 8002586:	4619      	mov	r1, r3
 8002588:	4b32      	ldr	r3, [pc, #200]	; (8002654 <osc_sendData+0x180>)
 800258a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800258e:	4619      	mov	r1, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1acb      	subs	r3, r1, r3
 8002594:	b29b      	uxth	r3, r3
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	b29b      	uxth	r3, r3
 800259a:	4619      	mov	r1, r3
 800259c:	4610      	mov	r0, r2
 800259e:	f7ff f9d1 	bl	8001944 <com_transmit>
	com_transmit((char*) &adcBuffer1[0], 2 * begin1);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	4619      	mov	r1, r3
 80025ac:	4831      	ldr	r0, [pc, #196]	; (8002674 <osc_sendData+0x1a0>)
 80025ae:	f7ff f9c9 	bl	8001944 <com_transmit>
	com_transmit(";", 1);
 80025b2:	2101      	movs	r1, #1
 80025b4:	4830      	ldr	r0, [pc, #192]	; (8002678 <osc_sendData+0x1a4>)
 80025b6:	f7ff f9c5 	bl	8001944 <com_transmit>

	len = sprintf(txBuffer, "$$C2,%lue-9,%d,12,0,3.3,%d;u2", samplingPeriod_ns, bufferLengths[usedSamples_index], bufferLengths[usedSamples_index] - postTriggerSamples);
 80025ba:	4b25      	ldr	r3, [pc, #148]	; (8002650 <osc_sendData+0x17c>)
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	b25b      	sxtb	r3, r3
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b24      	ldr	r3, [pc, #144]	; (8002654 <osc_sendData+0x180>)
 80025c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025c8:	4619      	mov	r1, r3
 80025ca:	4b21      	ldr	r3, [pc, #132]	; (8002650 <osc_sendData+0x17c>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b25b      	sxtb	r3, r3
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b20      	ldr	r3, [pc, #128]	; (8002654 <osc_sendData+0x180>)
 80025d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b23      	ldr	r3, [pc, #140]	; (8002668 <osc_sendData+0x194>)
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	460b      	mov	r3, r1
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	4924      	ldr	r1, [pc, #144]	; (800267c <osc_sendData+0x1a8>)
 80025ea:	4821      	ldr	r0, [pc, #132]	; (8002670 <osc_sendData+0x19c>)
 80025ec:	f00d fa0c 	bl	800fa08 <siprintf>
 80025f0:	4603      	mov	r3, r0
 80025f2:	70fb      	strb	r3, [r7, #3]
	com_transmit(txBuffer, len);
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	4619      	mov	r1, r3
 80025fa:	481d      	ldr	r0, [pc, #116]	; (8002670 <osc_sendData+0x19c>)
 80025fc:	f7ff f9a2 	bl	8001944 <com_transmit>
	com_transmit((char*) &adcBuffer2[begin2], 2 * (bufferLengths[usedSamples_index] - begin2));
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4a1e      	ldr	r2, [pc, #120]	; (8002680 <osc_sendData+0x1ac>)
 8002606:	441a      	add	r2, r3
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <osc_sendData+0x17c>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	b25b      	sxtb	r3, r3
 800260e:	4619      	mov	r1, r3
 8002610:	4b10      	ldr	r3, [pc, #64]	; (8002654 <osc_sendData+0x180>)
 8002612:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002616:	4619      	mov	r1, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	1acb      	subs	r3, r1, r3
 800261c:	b29b      	uxth	r3, r3
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	b29b      	uxth	r3, r3
 8002622:	4619      	mov	r1, r3
 8002624:	4610      	mov	r0, r2
 8002626:	f7ff f98d 	bl	8001944 <com_transmit>
	com_transmit((char*) &adcBuffer2[0], 2 * begin2);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	b29b      	uxth	r3, r3
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	b29b      	uxth	r3, r3
 8002632:	4619      	mov	r1, r3
 8002634:	4812      	ldr	r0, [pc, #72]	; (8002680 <osc_sendData+0x1ac>)
 8002636:	f7ff f985 	bl	8001944 <com_transmit>
	com_transmit(";", 1);
 800263a:	2101      	movs	r1, #1
 800263c:	480e      	ldr	r0, [pc, #56]	; (8002678 <osc_sendData+0x1a4>)
 800263e:	f7ff f981 	bl	8001944 <com_transmit>

	oscStatus = idle;
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <osc_sendData+0x1b0>)
 8002644:	2202      	movs	r2, #2
 8002646:	701a      	strb	r2, [r3, #0]
}
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	2000085c 	.word	0x2000085c
 8002654:	080137ac 	.word	0x080137ac
 8002658:	20000694 	.word	0x20000694
 800265c:	20000628 	.word	0x20000628
 8002660:	2000487c 	.word	0x2000487c
 8002664:	f0f0f0f1 	.word	0xf0f0f0f1
 8002668:	20002874 	.word	0x20002874
 800266c:	08012fa8 	.word	0x08012fa8
 8002670:	200007e8 	.word	0x200007e8
 8002674:	2000287c 	.word	0x2000287c
 8002678:	08012fc8 	.word	0x08012fc8
 800267c:	08012fcc 	.word	0x08012fcc
 8002680:	20000860 	.word	0x20000860
 8002684:	20002860 	.word	0x20002860

08002688 <osc_beginMeasuring>:

void osc_beginMeasuring() {
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	usedSamples_index = terminalSettings.Samples_index;
 800268c:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <osc_beginMeasuring+0xc0>)
 800268e:	7b5b      	ldrb	r3, [r3, #13]
 8002690:	b25a      	sxtb	r2, r3
 8002692:	4b2e      	ldr	r3, [pc, #184]	; (800274c <osc_beginMeasuring+0xc4>)
 8002694:	701a      	strb	r2, [r3, #0]

	osc_prepareAWDGs();
 8002696:	f000 f86d 	bl	8002774 <osc_prepareAWDGs>
	osc_settrigch(terminalSettings.TrigCh);
 800269a:	4b2b      	ldr	r3, [pc, #172]	; (8002748 <osc_beginMeasuring+0xc0>)
 800269c:	7a5b      	ldrb	r3, [r3, #9]
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 f9c3 	bl	8002a2c <osc_settrigch>
	osc_setTriggerLevel(terminalSettings.Trigger_mV);
 80026a6:	4b28      	ldr	r3, [pc, #160]	; (8002748 <osc_beginMeasuring+0xc0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f000 f902 	bl	80028b4 <osc_setTriggerLevel>
	osc_setPretrigger(terminalSettings.PreTrigger_percent);
 80026b0:	4b25      	ldr	r3, [pc, #148]	; (8002748 <osc_beginMeasuring+0xc0>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f000 f93c 	bl	8002934 <osc_setPretrigger>
	osc_setSamplingFreq(terminalSettings.Fs_index);
 80026bc:	4b22      	ldr	r3, [pc, #136]	; (8002748 <osc_beginMeasuring+0xc0>)
 80026be:	7a1b      	ldrb	r3, [r3, #8]
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 f974 	bl	80029b0 <osc_setSamplingFreq>

	osc_setADCSamplingCycles();
 80026c8:	f000 f8b2 	bl	8002830 <osc_setADCSamplingCycles>

	htim1.Instance->CNT = 4 * bufferLengths[usedSamples_index];
 80026cc:	4b1f      	ldr	r3, [pc, #124]	; (800274c <osc_beginMeasuring+0xc4>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b25b      	sxtb	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	4b1e      	ldr	r3, [pc, #120]	; (8002750 <osc_beginMeasuring+0xc8>)
 80026d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026da:	009a      	lsls	r2, r3, #2
 80026dc:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <osc_beginMeasuring+0xcc>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	625a      	str	r2, [r3, #36]	; 0x24

	oscTrigState = triggerWaitingPretrigger;
 80026e2:	4b1d      	ldr	r3, [pc, #116]	; (8002758 <osc_beginMeasuring+0xd0>)
 80026e4:	2202      	movs	r2, #2
 80026e6:	701a      	strb	r2, [r3, #0]

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer1, bufferLengths[usedSamples_index]) != HAL_OK)
 80026e8:	4b18      	ldr	r3, [pc, #96]	; (800274c <osc_beginMeasuring+0xc4>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	b25b      	sxtb	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	4b17      	ldr	r3, [pc, #92]	; (8002750 <osc_beginMeasuring+0xc8>)
 80026f2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026f6:	461a      	mov	r2, r3
 80026f8:	4918      	ldr	r1, [pc, #96]	; (800275c <osc_beginMeasuring+0xd4>)
 80026fa:	4819      	ldr	r0, [pc, #100]	; (8002760 <osc_beginMeasuring+0xd8>)
 80026fc:	f002 fb9c 	bl	8004e38 <HAL_ADC_Start_DMA>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <osc_beginMeasuring+0x82>
		Error_Handler();
 8002706:	f7ff fea3 	bl	8002450 <Error_Handler>
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t*) adcBuffer2, bufferLengths[usedSamples_index]) != HAL_OK)
 800270a:	4b10      	ldr	r3, [pc, #64]	; (800274c <osc_beginMeasuring+0xc4>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	b25b      	sxtb	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <osc_beginMeasuring+0xc8>)
 8002714:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002718:	461a      	mov	r2, r3
 800271a:	4912      	ldr	r1, [pc, #72]	; (8002764 <osc_beginMeasuring+0xdc>)
 800271c:	4812      	ldr	r0, [pc, #72]	; (8002768 <osc_beginMeasuring+0xe0>)
 800271e:	f002 fb8b 	bl	8004e38 <HAL_ADC_Start_DMA>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <osc_beginMeasuring+0xa4>
		Error_Handler();
 8002728:	f7ff fe92 	bl	8002450 <Error_Handler>

	if (HAL_TIM_Base_Start(&htim3) != HAL_OK)
 800272c:	480f      	ldr	r0, [pc, #60]	; (800276c <osc_beginMeasuring+0xe4>)
 800272e:	f006 fc5f 	bl	8008ff0 <HAL_TIM_Base_Start>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <osc_beginMeasuring+0xb4>
		Error_Handler();
 8002738:	f7ff fe8a 	bl	8002450 <Error_Handler>

	oscStatus = running;
 800273c:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <osc_beginMeasuring+0xe8>)
 800273e:	2201      	movs	r2, #1
 8002740:	701a      	strb	r2, [r3, #0]
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200007c4 	.word	0x200007c4
 800274c:	2000085c 	.word	0x2000085c
 8002750:	080137ac 	.word	0x080137ac
 8002754:	20004914 	.word	0x20004914
 8002758:	20002877 	.word	0x20002877
 800275c:	2000287c 	.word	0x2000287c
 8002760:	20000694 	.word	0x20000694
 8002764:	20000860 	.word	0x20000860
 8002768:	20000628 	.word	0x20000628
 800276c:	2000487c 	.word	0x2000487c
 8002770:	20002860 	.word	0x20002860

08002774 <osc_prepareAWDGs>:

void osc_prepareAWDGs() {
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = { 0 };
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
 8002788:	615a      	str	r2, [r3, #20]
 800278a:	619a      	str	r2, [r3, #24]
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800278c:	4b22      	ldr	r3, [pc, #136]	; (8002818 <osc_prepareAWDGs+0xa4>)
 800278e:	607b      	str	r3, [r7, #4]
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8002790:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8002794:	60bb      	str	r3, [r7, #8]
	AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 8002796:	4b21      	ldr	r3, [pc, #132]	; (800281c <osc_prepareAWDGs+0xa8>)
 8002798:	60fb      	str	r3, [r7, #12]
	AnalogWDGConfig.ITMode = (triggerADC == &hadc1) ? ENABLE : DISABLE;
 800279a:	4b21      	ldr	r3, [pc, #132]	; (8002820 <osc_prepareAWDGs+0xac>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a21      	ldr	r2, [pc, #132]	; (8002824 <osc_prepareAWDGs+0xb0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	bf0c      	ite	eq
 80027a4:	2301      	moveq	r3, #1
 80027a6:	2300      	movne	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	743b      	strb	r3, [r7, #16]
	AnalogWDGConfig.HighThreshold = 4095;
 80027ac:	f640 73ff 	movw	r3, #4095	; 0xfff
 80027b0:	617b      	str	r3, [r7, #20]
	AnalogWDGConfig.LowThreshold = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
	AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	61fb      	str	r3, [r7, #28]
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK) {
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	4619      	mov	r1, r3
 80027be:	4819      	ldr	r0, [pc, #100]	; (8002824 <osc_prepareAWDGs+0xb0>)
 80027c0:	f003 fa5a 	bl	8005c78 <HAL_ADC_AnalogWDGConfig>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <osc_prepareAWDGs+0x5a>
		Error_Handler();
 80027ca:	f7ff fe41 	bl	8002450 <Error_Handler>
	}

	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80027ce:	4b12      	ldr	r3, [pc, #72]	; (8002818 <osc_prepareAWDGs+0xa4>)
 80027d0:	607b      	str	r3, [r7, #4]
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80027d2:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 80027d6:	60bb      	str	r3, [r7, #8]
	AnalogWDGConfig.Channel = ADC_CHANNEL_3;
 80027d8:	4b13      	ldr	r3, [pc, #76]	; (8002828 <osc_prepareAWDGs+0xb4>)
 80027da:	60fb      	str	r3, [r7, #12]
	AnalogWDGConfig.ITMode = (triggerADC == &hadc2) ? ENABLE : DISABLE;
 80027dc:	4b10      	ldr	r3, [pc, #64]	; (8002820 <osc_prepareAWDGs+0xac>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a12      	ldr	r2, [pc, #72]	; (800282c <osc_prepareAWDGs+0xb8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	bf0c      	ite	eq
 80027e6:	2301      	moveq	r3, #1
 80027e8:	2300      	movne	r3, #0
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	743b      	strb	r3, [r7, #16]
	AnalogWDGConfig.HighThreshold = 4095;
 80027ee:	f640 73ff 	movw	r3, #4095	; 0xfff
 80027f2:	617b      	str	r3, [r7, #20]
	AnalogWDGConfig.LowThreshold = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61bb      	str	r3, [r7, #24]
	AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK) {
 80027fc:	1d3b      	adds	r3, r7, #4
 80027fe:	4619      	mov	r1, r3
 8002800:	480a      	ldr	r0, [pc, #40]	; (800282c <osc_prepareAWDGs+0xb8>)
 8002802:	f003 fa39 	bl	8005c78 <HAL_ADC_AnalogWDGConfig>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <osc_prepareAWDGs+0x9c>
		Error_Handler();
 800280c:	f7ff fe20 	bl	8002450 <Error_Handler>
	}
}
 8002810:	bf00      	nop
 8002812:	3720      	adds	r7, #32
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	7dc00000 	.word	0x7dc00000
 800281c:	08600004 	.word	0x08600004
 8002820:	2000286c 	.word	0x2000286c
 8002824:	20000694 	.word	0x20000694
 8002828:	0c900008 	.word	0x0c900008
 800282c:	20000628 	.word	0x20000628

08002830 <osc_setADCSamplingCycles>:

void osc_setADCSamplingCycles() {
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002836:	463b      	mov	r3, r7
 8002838:	2220      	movs	r2, #32
 800283a:	2100      	movs	r1, #0
 800283c:	4618      	mov	r0, r3
 800283e:	f00c fc7f 	bl	800f140 <memset>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002842:	2306      	movs	r3, #6
 8002844:	607b      	str	r3, [r7, #4]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002846:	237f      	movs	r3, #127	; 0x7f
 8002848:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800284a:	2304      	movs	r3, #4
 800284c:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]

	sConfig.SamplingTime = samplingTimes[terminalSettings.Fs_index];
 8002852:	4b12      	ldr	r3, [pc, #72]	; (800289c <osc_setADCSamplingCycles+0x6c>)
 8002854:	7a1b      	ldrb	r3, [r3, #8]
 8002856:	b25b      	sxtb	r3, r3
 8002858:	461a      	mov	r2, r3
 800285a:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <osc_setADCSamplingCycles+0x70>)
 800285c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002860:	60bb      	str	r3, [r7, #8]

	sConfig.Channel = ADC_CHANNEL_2;
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <osc_setADCSamplingCycles+0x74>)
 8002864:	603b      	str	r3, [r7, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002866:	463b      	mov	r3, r7
 8002868:	4619      	mov	r1, r3
 800286a:	480f      	ldr	r0, [pc, #60]	; (80028a8 <osc_setADCSamplingCycles+0x78>)
 800286c:	f002 fe14 	bl	8005498 <HAL_ADC_ConfigChannel>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <osc_setADCSamplingCycles+0x4a>
		Error_Handler();
 8002876:	f7ff fdeb 	bl	8002450 <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_3;
 800287a:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <osc_setADCSamplingCycles+0x7c>)
 800287c:	603b      	str	r3, [r7, #0]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 800287e:	463b      	mov	r3, r7
 8002880:	4619      	mov	r1, r3
 8002882:	480b      	ldr	r0, [pc, #44]	; (80028b0 <osc_setADCSamplingCycles+0x80>)
 8002884:	f002 fe08 	bl	8005498 <HAL_ADC_ConfigChannel>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <osc_setADCSamplingCycles+0x62>
		Error_Handler();
 800288e:	f7ff fddf 	bl	8002450 <Error_Handler>
	}
}
 8002892:	bf00      	nop
 8002894:	3720      	adds	r7, #32
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	200007c4 	.word	0x200007c4
 80028a0:	08013780 	.word	0x08013780
 80028a4:	08600004 	.word	0x08600004
 80028a8:	20000694 	.word	0x20000694
 80028ac:	0c900008 	.word	0x0c900008
 80028b0:	20000628 	.word	0x20000628

080028b4 <osc_setTriggerLevel>:

void osc_setTriggerLevel(uint32_t mV) {
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	uint32_t triggerLevel = (4096 * mV) / 3300;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	031b      	lsls	r3, r3, #12
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	4a18      	ldr	r2, [pc, #96]	; (8002924 <osc_setTriggerLevel+0x70>)
 80028c4:	fba2 2303 	umull	r2, r3, r2, r3
 80028c8:	095b      	lsrs	r3, r3, #5
 80028ca:	60fb      	str	r3, [r7, #12]

	uint32_t levelandhist = terminalSettings.TriggerEdge == triggerOnRising ? triggerLevel - TRIGGER_HISTERESIS : triggerLevel + TRIGGER_HISTERESIS;
 80028cc:	4b16      	ldr	r3, [pc, #88]	; (8002928 <osc_setTriggerLevel+0x74>)
 80028ce:	7a9b      	ldrb	r3, [r3, #10]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <osc_setTriggerLevel+0x28>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	3bc8      	subs	r3, #200	; 0xc8
 80028da:	e001      	b.n	80028e0 <osc_setTriggerLevel+0x2c>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	33c8      	adds	r3, #200	; 0xc8
 80028e0:	60bb      	str	r3, [r7, #8]

	if (terminalSettings.TriggerEdge == triggerOnRising) {
 80028e2:	4b11      	ldr	r3, [pc, #68]	; (8002928 <osc_setTriggerLevel+0x74>)
 80028e4:	7a9b      	ldrb	r3, [r3, #10]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10b      	bne.n	8002904 <osc_setTriggerLevel+0x50>
		awdgTR1Part1 = (4095 << 16) | levelandhist;
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f043 637f 	orr.w	r3, r3, #267386880	; 0xff00000
 80028f2:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80028f6:	4a0d      	ldr	r2, [pc, #52]	; (800292c <osc_setTriggerLevel+0x78>)
 80028f8:	6013      	str	r3, [r2, #0]
		awdgTR1Part2 = (triggerLevel << 16) | 0;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	041b      	lsls	r3, r3, #16
 80028fe:	4a0c      	ldr	r2, [pc, #48]	; (8002930 <osc_setTriggerLevel+0x7c>)
 8002900:	6013      	str	r3, [r2, #0]
	} else {
		awdgTR1Part1 = (levelandhist << 16) | 0;
		awdgTR1Part2 = (4095 << 16) | triggerLevel;
	}
}
 8002902:	e00a      	b.n	800291a <osc_setTriggerLevel+0x66>
		awdgTR1Part1 = (levelandhist << 16) | 0;
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	041b      	lsls	r3, r3, #16
 8002908:	4a08      	ldr	r2, [pc, #32]	; (800292c <osc_setTriggerLevel+0x78>)
 800290a:	6013      	str	r3, [r2, #0]
		awdgTR1Part2 = (4095 << 16) | triggerLevel;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f043 637f 	orr.w	r3, r3, #267386880	; 0xff00000
 8002912:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8002916:	4a06      	ldr	r2, [pc, #24]	; (8002930 <osc_setTriggerLevel+0x7c>)
 8002918:	6013      	str	r3, [r2, #0]
}
 800291a:	bf00      	nop
 800291c:	3714      	adds	r7, #20
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	09ee009f 	.word	0x09ee009f
 8002928:	200007c4 	.word	0x200007c4
 800292c:	20002864 	.word	0x20002864
 8002930:	20002870 	.word	0x20002870

08002934 <osc_setPretrigger>:

void osc_setPretrigger(uint8_t percent) {
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
	postTriggerSamples = (bufferLengths[usedSamples_index] * (100 - percent) / 100);
 800293e:	4b17      	ldr	r3, [pc, #92]	; (800299c <osc_setPretrigger+0x68>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	b25b      	sxtb	r3, r3
 8002944:	461a      	mov	r2, r3
 8002946:	4b16      	ldr	r3, [pc, #88]	; (80029a0 <osc_setPretrigger+0x6c>)
 8002948:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800294c:	461a      	mov	r2, r3
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8002954:	fb03 f302 	mul.w	r3, r3, r2
 8002958:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <osc_setPretrigger+0x70>)
 800295a:	fb82 1203 	smull	r1, r2, r2, r3
 800295e:	1152      	asrs	r2, r2, #5
 8002960:	17db      	asrs	r3, r3, #31
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	b29a      	uxth	r2, r3
 8002966:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <osc_setPretrigger+0x74>)
 8002968:	801a      	strh	r2, [r3, #0]
	pretriggerRequiresFullBuffer = (postTriggerSamples < bufferLengths[usedSamples_index] / 2);
 800296a:	4b0c      	ldr	r3, [pc, #48]	; (800299c <osc_setPretrigger+0x68>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	b25b      	sxtb	r3, r3
 8002970:	461a      	mov	r2, r3
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <osc_setPretrigger+0x6c>)
 8002974:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002978:	085b      	lsrs	r3, r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	4b0a      	ldr	r3, [pc, #40]	; (80029a8 <osc_setPretrigger+0x74>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	b29b      	uxth	r3, r3
 8002982:	429a      	cmp	r2, r3
 8002984:	bf8c      	ite	hi
 8002986:	2301      	movhi	r3, #1
 8002988:	2300      	movls	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	4b07      	ldr	r3, [pc, #28]	; (80029ac <osc_setPretrigger+0x78>)
 8002990:	701a      	strb	r2, [r3, #0]
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr
 800299c:	2000085c 	.word	0x2000085c
 80029a0:	080137ac 	.word	0x080137ac
 80029a4:	51eb851f 	.word	0x51eb851f
 80029a8:	20002874 	.word	0x20002874
 80029ac:	20002876 	.word	0x20002876

080029b0 <osc_setSamplingFreq>:

void osc_setSamplingFreq(uint32_t index) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
	htim3.Init.Prescaler = samplingFreqsPresc[index] - 1;
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <osc_setSamplingFreq+0x5c>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c0:	3b01      	subs	r3, #1
 80029c2:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <osc_setSamplingFreq+0x60>)
 80029c4:	6053      	str	r3, [r2, #4]
	htim3.Init.Period = samplingFreqsPeriod[index] - 1;
 80029c6:	4a13      	ldr	r2, [pc, #76]	; (8002a14 <osc_setSamplingFreq+0x64>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	4a0f      	ldr	r2, [pc, #60]	; (8002a10 <osc_setSamplingFreq+0x60>)
 80029d2:	60d3      	str	r3, [r2, #12]

	triggerCorrection = triggerADC == &hadc1 ? triggerCorrections1[index] : triggerCorrections2[index];
 80029d4:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <osc_setSamplingFreq+0x68>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a10      	ldr	r2, [pc, #64]	; (8002a1c <osc_setSamplingFreq+0x6c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d104      	bne.n	80029e8 <osc_setSamplingFreq+0x38>
 80029de:	4a10      	ldr	r2, [pc, #64]	; (8002a20 <osc_setSamplingFreq+0x70>)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4413      	add	r3, r2
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	e003      	b.n	80029f0 <osc_setSamplingFreq+0x40>
 80029e8:	4a0e      	ldr	r2, [pc, #56]	; (8002a24 <osc_setSamplingFreq+0x74>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4413      	add	r3, r2
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	4a0d      	ldr	r2, [pc, #52]	; (8002a28 <osc_setSamplingFreq+0x78>)
 80029f2:	7013      	strb	r3, [r2, #0]

	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80029f4:	4806      	ldr	r0, [pc, #24]	; (8002a10 <osc_setSamplingFreq+0x60>)
 80029f6:	f006 faa3 	bl	8008f40 <HAL_TIM_Base_Init>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <osc_setSamplingFreq+0x54>
		Error_Handler();
 8002a00:	f7ff fd26 	bl	8002450 <Error_Handler>
	}
}
 8002a04:	bf00      	nop
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	08013710 	.word	0x08013710
 8002a10:	2000487c 	.word	0x2000487c
 8002a14:	0801373c 	.word	0x0801373c
 8002a18:	2000286c 	.word	0x2000286c
 8002a1c:	20000694 	.word	0x20000694
 8002a20:	08013768 	.word	0x08013768
 8002a24:	08013774 	.word	0x08013774
 8002a28:	20002868 	.word	0x20002868

08002a2c <osc_settrigch>:

void osc_settrigch(uint8_t ch) {
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
	if (ch == 1)
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d103      	bne.n	8002a44 <osc_settrigch+0x18>
		triggerADC = &hadc1;
 8002a3c:	4b07      	ldr	r3, [pc, #28]	; (8002a5c <osc_settrigch+0x30>)
 8002a3e:	4a08      	ldr	r2, [pc, #32]	; (8002a60 <osc_settrigch+0x34>)
 8002a40:	601a      	str	r2, [r3, #0]
	else if (ch == 2)
		triggerADC = &hadc2;
}
 8002a42:	e005      	b.n	8002a50 <osc_settrigch+0x24>
	else if (ch == 2)
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d102      	bne.n	8002a50 <osc_settrigch+0x24>
		triggerADC = &hadc2;
 8002a4a:	4b04      	ldr	r3, [pc, #16]	; (8002a5c <osc_settrigch+0x30>)
 8002a4c:	4a05      	ldr	r2, [pc, #20]	; (8002a64 <osc_settrigch+0x38>)
 8002a4e:	601a      	str	r2, [r3, #0]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	2000286c 	.word	0x2000286c
 8002a60:	20000694 	.word	0x20000694
 8002a64:	20000628 	.word	0x20000628

08002a68 <pwm_init>:
#include "main.h"
#include "config.h"
#include "terminal.h"
#include "frequency.h"

void pwm_init(){
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
	pwm_setFreq(DEFAULT_PWM_FREQ);
 8002a6c:	a10a      	add	r1, pc, #40	; (adr r1, 8002a98 <pwm_init+0x30>)
 8002a6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a72:	f000 f86d 	bl	8002b50 <pwm_setFreq>
	pwm_setDuty(terminalSettings.PWM_duty);
 8002a76:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <pwm_init+0x38>)
 8002a78:	7adb      	ldrb	r3, [r3, #11]
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 f889 	bl	8002b94 <pwm_setDuty>
	pwm_startStop(terminalSettings.PWM_enabled);
 8002a82:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <pwm_init+0x38>)
 8002a84:	7b1b      	ldrb	r3, [r3, #12]
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 f80b 	bl	8002aa4 <pwm_startStop>
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	f3af 8000 	nop.w
 8002a98:	00000000 	.word	0x00000000
 8002a9c:	40c38800 	.word	0x40c38800
 8002aa0:	200007c4 	.word	0x200007c4

08002aa4 <pwm_startStop>:

void pwm_startStop(uint8_t enabled)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
	if(enabled)
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d006      	beq.n	8002ac2 <pwm_startStop+0x1e>
		HAL_TIM_PWM_Start(timer_pwm, PWM_TIMER_CHANNEL);
 8002ab4:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <pwm_startStop+0x34>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	210c      	movs	r1, #12
 8002aba:	4618      	mov	r0, r3
 8002abc:	f006 fbde 	bl	800927c <HAL_TIM_PWM_Start>
	else
		HAL_TIM_PWM_Stop(timer_pwm, PWM_TIMER_CHANNEL);
}
 8002ac0:	e005      	b.n	8002ace <pwm_startStop+0x2a>
		HAL_TIM_PWM_Stop(timer_pwm, PWM_TIMER_CHANNEL);
 8002ac2:	4b05      	ldr	r3, [pc, #20]	; (8002ad8 <pwm_startStop+0x34>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	210c      	movs	r1, #12
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f006 fcd7 	bl	800947c <HAL_TIM_PWM_Stop>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	00000000 	.word	0x00000000

08002ae0 <pwm_getFreq>:

double pwm_getFreq() {
 8002ae0:	b5b0      	push	{r4, r5, r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
	return ((double)CPU_clock / (((double)timer_pwm->Instance->ARR + 1.0) * ((double)timer_pwm->Instance->PSC + 1.0)));
 8002ae4:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <pwm_getFreq+0x68>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fd31 	bl	8000554 <__aeabi_ui2d>
 8002af2:	f04f 0200 	mov.w	r2, #0
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <pwm_getFreq+0x6c>)
 8002af8:	f7fd fbf0 	bl	80002dc <__adddf3>
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	4614      	mov	r4, r2
 8002b02:	461d      	mov	r5, r3
 8002b04:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <pwm_getFreq+0x68>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fd fd21 	bl	8000554 <__aeabi_ui2d>
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <pwm_getFreq+0x6c>)
 8002b18:	f7fd fbe0 	bl	80002dc <__adddf3>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4620      	mov	r0, r4
 8002b22:	4629      	mov	r1, r5
 8002b24:	f7fd fd90 	bl	8000648 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	a104      	add	r1, pc, #16	; (adr r1, 8002b40 <pwm_getFreq+0x60>)
 8002b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b32:	f7fd feb3 	bl	800089c <__aeabi_ddiv>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
}
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002b40:	00000000 	.word	0x00000000
 8002b44:	41a443fd 	.word	0x41a443fd
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	3ff00000 	.word	0x3ff00000

08002b50 <pwm_setFreq>:

void pwm_setFreq(double value) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	e9c7 0100 	strd	r0, r1, [r7]
	frequency_getSettings(&(timer_pwm->Instance->PSC),&(timer_pwm->Instance->ARR),value);
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <pwm_setFreq+0x3c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8002b64:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <pwm_setFreq+0x3c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8002b6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b72:	f7ff f81d 	bl	8001bb0 <frequency_getSettings>
	pwm_setDuty(terminalSettings.PWM_duty);
 8002b76:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <pwm_setFreq+0x40>)
 8002b78:	7adb      	ldrb	r3, [r3, #11]
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 f809 	bl	8002b94 <pwm_setDuty>

}
 8002b82:	bf00      	nop
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000000 	.word	0x20000000
 8002b90:	200007c4 	.word	0x200007c4

08002b94 <pwm_setDuty>:

void pwm_setDuty(uint32_t value) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
	uint64_t CCR = timer_pwm->Instance->ARR;
 8002b9c:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <pwm_setDuty+0x6c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	e9c7 2302 	strd	r2, r3, [r7, #8]
	CCR*=value;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	f04f 0300 	mov.w	r3, #0
 8002bb6:	68f9      	ldr	r1, [r7, #12]
 8002bb8:	fb02 f001 	mul.w	r0, r2, r1
 8002bbc:	68b9      	ldr	r1, [r7, #8]
 8002bbe:	fb03 f101 	mul.w	r1, r3, r1
 8002bc2:	4401      	add	r1, r0
 8002bc4:	68b8      	ldr	r0, [r7, #8]
 8002bc6:	fba0 2302 	umull	r2, r3, r0, r2
 8002bca:	4419      	add	r1, r3
 8002bcc:	460b      	mov	r3, r1
 8002bce:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8002bd2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	CCR/=100;
 8002bd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002bda:	f04f 0264 	mov.w	r2, #100	; 0x64
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	f7fe fad7 	bl	8001194 <__aeabi_uldivmod>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	__HAL_TIM_SET_COMPARE(timer_pwm,PWM_TIMER_CHANNEL,(uint32_t)CCR);
 8002bee:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <pwm_setDuty+0x6c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002bf8:	bf00      	nop
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000000 	.word	0x20000000

08002c04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	4b1f      	ldr	r3, [pc, #124]	; (8002c88 <HAL_MspInit+0x84>)
 8002c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c0e:	4a1e      	ldr	r2, [pc, #120]	; (8002c88 <HAL_MspInit+0x84>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	6613      	str	r3, [r2, #96]	; 0x60
 8002c16:	4b1c      	ldr	r3, [pc, #112]	; (8002c88 <HAL_MspInit+0x84>)
 8002c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	607b      	str	r3, [r7, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c22:	4b19      	ldr	r3, [pc, #100]	; (8002c88 <HAL_MspInit+0x84>)
 8002c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c26:	4a18      	ldr	r2, [pc, #96]	; (8002c88 <HAL_MspInit+0x84>)
 8002c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c2c:	6593      	str	r3, [r2, #88]	; 0x58
 8002c2e:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <HAL_MspInit+0x84>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 0, 0);
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f003 fe8d 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 8002c44:	2001      	movs	r0, #1
 8002c46:	f003 fea4 	bl	8006992 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	2004      	movs	r0, #4
 8002c50:	f003 fe85 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002c54:	2004      	movs	r0, #4
 8002c56:	f003 fe9c 	bl	8006992 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	2005      	movs	r0, #5
 8002c60:	f003 fe7d 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002c64:	2005      	movs	r0, #5
 8002c66:	f003 fe94 	bl	8006992 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	2051      	movs	r0, #81	; 0x51
 8002c70:	f003 fe75 	bl	800695e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002c74:	2051      	movs	r0, #81	; 0x51
 8002c76:	f003 fe8c 	bl	8006992 <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002c7a:	f006 f953 	bl	8008f24 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40021000 	.word	0x40021000

08002c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c90:	e7fe      	b.n	8002c90 <NMI_Handler+0x4>

08002c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c92:	b480      	push	{r7}
 8002c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c96:	e7fe      	b.n	8002c96 <HardFault_Handler+0x4>

08002c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c9c:	e7fe      	b.n	8002c9c <MemManage_Handler+0x4>

08002c9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ca2:	e7fe      	b.n	8002ca2 <BusFault_Handler+0x4>

08002ca4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <UsageFault_Handler+0x4>

08002caa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cae:	bf00      	nop
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr

08002cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr

08002cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cd2:	f001 fbcd 	bl	8004470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41.
  */
void PVD_PVM_IRQHandler(void)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8002cde:	f006 f8cb 	bl	8008e78 <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8002cea:	f004 f935 	bl	8006f58 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
	...

08002d00 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d04:	4802      	ldr	r0, [pc, #8]	; (8002d10 <DMA1_Channel3_IRQHandler+0x10>)
 8002d06:	f003 ffda 	bl	8006cbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000700 	.word	0x20000700

08002d14 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d18:	4803      	ldr	r0, [pc, #12]	; (8002d28 <ADC1_2_IRQHandler+0x14>)
 8002d1a:	f002 f9a3 	bl	8005064 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002d1e:	4803      	ldr	r0, [pc, #12]	; (8002d2c <ADC1_2_IRQHandler+0x18>)
 8002d20:	f002 f9a0 	bl	8005064 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002d24:	bf00      	nop
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	20000694 	.word	0x20000694
 8002d2c:	20000628 	.word	0x20000628

08002d30 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002d34:	4802      	ldr	r0, [pc, #8]	; (8002d40 <USB_HP_IRQHandler+0x10>)
 8002d36:	f004 fd0e 	bl	8007756 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	20005658 	.word	0x20005658

08002d44 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002d48:	4802      	ldr	r0, [pc, #8]	; (8002d54 <USB_LP_IRQHandler+0x10>)
 8002d4a:	f004 fd04 	bl	8007756 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20005658 	.word	0x20005658

08002d58 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d5c:	4802      	ldr	r0, [pc, #8]	; (8002d68 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002d5e:	f006 fc23 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20004914 	.word	0x20004914

08002d6c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d70:	4802      	ldr	r0, [pc, #8]	; (8002d7c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002d72:	f006 fc19 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20004914 	.word	0x20004914

08002d80 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d84:	4802      	ldr	r0, [pc, #8]	; (8002d90 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002d86:	f006 fc0f 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20004914 	.word	0x20004914

08002d94 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d98:	4802      	ldr	r0, [pc, #8]	; (8002da4 <TIM1_CC_IRQHandler+0x10>)
 8002d9a:	f006 fc05 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20004914 	.word	0x20004914

08002da8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002dac:	4802      	ldr	r0, [pc, #8]	; (8002db8 <TIM3_IRQHandler+0x10>)
 8002dae:	f006 fbfb 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	2000487c 	.word	0x2000487c

08002dbc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002dc0:	4802      	ldr	r0, [pc, #8]	; (8002dcc <TIM6_DAC_IRQHandler+0x10>)
 8002dc2:	f006 fbf1 	bl	80095a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	200048c8 	.word	0x200048c8

08002dd0 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002dd4:	4802      	ldr	r0, [pc, #8]	; (8002de0 <DMA2_Channel2_IRQHandler+0x10>)
 8002dd6:	f003 ff72 	bl	8006cbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000760 	.word	0x20000760

08002de4 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002de8:	bf00      	nop
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr

08002df0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
	return 1;
 8002df4:	2301      	movs	r3, #1
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr

08002dfe <_kill>:

int _kill(int pid, int sig)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
 8002e06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e08:	f00c f970 	bl	800f0ec <__errno>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2216      	movs	r2, #22
 8002e10:	601a      	str	r2, [r3, #0]
	return -1;
 8002e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <_exit>:

void _exit (int status)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e26:	f04f 31ff 	mov.w	r1, #4294967295
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff ffe7 	bl	8002dfe <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e30:	e7fe      	b.n	8002e30 <_exit+0x12>

08002e32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	e00a      	b.n	8002e5a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e44:	f3af 8000 	nop.w
 8002e48:	4601      	mov	r1, r0
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	60ba      	str	r2, [r7, #8]
 8002e50:	b2ca      	uxtb	r2, r1
 8002e52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	3301      	adds	r3, #1
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	dbf0      	blt.n	8002e44 <_read+0x12>
	}

return len;
 8002e62:	687b      	ldr	r3, [r7, #4]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	e009      	b.n	8002e92 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	60ba      	str	r2, [r7, #8]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	617b      	str	r3, [r7, #20]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	dbf1      	blt.n	8002e7e <_write+0x12>
	}
	return len;
 8002e9a:	687b      	ldr	r3, [r7, #4]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <_close>:

int _close(int file)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
	return -1;
 8002eac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr

08002eba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
 8002ec2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eca:	605a      	str	r2, [r3, #4]
	return 0;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr

08002ed8 <_isatty>:

int _isatty(int file)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	return 1;
 8002ee0:	2301      	movs	r3, #1
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
	return 0;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f0c:	4a14      	ldr	r2, [pc, #80]	; (8002f60 <_sbrk+0x5c>)
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <_sbrk+0x60>)
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f18:	4b13      	ldr	r3, [pc, #76]	; (8002f68 <_sbrk+0x64>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d102      	bne.n	8002f26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <_sbrk+0x64>)
 8002f22:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <_sbrk+0x68>)
 8002f24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f26:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <_sbrk+0x64>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d207      	bcs.n	8002f44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f34:	f00c f8da 	bl	800f0ec <__errno>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	220c      	movs	r2, #12
 8002f3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f42:	e009      	b.n	8002f58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <_sbrk+0x64>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f4a:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <_sbrk+0x64>)
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	4a05      	ldr	r2, [pc, #20]	; (8002f68 <_sbrk+0x64>)
 8002f54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f56:	68fb      	ldr	r3, [r7, #12]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20008000 	.word	0x20008000
 8002f64:	00000400 	.word	0x00000400
 8002f68:	200003f8 	.word	0x200003f8
 8002f6c:	20005960 	.word	0x20005960

08002f70 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <terminal_init>:

#include <stdio.h>
#include <stdlib.h>
#include <string.h>

void terminal_init() {
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
	terminalSettings.Trigger_mV = 1500;
 8002f80:	4b18      	ldr	r3, [pc, #96]	; (8002fe4 <terminal_init+0x68>)
 8002f82:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002f86:	601a      	str	r2, [r3, #0]
	terminalSettings.PreTrigger_percent = 50;
 8002f88:	4b16      	ldr	r3, [pc, #88]	; (8002fe4 <terminal_init+0x68>)
 8002f8a:	2232      	movs	r2, #50	; 0x32
 8002f8c:	605a      	str	r2, [r3, #4]
	terminalSettings.Fs_index = 7;
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <terminal_init+0x68>)
 8002f90:	2207      	movs	r2, #7
 8002f92:	721a      	strb	r2, [r3, #8]
	terminalSettings.TrigCh = 1;
 8002f94:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <terminal_init+0x68>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	725a      	strb	r2, [r3, #9]
	terminalSettings.TriggerEdge = triggerOnRising;
 8002f9a:	4b12      	ldr	r3, [pc, #72]	; (8002fe4 <terminal_init+0x68>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	729a      	strb	r2, [r3, #10]
	terminalSettings.PWM_duty = 50;
 8002fa0:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <terminal_init+0x68>)
 8002fa2:	2232      	movs	r2, #50	; 0x32
 8002fa4:	72da      	strb	r2, [r3, #11]
	terminalSettings.Samples_index = 2;
 8002fa6:	4b0f      	ldr	r3, [pc, #60]	; (8002fe4 <terminal_init+0x68>)
 8002fa8:	2202      	movs	r2, #2
 8002faa:	735a      	strb	r2, [r3, #13]
	terminalSettings.PWM_enabled = 1;
 8002fac:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <terminal_init+0x68>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	731a      	strb	r2, [r3, #12]

	terminal_triggerlineupdateneeded = 0;
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	; (8002fe8 <terminal_init+0x6c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
	terminal_pagechanged = 0;
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <terminal_init+0x70>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
	terminal_pageupdateneeded = 0;
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <terminal_init+0x74>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
	terminal_numericinput = 0;
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <terminal_init+0x78>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
	terminal_numericinput_decimal = 0;
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <terminal_init+0x7c>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
	terminal_numericinput_has_decimal = 0;
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <terminal_init+0x80>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
	terminal_numericinput_is_negative = 0;
 8002fd6:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <terminal_init+0x84>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr
 8002fe4:	200007c4 	.word	0x200007c4
 8002fe8:	2000084d 	.word	0x2000084d
 8002fec:	2000084c 	.word	0x2000084c
 8002ff0:	200007dc 	.word	0x200007dc
 8002ff4:	200007e0 	.word	0x200007e0
 8002ff8:	200007d8 	.word	0x200007d8
 8002ffc:	200007dd 	.word	0x200007dd
 8003000:	200007d5 	.word	0x200007d5

08003004 <terminal_setpage>:

void terminal_setpage(enum terminalpages page) {
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
	terminal_numericinput = 0;
 800300e:	4b0b      	ldr	r3, [pc, #44]	; (800303c <terminal_setpage+0x38>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
	terminal_numericinput_decimal = 0;
 8003014:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <terminal_setpage+0x3c>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
	terminal_numericinput_has_decimal = 0;
 800301a:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <terminal_setpage+0x40>)
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
	terminal_numericinput_is_negative = 0;
 8003020:	4b09      	ldr	r3, [pc, #36]	; (8003048 <terminal_setpage+0x44>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
	currentpage = page;
 8003026:	4a09      	ldr	r2, [pc, #36]	; (800304c <terminal_setpage+0x48>)
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	7013      	strb	r3, [r2, #0]
	terminal_pagechanged = 1;
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <terminal_setpage+0x4c>)
 800302e:	2201      	movs	r2, #1
 8003030:	701a      	strb	r2, [r3, #0]
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	200007e0 	.word	0x200007e0
 8003040:	200007d8 	.word	0x200007d8
 8003044:	200007dd 	.word	0x200007dd
 8003048:	200007d5 	.word	0x200007d5
 800304c:	200007c0 	.word	0x200007c0
 8003050:	2000084c 	.word	0x2000084c

08003054 <numberOfDigits>:

uint8_t numberOfDigits(uint32_t number) {
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	uint8_t value = 1;
 800305c:	2301      	movs	r3, #1
 800305e:	73fb      	strb	r3, [r7, #15]
	while ((number /= 10) != 0)
 8003060:	e002      	b.n	8003068 <numberOfDigits+0x14>
		value++;
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	3301      	adds	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
	while ((number /= 10) != 0)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a07      	ldr	r2, [pc, #28]	; (8003088 <numberOfDigits+0x34>)
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	08db      	lsrs	r3, r3, #3
 8003072:	607b      	str	r3, [r7, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f3      	bne.n	8003062 <numberOfDigits+0xe>

	return value;
 800307a:	7bfb      	ldrb	r3, [r7, #15]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	cccccccd 	.word	0xcccccccd

0800308c <terminal_draw>:

void terminal_draw() {
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
	uint16_t len;

	if (currentpage == mainpage) {
 8003092:	4b55      	ldr	r3, [pc, #340]	; (80031e8 <terminal_draw+0x15c>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d17a      	bne.n	8003190 <terminal_draw+0x104>
		len = sprintf(txBuffer, "$$T\e[2JTrigger\e[2;2HCh1\e[3;2HCh2\e[2;9HV\e[3;6H\e[1m\e[48;5;214m-\e[3;7H+\e[0m");
 800309a:	4954      	ldr	r1, [pc, #336]	; (80031ec <terminal_draw+0x160>)
 800309c:	4854      	ldr	r0, [pc, #336]	; (80031f0 <terminal_draw+0x164>)
 800309e:	f00c fcb3 	bl	800fa08 <siprintf>
 80030a2:	4603      	mov	r3, r0
 80030a4:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80030a6:	88fb      	ldrh	r3, [r7, #6]
 80030a8:	4619      	mov	r1, r3
 80030aa:	4851      	ldr	r0, [pc, #324]	; (80031f0 <terminal_draw+0x164>)
 80030ac:	f7fe fc4a 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[0m\e[5;1HPretrigger\e[6;2H\e[1m\e[48;5;214m<\e[6;6H>\e[0m");
 80030b0:	4950      	ldr	r1, [pc, #320]	; (80031f4 <terminal_draw+0x168>)
 80030b2:	484f      	ldr	r0, [pc, #316]	; (80031f0 <terminal_draw+0x164>)
 80030b4:	f00c fca8 	bl	800fa08 <siprintf>
 80030b8:	4603      	mov	r3, r0
 80030ba:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80030bc:	88fb      	ldrh	r3, [r7, #6]
 80030be:	4619      	mov	r1, r3
 80030c0:	484b      	ldr	r0, [pc, #300]	; (80031f0 <terminal_draw+0x164>)
 80030c2:	f7fe fc3f 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[0m\e[8;1HSampling\e[9;4H1 kHz\e[10;4H2 kHz\e[11;4H5 kHz\e[12;3H10 kHz\e[13;3H20 kHz");
 80030c6:	494c      	ldr	r1, [pc, #304]	; (80031f8 <terminal_draw+0x16c>)
 80030c8:	4849      	ldr	r0, [pc, #292]	; (80031f0 <terminal_draw+0x164>)
 80030ca:	f00c fc9d 	bl	800fa08 <siprintf>
 80030ce:	4603      	mov	r3, r0
 80030d0:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80030d2:	88fb      	ldrh	r3, [r7, #6]
 80030d4:	4619      	mov	r1, r3
 80030d6:	4846      	ldr	r0, [pc, #280]	; (80031f0 <terminal_draw+0x164>)
 80030d8:	f7fe fc34 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[14;3H50 kHz\e[15;2H100 kHz\e[16;2H200 kHz\e[17;2H500 kHz\e[18;4H1 MHz\e[19;4H2 MHz");
 80030dc:	4947      	ldr	r1, [pc, #284]	; (80031fc <terminal_draw+0x170>)
 80030de:	4844      	ldr	r0, [pc, #272]	; (80031f0 <terminal_draw+0x164>)
 80030e0:	f00c fc92 	bl	800fa08 <siprintf>
 80030e4:	4603      	mov	r3, r0
 80030e6:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80030e8:	88fb      	ldrh	r3, [r7, #6]
 80030ea:	4619      	mov	r1, r3
 80030ec:	4840      	ldr	r0, [pc, #256]	; (80031f0 <terminal_draw+0x164>)
 80030ee:	f7fe fc29 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[2;12H\e[0m\e[48;5;214m\e[1mRPS");
 80030f2:	4943      	ldr	r1, [pc, #268]	; (8003200 <terminal_draw+0x174>)
 80030f4:	483e      	ldr	r0, [pc, #248]	; (80031f0 <terminal_draw+0x164>)
 80030f6:	f00c fc87 	bl	800fa08 <siprintf>
 80030fa:	4603      	mov	r3, r0
 80030fc:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	4619      	mov	r1, r3
 8003102:	483b      	ldr	r0, [pc, #236]	; (80031f0 <terminal_draw+0x164>)
 8003104:	f7fe fc1e 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[0m\e[22;1HSamples\e[23;4H256\e[24;4H512\e[25;3H1024\e[26;3H2048\e[27;3H4096");
 8003108:	493e      	ldr	r1, [pc, #248]	; (8003204 <terminal_draw+0x178>)
 800310a:	4839      	ldr	r0, [pc, #228]	; (80031f0 <terminal_draw+0x164>)
 800310c:	f00c fc7c 	bl	800fa08 <siprintf>
 8003110:	4603      	mov	r3, r0
 8003112:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 8003114:	88fb      	ldrh	r3, [r7, #6]
 8003116:	4619      	mov	r1, r3
 8003118:	4835      	ldr	r0, [pc, #212]	; (80031f0 <terminal_draw+0x164>)
 800311a:	f7fe fc13 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[0m\e[30;1HChannels\e[31;3HCh1 (6)\e[32;3HCh2 (11)");
 800311e:	493a      	ldr	r1, [pc, #232]	; (8003208 <terminal_draw+0x17c>)
 8003120:	4833      	ldr	r0, [pc, #204]	; (80031f0 <terminal_draw+0x164>)
 8003122:	f00c fc71 	bl	800fa08 <siprintf>
 8003126:	4603      	mov	r3, r0
 8003128:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 800312a:	88fb      	ldrh	r3, [r7, #6]
 800312c:	4619      	mov	r1, r3
 800312e:	4830      	ldr	r0, [pc, #192]	; (80031f0 <terminal_draw+0x164>)
 8003130:	f7fe fc08 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[34;1HGenerators\e[35;3HPWM (%d)\e[36;14H\e[38;5;214m\e[48;5;214mp",PWM_PIN);
 8003134:	2208      	movs	r2, #8
 8003136:	4935      	ldr	r1, [pc, #212]	; (800320c <terminal_draw+0x180>)
 8003138:	482d      	ldr	r0, [pc, #180]	; (80031f0 <terminal_draw+0x164>)
 800313a:	f00c fc65 	bl	800fa08 <siprintf>
 800313e:	4603      	mov	r3, r0
 8003140:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	4619      	mov	r1, r3
 8003146:	482a      	ldr	r0, [pc, #168]	; (80031f0 <terminal_draw+0x164>)
 8003148:	f7fe fbfc 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[37;3H\e[0mDuty\e[37;11H%%\e[38;5;214m\e[48;5;214m\e[37;8Hl\e[37;12Hh");
 800314c:	4930      	ldr	r1, [pc, #192]	; (8003210 <terminal_draw+0x184>)
 800314e:	4828      	ldr	r0, [pc, #160]	; (80031f0 <terminal_draw+0x164>)
 8003150:	f00c fc5a 	bl	800fa08 <siprintf>
 8003154:	4603      	mov	r3, r0
 8003156:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 8003158:	88fb      	ldrh	r3, [r7, #6]
 800315a:	4619      	mov	r1, r3
 800315c:	4824      	ldr	r0, [pc, #144]	; (80031f0 <terminal_draw+0x164>)
 800315e:	f7fe fbf1 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[40;1H\e[0mSampling\e[43;1HMax impedance");
 8003162:	492c      	ldr	r1, [pc, #176]	; (8003214 <terminal_draw+0x188>)
 8003164:	4822      	ldr	r0, [pc, #136]	; (80031f0 <terminal_draw+0x164>)
 8003166:	f00c fc4f 	bl	800fa08 <siprintf>
 800316a:	4603      	mov	r3, r0
 800316c:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 800316e:	88fb      	ldrh	r3, [r7, #6]
 8003170:	4619      	mov	r1, r3
 8003172:	481f      	ldr	r0, [pc, #124]	; (80031f0 <terminal_draw+0x164>)
 8003174:	f7fe fbe6 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "$$Snoclickclr:40,41.1,48.5.34;");
 8003178:	4927      	ldr	r1, [pc, #156]	; (8003218 <terminal_draw+0x18c>)
 800317a:	481d      	ldr	r0, [pc, #116]	; (80031f0 <terminal_draw+0x164>)
 800317c:	f00c fc44 	bl	800fa08 <siprintf>
 8003180:	4603      	mov	r3, r0
 8003182:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	4619      	mov	r1, r3
 8003188:	4819      	ldr	r0, [pc, #100]	; (80031f0 <terminal_draw+0x164>)
 800318a:	f7fe fbdb 	bl	8001944 <com_transmit>
 800318e:	e024      	b.n	80031da <terminal_draw+0x14e>

	} else if (currentpage == numberinput_pwm_freq) {
 8003190:	4b15      	ldr	r3, [pc, #84]	; (80031e8 <terminal_draw+0x15c>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d120      	bne.n	80031da <terminal_draw+0x14e>
		len = sprintf(txBuffer, "$$T\e[2J_\e[1m\e[3;2H\e[48;5;214m123\e[4;2H456\e[5;2H789\e[6;2H.\e[6;3H0\e[1;12H<\e[1;14HX");
 8003198:	4920      	ldr	r1, [pc, #128]	; (800321c <terminal_draw+0x190>)
 800319a:	4815      	ldr	r0, [pc, #84]	; (80031f0 <terminal_draw+0x164>)
 800319c:	f00c fc34 	bl	800fa08 <siprintf>
 80031a0:	4603      	mov	r3, r0
 80031a2:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80031a4:	88fb      	ldrh	r3, [r7, #6]
 80031a6:	4619      	mov	r1, r3
 80031a8:	4811      	ldr	r0, [pc, #68]	; (80031f0 <terminal_draw+0x164>)
 80031aa:	f7fe fbcb 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[3;7H\e[1m \e[4;7Hk\e[5;7HM\e[3;8H\e[0mHz\e[4;8HHz\e[5;8HHz");
 80031ae:	491c      	ldr	r1, [pc, #112]	; (8003220 <terminal_draw+0x194>)
 80031b0:	480f      	ldr	r0, [pc, #60]	; (80031f0 <terminal_draw+0x164>)
 80031b2:	f00c fc29 	bl	800fa08 <siprintf>
 80031b6:	4603      	mov	r3, r0
 80031b8:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80031ba:	88fb      	ldrh	r3, [r7, #6]
 80031bc:	4619      	mov	r1, r3
 80031be:	480c      	ldr	r0, [pc, #48]	; (80031f0 <terminal_draw+0x164>)
 80031c0:	f7fe fbc0 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[0m\e[1m\e[5;12H\e[48;5;214mu\e[4;12Hm\e[38;5;214m\e[3;12Hs\e[0ms\e[4;13Hs\e[5;13Hs");
 80031c4:	4917      	ldr	r1, [pc, #92]	; (8003224 <terminal_draw+0x198>)
 80031c6:	480a      	ldr	r0, [pc, #40]	; (80031f0 <terminal_draw+0x164>)
 80031c8:	f00c fc1e 	bl	800fa08 <siprintf>
 80031cc:	4603      	mov	r3, r0
 80031ce:	80fb      	strh	r3, [r7, #6]
		com_transmit(txBuffer, len);
 80031d0:	88fb      	ldrh	r3, [r7, #6]
 80031d2:	4619      	mov	r1, r3
 80031d4:	4806      	ldr	r0, [pc, #24]	; (80031f0 <terminal_draw+0x164>)
 80031d6:	f7fe fbb5 	bl	8001944 <com_transmit>
	}

	terminal_updateValues();
 80031da:	f000 f825 	bl	8003228 <terminal_updateValues>
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	200007c0 	.word	0x200007c0
 80031ec:	0801303c 	.word	0x0801303c
 80031f0:	200007e8 	.word	0x200007e8
 80031f4:	08013088 	.word	0x08013088
 80031f8:	080130c0 	.word	0x080130c0
 80031fc:	08013110 	.word	0x08013110
 8003200:	08013160 	.word	0x08013160
 8003204:	08013180 	.word	0x08013180
 8003208:	080131c8 	.word	0x080131c8
 800320c:	080131fc 	.word	0x080131fc
 8003210:	0801323c 	.word	0x0801323c
 8003214:	08013280 	.word	0x08013280
 8003218:	080132a8 	.word	0x080132a8
 800321c:	080132c8 	.word	0x080132c8
 8003220:	0801331c 	.word	0x0801331c
 8003224:	08013354 	.word	0x08013354

08003228 <terminal_updateValues>:

void terminal_updateValues() {
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
	uint16_t len;

	if (currentpage == mainpage) {
 800322e:	4bab      	ldr	r3, [pc, #684]	; (80034dc <terminal_updateValues+0x2b4>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	f040 81b5 	bne.w	80035a2 <terminal_updateValues+0x37a>
		if (terminalSettings.TrigCh == 1) {
 8003238:	4ba9      	ldr	r3, [pc, #676]	; (80034e0 <terminal_updateValues+0x2b8>)
 800323a:	7a5b      	ldrb	r3, [r3, #9]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d115      	bne.n	800326e <terminal_updateValues+0x46>
			len = sprintf(txBuffer, "$$T\e[2;1H\e[48;5;214m\e[38;5;214mA\e[3;1H\e[38;5;254m\e[48;5;254mB\e[0m");
 8003242:	49a8      	ldr	r1, [pc, #672]	; (80034e4 <terminal_updateValues+0x2bc>)
 8003244:	48a8      	ldr	r0, [pc, #672]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003246:	f00c fbdf 	bl	800fa08 <siprintf>
 800324a:	4603      	mov	r3, r0
 800324c:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 800324e:	89fb      	ldrh	r3, [r7, #14]
 8003250:	4619      	mov	r1, r3
 8003252:	48a5      	ldr	r0, [pc, #660]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003254:	f7fe fb76 	bl	8001944 <com_transmit>
			len = sprintf(txBuffer, "$$Strigch:1;");
 8003258:	49a4      	ldr	r1, [pc, #656]	; (80034ec <terminal_updateValues+0x2c4>)
 800325a:	48a3      	ldr	r0, [pc, #652]	; (80034e8 <terminal_updateValues+0x2c0>)
 800325c:	f00c fbd4 	bl	800fa08 <siprintf>
 8003260:	4603      	mov	r3, r0
 8003262:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 8003264:	89fb      	ldrh	r3, [r7, #14]
 8003266:	4619      	mov	r1, r3
 8003268:	489f      	ldr	r0, [pc, #636]	; (80034e8 <terminal_updateValues+0x2c0>)
 800326a:	f7fe fb6b 	bl	8001944 <com_transmit>
		}
		if (terminalSettings.TrigCh == 2) {
 800326e:	4b9c      	ldr	r3, [pc, #624]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003270:	7a5b      	ldrb	r3, [r3, #9]
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d115      	bne.n	80032a4 <terminal_updateValues+0x7c>
			len = sprintf(txBuffer, "$$T\e[3;1H\e[48;5;214m\e[38;5;214mB\e[2;1H\e[38;5;254m\e[48;5;254mA\e[0m");
 8003278:	499d      	ldr	r1, [pc, #628]	; (80034f0 <terminal_updateValues+0x2c8>)
 800327a:	489b      	ldr	r0, [pc, #620]	; (80034e8 <terminal_updateValues+0x2c0>)
 800327c:	f00c fbc4 	bl	800fa08 <siprintf>
 8003280:	4603      	mov	r3, r0
 8003282:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 8003284:	89fb      	ldrh	r3, [r7, #14]
 8003286:	4619      	mov	r1, r3
 8003288:	4897      	ldr	r0, [pc, #604]	; (80034e8 <terminal_updateValues+0x2c0>)
 800328a:	f7fe fb5b 	bl	8001944 <com_transmit>
			len = sprintf(txBuffer, "$$Strigch:2;");
 800328e:	4999      	ldr	r1, [pc, #612]	; (80034f4 <terminal_updateValues+0x2cc>)
 8003290:	4895      	ldr	r0, [pc, #596]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003292:	f00c fbb9 	bl	800fa08 <siprintf>
 8003296:	4603      	mov	r3, r0
 8003298:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 800329a:	89fb      	ldrh	r3, [r7, #14]
 800329c:	4619      	mov	r1, r3
 800329e:	4892      	ldr	r0, [pc, #584]	; (80034e8 <terminal_updateValues+0x2c0>)
 80032a0:	f7fe fb50 	bl	8001944 <com_transmit>
		}

		len = sprintf(txBuffer, "$$T\e[2;6H\e[0m%lu.%lu\e[0m", terminalSettings.Trigger_mV / 1000, (terminalSettings.Trigger_mV % 1000) / 100);
 80032a4:	4b8e      	ldr	r3, [pc, #568]	; (80034e0 <terminal_updateValues+0x2b8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a93      	ldr	r2, [pc, #588]	; (80034f8 <terminal_updateValues+0x2d0>)
 80032aa:	fba2 2303 	umull	r2, r3, r2, r3
 80032ae:	0999      	lsrs	r1, r3, #6
 80032b0:	4b8b      	ldr	r3, [pc, #556]	; (80034e0 <terminal_updateValues+0x2b8>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	4b90      	ldr	r3, [pc, #576]	; (80034f8 <terminal_updateValues+0x2d0>)
 80032b6:	fba3 0302 	umull	r0, r3, r3, r2
 80032ba:	099b      	lsrs	r3, r3, #6
 80032bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032c0:	fb00 f303 	mul.w	r3, r0, r3
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	4a8d      	ldr	r2, [pc, #564]	; (80034fc <terminal_updateValues+0x2d4>)
 80032c8:	fba2 2303 	umull	r2, r3, r2, r3
 80032cc:	095b      	lsrs	r3, r3, #5
 80032ce:	460a      	mov	r2, r1
 80032d0:	498b      	ldr	r1, [pc, #556]	; (8003500 <terminal_updateValues+0x2d8>)
 80032d2:	4885      	ldr	r0, [pc, #532]	; (80034e8 <terminal_updateValues+0x2c0>)
 80032d4:	f00c fb98 	bl	800fa08 <siprintf>
 80032d8:	4603      	mov	r3, r0
 80032da:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 80032dc:	89fb      	ldrh	r3, [r7, #14]
 80032de:	4619      	mov	r1, r3
 80032e0:	4881      	ldr	r0, [pc, #516]	; (80034e8 <terminal_updateValues+0x2c0>)
 80032e2:	f7fe fb2f 	bl	8001944 <com_transmit>

		if (terminal_triggerlineupdateneeded) {
 80032e6:	4b87      	ldr	r3, [pc, #540]	; (8003504 <terminal_updateValues+0x2dc>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d023      	beq.n	8003336 <terminal_updateValues+0x10e>
			len = sprintf(txBuffer, "$$Strigpos:%lu.%lu;", terminalSettings.Trigger_mV / 1000, (terminalSettings.Trigger_mV % 1000) / 100);
 80032ee:	4b7c      	ldr	r3, [pc, #496]	; (80034e0 <terminal_updateValues+0x2b8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a81      	ldr	r2, [pc, #516]	; (80034f8 <terminal_updateValues+0x2d0>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	0999      	lsrs	r1, r3, #6
 80032fa:	4b79      	ldr	r3, [pc, #484]	; (80034e0 <terminal_updateValues+0x2b8>)
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	4b7e      	ldr	r3, [pc, #504]	; (80034f8 <terminal_updateValues+0x2d0>)
 8003300:	fba3 0302 	umull	r0, r3, r3, r2
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800330a:	fb00 f303 	mul.w	r3, r0, r3
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	4a7a      	ldr	r2, [pc, #488]	; (80034fc <terminal_updateValues+0x2d4>)
 8003312:	fba2 2303 	umull	r2, r3, r2, r3
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	460a      	mov	r2, r1
 800331a:	497b      	ldr	r1, [pc, #492]	; (8003508 <terminal_updateValues+0x2e0>)
 800331c:	4872      	ldr	r0, [pc, #456]	; (80034e8 <terminal_updateValues+0x2c0>)
 800331e:	f00c fb73 	bl	800fa08 <siprintf>
 8003322:	4603      	mov	r3, r0
 8003324:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 8003326:	89fb      	ldrh	r3, [r7, #14]
 8003328:	4619      	mov	r1, r3
 800332a:	486f      	ldr	r0, [pc, #444]	; (80034e8 <terminal_updateValues+0x2c0>)
 800332c:	f7fe fb0a 	bl	8001944 <com_transmit>
			terminal_triggerlineupdateneeded = 0;
 8003330:	4b74      	ldr	r3, [pc, #464]	; (8003504 <terminal_updateValues+0x2dc>)
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]
		}

		if (terminalSettings.TriggerEdge == triggerOnRising) {
 8003336:	4b6a      	ldr	r3, [pc, #424]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003338:	7a9b      	ldrb	r3, [r3, #10]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10a      	bne.n	8003356 <terminal_updateValues+0x12e>
			len = sprintf(txBuffer, "$$T\e[3;9H\e[48;5;214m\e[37;1m/\e[0m");
 8003340:	4972      	ldr	r1, [pc, #456]	; (800350c <terminal_updateValues+0x2e4>)
 8003342:	4869      	ldr	r0, [pc, #420]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003344:	f00c fb60 	bl	800fa08 <siprintf>
 8003348:	4603      	mov	r3, r0
 800334a:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 800334c:	89fb      	ldrh	r3, [r7, #14]
 800334e:	4619      	mov	r1, r3
 8003350:	4865      	ldr	r0, [pc, #404]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003352:	f7fe faf7 	bl	8001944 <com_transmit>
		}
		if (terminalSettings.TriggerEdge == triggerOnFalling) {
 8003356:	4b62      	ldr	r3, [pc, #392]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003358:	7a9b      	ldrb	r3, [r3, #10]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b01      	cmp	r3, #1
 800335e:	d10a      	bne.n	8003376 <terminal_updateValues+0x14e>
			len = sprintf(txBuffer, "$$T\e[3;9H\e[48;5;214m\e[37;1m\\\e[0m");
 8003360:	496b      	ldr	r1, [pc, #428]	; (8003510 <terminal_updateValues+0x2e8>)
 8003362:	4861      	ldr	r0, [pc, #388]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003364:	f00c fb50 	bl	800fa08 <siprintf>
 8003368:	4603      	mov	r3, r0
 800336a:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 800336c:	89fb      	ldrh	r3, [r7, #14]
 800336e:	4619      	mov	r1, r3
 8003370:	485d      	ldr	r0, [pc, #372]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003372:	f7fe fae7 	bl	8001944 <com_transmit>
		}

		if (terminalSettings.PreTrigger_percent == 0) {
 8003376:	4b5a      	ldr	r3, [pc, #360]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10b      	bne.n	8003396 <terminal_updateValues+0x16e>
			len = sprintf(txBuffer, "$$T\e[6;3H\e[0mOFF");
 800337e:	4965      	ldr	r1, [pc, #404]	; (8003514 <terminal_updateValues+0x2ec>)
 8003380:	4859      	ldr	r0, [pc, #356]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003382:	f00c fb41 	bl	800fa08 <siprintf>
 8003386:	4603      	mov	r3, r0
 8003388:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 800338a:	89fb      	ldrh	r3, [r7, #14]
 800338c:	4619      	mov	r1, r3
 800338e:	4856      	ldr	r0, [pc, #344]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003390:	f7fe fad8 	bl	8001944 <com_transmit>
 8003394:	e01d      	b.n	80033d2 <terminal_updateValues+0x1aa>
		} else if (terminalSettings.PreTrigger_percent == 100) {
 8003396:	4b52      	ldr	r3, [pc, #328]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d10b      	bne.n	80033b6 <terminal_updateValues+0x18e>
			len = sprintf(txBuffer, "$$T\e[6;3H\e[0mALL");
 800339e:	495e      	ldr	r1, [pc, #376]	; (8003518 <terminal_updateValues+0x2f0>)
 80033a0:	4851      	ldr	r0, [pc, #324]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033a2:	f00c fb31 	bl	800fa08 <siprintf>
 80033a6:	4603      	mov	r3, r0
 80033a8:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 80033aa:	89fb      	ldrh	r3, [r7, #14]
 80033ac:	4619      	mov	r1, r3
 80033ae:	484e      	ldr	r0, [pc, #312]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033b0:	f7fe fac8 	bl	8001944 <com_transmit>
 80033b4:	e00d      	b.n	80033d2 <terminal_updateValues+0x1aa>
		} else {
			len = sprintf(txBuffer, "$$T\e[6;3H\e[0m%lu%%", terminalSettings.PreTrigger_percent);
 80033b6:	4b4a      	ldr	r3, [pc, #296]	; (80034e0 <terminal_updateValues+0x2b8>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	461a      	mov	r2, r3
 80033bc:	4957      	ldr	r1, [pc, #348]	; (800351c <terminal_updateValues+0x2f4>)
 80033be:	484a      	ldr	r0, [pc, #296]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033c0:	f00c fb22 	bl	800fa08 <siprintf>
 80033c4:	4603      	mov	r3, r0
 80033c6:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 80033c8:	89fb      	ldrh	r3, [r7, #14]
 80033ca:	4619      	mov	r1, r3
 80033cc:	4846      	ldr	r0, [pc, #280]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033ce:	f7fe fab9 	bl	8001944 <com_transmit>
		}

		len = sprintf(txBuffer, "$$T\e[9;1H\e[38;5;254m\e[48;5;254m0\e[10;1H1\e[11;1H2\e[12;1H3");
 80033d2:	4953      	ldr	r1, [pc, #332]	; (8003520 <terminal_updateValues+0x2f8>)
 80033d4:	4844      	ldr	r0, [pc, #272]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033d6:	f00c fb17 	bl	800fa08 <siprintf>
 80033da:	4603      	mov	r3, r0
 80033dc:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 80033de:	89fb      	ldrh	r3, [r7, #14]
 80033e0:	4619      	mov	r1, r3
 80033e2:	4841      	ldr	r0, [pc, #260]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033e4:	f7fe faae 	bl	8001944 <com_transmit>
		len = sprintf(txBuffer, "\e[13;1H4\e[14;1H5\e[15;1H6\e[16;1H7\e[17;1H8\e[18;1H9\e[19;1H:");
 80033e8:	494e      	ldr	r1, [pc, #312]	; (8003524 <terminal_updateValues+0x2fc>)
 80033ea:	483f      	ldr	r0, [pc, #252]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033ec:	f00c fb0c 	bl	800fa08 <siprintf>
 80033f0:	4603      	mov	r3, r0
 80033f2:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 80033f4:	89fb      	ldrh	r3, [r7, #14]
 80033f6:	4619      	mov	r1, r3
 80033f8:	483b      	ldr	r0, [pc, #236]	; (80034e8 <terminal_updateValues+0x2c0>)
 80033fa:	f7fe faa3 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[38;5;214m\e[48;5;214m\e[%d;1H%c", 9 + terminalSettings.Fs_index, (char) ('0' + terminalSettings.Fs_index));
 80033fe:	4b38      	ldr	r3, [pc, #224]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003400:	7a1b      	ldrb	r3, [r3, #8]
 8003402:	b25b      	sxtb	r3, r3
 8003404:	f103 0209 	add.w	r2, r3, #9
 8003408:	4b35      	ldr	r3, [pc, #212]	; (80034e0 <terminal_updateValues+0x2b8>)
 800340a:	7a1b      	ldrb	r3, [r3, #8]
 800340c:	b25b      	sxtb	r3, r3
 800340e:	b2db      	uxtb	r3, r3
 8003410:	3330      	adds	r3, #48	; 0x30
 8003412:	b2db      	uxtb	r3, r3
 8003414:	4944      	ldr	r1, [pc, #272]	; (8003528 <terminal_updateValues+0x300>)
 8003416:	4834      	ldr	r0, [pc, #208]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003418:	f00c faf6 	bl	800fa08 <siprintf>
 800341c:	4603      	mov	r3, r0
 800341e:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 8003420:	89fb      	ldrh	r3, [r7, #14]
 8003422:	4619      	mov	r1, r3
 8003424:	4830      	ldr	r0, [pc, #192]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003426:	f7fe fa8d 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[41;1H\e[0m%5s cycles", cycles[terminalSettings.Fs_index]);
 800342a:	4b2d      	ldr	r3, [pc, #180]	; (80034e0 <terminal_updateValues+0x2b8>)
 800342c:	7a1b      	ldrb	r3, [r3, #8]
 800342e:	b25b      	sxtb	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	4b3e      	ldr	r3, [pc, #248]	; (800352c <terminal_updateValues+0x304>)
 8003434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003438:	461a      	mov	r2, r3
 800343a:	493d      	ldr	r1, [pc, #244]	; (8003530 <terminal_updateValues+0x308>)
 800343c:	482a      	ldr	r0, [pc, #168]	; (80034e8 <terminal_updateValues+0x2c0>)
 800343e:	f00c fae3 	bl	800fa08 <siprintf>
 8003442:	4603      	mov	r3, r0
 8003444:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 8003446:	89fb      	ldrh	r3, [r7, #14]
 8003448:	4619      	mov	r1, r3
 800344a:	4827      	ldr	r0, [pc, #156]	; (80034e8 <terminal_updateValues+0x2c0>)
 800344c:	f7fe fa7a 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[44;1H\e[0m%4s\xce" "\xa9", in_imp[terminalSettings.Fs_index]);
 8003450:	4b23      	ldr	r3, [pc, #140]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003452:	7a1b      	ldrb	r3, [r3, #8]
 8003454:	b25b      	sxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	4b36      	ldr	r3, [pc, #216]	; (8003534 <terminal_updateValues+0x30c>)
 800345a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800345e:	461a      	mov	r2, r3
 8003460:	4935      	ldr	r1, [pc, #212]	; (8003538 <terminal_updateValues+0x310>)
 8003462:	4821      	ldr	r0, [pc, #132]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003464:	f00c fad0 	bl	800fa08 <siprintf>
 8003468:	4603      	mov	r3, r0
 800346a:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 800346c:	89fb      	ldrh	r3, [r7, #14]
 800346e:	4619      	mov	r1, r3
 8003470:	481d      	ldr	r0, [pc, #116]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003472:	f7fe fa67 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "$$T\e[38;5;254m\e[48;5;254m\e[23;1Ha\e[24;1Hb\e[25;1Hc\e[26;1Hd\e[27;1He");
 8003476:	4931      	ldr	r1, [pc, #196]	; (800353c <terminal_updateValues+0x314>)
 8003478:	481b      	ldr	r0, [pc, #108]	; (80034e8 <terminal_updateValues+0x2c0>)
 800347a:	f00c fac5 	bl	800fa08 <siprintf>
 800347e:	4603      	mov	r3, r0
 8003480:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 8003482:	89fb      	ldrh	r3, [r7, #14]
 8003484:	4619      	mov	r1, r3
 8003486:	4818      	ldr	r0, [pc, #96]	; (80034e8 <terminal_updateValues+0x2c0>)
 8003488:	f7fe fa5c 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[38;5;214m\e[48;5;214m\e[%d;1H%c", 23 + terminalSettings.Samples_index, (char) ('a' + terminalSettings.Samples_index));
 800348c:	4b14      	ldr	r3, [pc, #80]	; (80034e0 <terminal_updateValues+0x2b8>)
 800348e:	7b5b      	ldrb	r3, [r3, #13]
 8003490:	b25b      	sxtb	r3, r3
 8003492:	f103 0217 	add.w	r2, r3, #23
 8003496:	4b12      	ldr	r3, [pc, #72]	; (80034e0 <terminal_updateValues+0x2b8>)
 8003498:	7b5b      	ldrb	r3, [r3, #13]
 800349a:	b25b      	sxtb	r3, r3
 800349c:	b2db      	uxtb	r3, r3
 800349e:	3361      	adds	r3, #97	; 0x61
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	4921      	ldr	r1, [pc, #132]	; (8003528 <terminal_updateValues+0x300>)
 80034a4:	4810      	ldr	r0, [pc, #64]	; (80034e8 <terminal_updateValues+0x2c0>)
 80034a6:	f00c faaf 	bl	800fa08 <siprintf>
 80034aa:	4603      	mov	r3, r0
 80034ac:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 80034ae:	89fb      	ldrh	r3, [r7, #14]
 80034b0:	4619      	mov	r1, r3
 80034b2:	480d      	ldr	r0, [pc, #52]	; (80034e8 <terminal_updateValues+0x2c0>)
 80034b4:	f7fe fa46 	bl	8001944 <com_transmit>
		 if (terminalSettings.status == paused) {
		 len = sprintf(txBuffer, "$$T\e[0m\e[1;9H\e[41;1mPAUSED");
		 com_transmit(txBuffer, len);
		 }*/

		if (terminalSettings.PWM_enabled) {
 80034b8:	4b09      	ldr	r3, [pc, #36]	; (80034e0 <terminal_updateValues+0x2b8>)
 80034ba:	7b1b      	ldrb	r3, [r3, #12]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d040      	beq.n	8003544 <terminal_updateValues+0x31c>
			len = sprintf(txBuffer, "$$T\e[0m\e[48;5;214m\e[38;5;214m\e[35;1HG");
 80034c2:	491f      	ldr	r1, [pc, #124]	; (8003540 <terminal_updateValues+0x318>)
 80034c4:	4808      	ldr	r0, [pc, #32]	; (80034e8 <terminal_updateValues+0x2c0>)
 80034c6:	f00c fa9f 	bl	800fa08 <siprintf>
 80034ca:	4603      	mov	r3, r0
 80034cc:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 80034ce:	89fb      	ldrh	r3, [r7, #14]
 80034d0:	4619      	mov	r1, r3
 80034d2:	4805      	ldr	r0, [pc, #20]	; (80034e8 <terminal_updateValues+0x2c0>)
 80034d4:	f7fe fa36 	bl	8001944 <com_transmit>
 80034d8:	e03f      	b.n	800355a <terminal_updateValues+0x332>
 80034da:	bf00      	nop
 80034dc:	200007c0 	.word	0x200007c0
 80034e0:	200007c4 	.word	0x200007c4
 80034e4:	080133a0 	.word	0x080133a0
 80034e8:	200007e8 	.word	0x200007e8
 80034ec:	080133e4 	.word	0x080133e4
 80034f0:	080133f4 	.word	0x080133f4
 80034f4:	08013438 	.word	0x08013438
 80034f8:	10624dd3 	.word	0x10624dd3
 80034fc:	51eb851f 	.word	0x51eb851f
 8003500:	08013448 	.word	0x08013448
 8003504:	2000084d 	.word	0x2000084d
 8003508:	08013464 	.word	0x08013464
 800350c:	08013478 	.word	0x08013478
 8003510:	0801349c 	.word	0x0801349c
 8003514:	080134c0 	.word	0x080134c0
 8003518:	080134d4 	.word	0x080134d4
 800351c:	080134e8 	.word	0x080134e8
 8003520:	080134fc 	.word	0x080134fc
 8003524:	08013538 	.word	0x08013538
 8003528:	08013574 	.word	0x08013574
 800352c:	20000008 	.word	0x20000008
 8003530:	08013594 	.word	0x08013594
 8003534:	20000034 	.word	0x20000034
 8003538:	080135ac 	.word	0x080135ac
 800353c:	080135c0 	.word	0x080135c0
 8003540:	08013604 	.word	0x08013604
		} else {
			len = sprintf(txBuffer, "$$T\e[48;5;254m\e[38;5;254m\e[35;1HG");
 8003544:	4942      	ldr	r1, [pc, #264]	; (8003650 <terminal_updateValues+0x428>)
 8003546:	4843      	ldr	r0, [pc, #268]	; (8003654 <terminal_updateValues+0x42c>)
 8003548:	f00c fa5e 	bl	800fa08 <siprintf>
 800354c:	4603      	mov	r3, r0
 800354e:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 8003550:	89fb      	ldrh	r3, [r7, #14]
 8003552:	4619      	mov	r1, r3
 8003554:	483f      	ldr	r0, [pc, #252]	; (8003654 <terminal_updateValues+0x42c>)
 8003556:	f7fe f9f5 	bl	8001944 <com_transmit>
		}

		double freq = pwm_getFreq();
 800355a:	f7ff fac1 	bl	8002ae0 <pwm_getFreq>
 800355e:	e9c7 0100 	strd	r0, r1, [r7]
		floatToNiceString(freq);
 8003562:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003566:	f000 fc37 	bl	8003dd8 <floatToNiceString>
		len = sprintf(txBuffer, "\e[0m\e[36;3H%sHz", floatToNiceStringBuffer);
 800356a:	4a3b      	ldr	r2, [pc, #236]	; (8003658 <terminal_updateValues+0x430>)
 800356c:	493b      	ldr	r1, [pc, #236]	; (800365c <terminal_updateValues+0x434>)
 800356e:	4839      	ldr	r0, [pc, #228]	; (8003654 <terminal_updateValues+0x42c>)
 8003570:	f00c fa4a 	bl	800fa08 <siprintf>
 8003574:	4603      	mov	r3, r0
 8003576:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 8003578:	89fb      	ldrh	r3, [r7, #14]
 800357a:	4619      	mov	r1, r3
 800357c:	4835      	ldr	r0, [pc, #212]	; (8003654 <terminal_updateValues+0x42c>)
 800357e:	f7fe f9e1 	bl	8001944 <com_transmit>

		len = sprintf(txBuffer, "\e[0m\e[37;9H%2d", terminalSettings.PWM_duty);
 8003582:	4b37      	ldr	r3, [pc, #220]	; (8003660 <terminal_updateValues+0x438>)
 8003584:	7adb      	ldrb	r3, [r3, #11]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	461a      	mov	r2, r3
 800358a:	4936      	ldr	r1, [pc, #216]	; (8003664 <terminal_updateValues+0x43c>)
 800358c:	4831      	ldr	r0, [pc, #196]	; (8003654 <terminal_updateValues+0x42c>)
 800358e:	f00c fa3b 	bl	800fa08 <siprintf>
 8003592:	4603      	mov	r3, r0
 8003594:	81fb      	strh	r3, [r7, #14]
		com_transmit(txBuffer, len);
 8003596:	89fb      	ldrh	r3, [r7, #14]
 8003598:	4619      	mov	r1, r3
 800359a:	482e      	ldr	r0, [pc, #184]	; (8003654 <terminal_updateValues+0x42c>)
 800359c:	f7fe f9d2 	bl	8001944 <com_transmit>
		for (; len < 9 + 15; len++)
			txBuffer[len] = ' ';
		com_transmit(txBuffer, len);

	}
}
 80035a0:	e052      	b.n	8003648 <terminal_updateValues+0x420>
	else if (currentpage == numberinput_pwm_freq) {
 80035a2:	4b31      	ldr	r3, [pc, #196]	; (8003668 <terminal_updateValues+0x440>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d14e      	bne.n	8003648 <terminal_updateValues+0x420>
		if (terminal_numericinput == 0 && terminal_numericinput_has_decimal == 0) {
 80035aa:	4b30      	ldr	r3, [pc, #192]	; (800366c <terminal_updateValues+0x444>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10f      	bne.n	80035d2 <terminal_updateValues+0x3aa>
 80035b2:	4b2f      	ldr	r3, [pc, #188]	; (8003670 <terminal_updateValues+0x448>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10b      	bne.n	80035d2 <terminal_updateValues+0x3aa>
			len = sprintf(txBuffer, "$$T\e[0m\e[1;1H_");
 80035ba:	492e      	ldr	r1, [pc, #184]	; (8003674 <terminal_updateValues+0x44c>)
 80035bc:	4825      	ldr	r0, [pc, #148]	; (8003654 <terminal_updateValues+0x42c>)
 80035be:	f00c fa23 	bl	800fa08 <siprintf>
 80035c2:	4603      	mov	r3, r0
 80035c4:	81fb      	strh	r3, [r7, #14]
			com_transmit(txBuffer, len);
 80035c6:	89fb      	ldrh	r3, [r7, #14]
 80035c8:	4619      	mov	r1, r3
 80035ca:	4822      	ldr	r0, [pc, #136]	; (8003654 <terminal_updateValues+0x42c>)
 80035cc:	f7fe f9ba 	bl	8001944 <com_transmit>
 80035d0:	e025      	b.n	800361e <terminal_updateValues+0x3f6>
			if (terminal_numericinput_has_decimal == 0) {
 80035d2:	4b27      	ldr	r3, [pc, #156]	; (8003670 <terminal_updateValues+0x448>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d109      	bne.n	80035ee <terminal_updateValues+0x3c6>
				len = sprintf(txBuffer, "$$T\e[0m\e[1;1H%lu_", terminal_numericinput);
 80035da:	4b24      	ldr	r3, [pc, #144]	; (800366c <terminal_updateValues+0x444>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	461a      	mov	r2, r3
 80035e0:	4925      	ldr	r1, [pc, #148]	; (8003678 <terminal_updateValues+0x450>)
 80035e2:	481c      	ldr	r0, [pc, #112]	; (8003654 <terminal_updateValues+0x42c>)
 80035e4:	f00c fa10 	bl	800fa08 <siprintf>
 80035e8:	4603      	mov	r3, r0
 80035ea:	81fb      	strh	r3, [r7, #14]
 80035ec:	e017      	b.n	800361e <terminal_updateValues+0x3f6>
				if (terminal_numericinput_decimal == 0)
 80035ee:	4b23      	ldr	r3, [pc, #140]	; (800367c <terminal_updateValues+0x454>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <terminal_updateValues+0x3e2>
					len = sprintf(txBuffer, "$$T\e[0m\e[1;1H%lu._", terminal_numericinput);
 80035f6:	4b1d      	ldr	r3, [pc, #116]	; (800366c <terminal_updateValues+0x444>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	4920      	ldr	r1, [pc, #128]	; (8003680 <terminal_updateValues+0x458>)
 80035fe:	4815      	ldr	r0, [pc, #84]	; (8003654 <terminal_updateValues+0x42c>)
 8003600:	f00c fa02 	bl	800fa08 <siprintf>
 8003604:	4603      	mov	r3, r0
 8003606:	81fb      	strh	r3, [r7, #14]
 8003608:	e009      	b.n	800361e <terminal_updateValues+0x3f6>
					len = sprintf(txBuffer, "$$T\e[0m\e[1;1H%lu.%lu_", terminal_numericinput, terminal_numericinput_decimal);
 800360a:	4b18      	ldr	r3, [pc, #96]	; (800366c <terminal_updateValues+0x444>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4b1b      	ldr	r3, [pc, #108]	; (800367c <terminal_updateValues+0x454>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	491c      	ldr	r1, [pc, #112]	; (8003684 <terminal_updateValues+0x45c>)
 8003614:	480f      	ldr	r0, [pc, #60]	; (8003654 <terminal_updateValues+0x42c>)
 8003616:	f00c f9f7 	bl	800fa08 <siprintf>
 800361a:	4603      	mov	r3, r0
 800361c:	81fb      	strh	r3, [r7, #14]
		if (len > 9 + 15)
 800361e:	89fb      	ldrh	r3, [r7, #14]
 8003620:	2b18      	cmp	r3, #24
 8003622:	d909      	bls.n	8003638 <terminal_updateValues+0x410>
			len = 9 + 15;
 8003624:	2318      	movs	r3, #24
 8003626:	81fb      	strh	r3, [r7, #14]
		for (; len < 9 + 15; len++)
 8003628:	e006      	b.n	8003638 <terminal_updateValues+0x410>
			txBuffer[len] = ' ';
 800362a:	89fb      	ldrh	r3, [r7, #14]
 800362c:	4a09      	ldr	r2, [pc, #36]	; (8003654 <terminal_updateValues+0x42c>)
 800362e:	2120      	movs	r1, #32
 8003630:	54d1      	strb	r1, [r2, r3]
		for (; len < 9 + 15; len++)
 8003632:	89fb      	ldrh	r3, [r7, #14]
 8003634:	3301      	adds	r3, #1
 8003636:	81fb      	strh	r3, [r7, #14]
 8003638:	89fb      	ldrh	r3, [r7, #14]
 800363a:	2b17      	cmp	r3, #23
 800363c:	d9f5      	bls.n	800362a <terminal_updateValues+0x402>
		com_transmit(txBuffer, len);
 800363e:	89fb      	ldrh	r3, [r7, #14]
 8003640:	4619      	mov	r1, r3
 8003642:	4804      	ldr	r0, [pc, #16]	; (8003654 <terminal_updateValues+0x42c>)
 8003644:	f7fe f97e 	bl	8001944 <com_transmit>
}
 8003648:	bf00      	nop
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	0801362c 	.word	0x0801362c
 8003654:	200007e8 	.word	0x200007e8
 8003658:	20000850 	.word	0x20000850
 800365c:	08013650 	.word	0x08013650
 8003660:	200007c4 	.word	0x200007c4
 8003664:	08013660 	.word	0x08013660
 8003668:	200007c0 	.word	0x200007c0
 800366c:	200007e0 	.word	0x200007e0
 8003670:	200007dd 	.word	0x200007dd
 8003674:	08013670 	.word	0x08013670
 8003678:	08013680 	.word	0x08013680
 800367c:	200007d8 	.word	0x200007d8
 8003680:	08013694 	.word	0x08013694
 8003684:	080136a8 	.word	0x080136a8

08003688 <terminal_update>:

void terminal_update() {
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
	if (terminal_pagechanged) {
 800368c:	4b0a      	ldr	r3, [pc, #40]	; (80036b8 <terminal_update+0x30>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <terminal_update+0x18>
		terminal_draw();
 8003694:	f7ff fcfa 	bl	800308c <terminal_draw>
		terminal_pagechanged = 0;
 8003698:	4b07      	ldr	r3, [pc, #28]	; (80036b8 <terminal_update+0x30>)
 800369a:	2200      	movs	r2, #0
 800369c:	701a      	strb	r2, [r3, #0]
	} else if (terminal_pageupdateneeded) {
		terminal_updateValues();
		terminal_pageupdateneeded = 0;
	}
}
 800369e:	e008      	b.n	80036b2 <terminal_update+0x2a>
	} else if (terminal_pageupdateneeded) {
 80036a0:	4b06      	ldr	r3, [pc, #24]	; (80036bc <terminal_update+0x34>)
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d004      	beq.n	80036b2 <terminal_update+0x2a>
		terminal_updateValues();
 80036a8:	f7ff fdbe 	bl	8003228 <terminal_updateValues>
		terminal_pageupdateneeded = 0;
 80036ac:	4b03      	ldr	r3, [pc, #12]	; (80036bc <terminal_update+0x34>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	701a      	strb	r2, [r3, #0]
}
 80036b2:	bf00      	nop
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	2000084c 	.word	0x2000084c
 80036bc:	200007dc 	.word	0x200007dc

080036c0 <terminal_command>:

void terminal_command(uint8_t key) {
 80036c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80036c4:	b090      	sub	sp, #64	; 0x40
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	71fb      	strb	r3, [r7, #7]
	terminal_pageupdateneeded = 1;
 80036cc:	4b9e      	ldr	r3, [pc, #632]	; (8003948 <terminal_command+0x288>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	701a      	strb	r2, [r3, #0]
	if (currentpage == mainpage) {
 80036d2:	4b9e      	ldr	r3, [pc, #632]	; (800394c <terminal_command+0x28c>)
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f040 80e5 	bne.w	80038a6 <terminal_command+0x1e6>
		if (key == '+') {
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	2b2b      	cmp	r3, #43	; 0x2b
 80036e0:	d10f      	bne.n	8003702 <terminal_command+0x42>
			if (terminalSettings.Trigger_mV < 3000) {
 80036e2:	4b9b      	ldr	r3, [pc, #620]	; (8003950 <terminal_command+0x290>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d805      	bhi.n	80036fa <terminal_command+0x3a>
				terminalSettings.Trigger_mV += 500;
 80036ee:	4b98      	ldr	r3, [pc, #608]	; (8003950 <terminal_command+0x290>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80036f6:	4a96      	ldr	r2, [pc, #600]	; (8003950 <terminal_command+0x290>)
 80036f8:	6013      	str	r3, [r2, #0]
			}
			terminal_triggerlineupdateneeded = 1;
 80036fa:	4b96      	ldr	r3, [pc, #600]	; (8003954 <terminal_command+0x294>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
			} else {
				terminal_numericinput /= 10;
			}
		}
	}
}
 8003700:	e34e      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '-') {
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	2b2d      	cmp	r3, #45	; 0x2d
 8003706:	d10e      	bne.n	8003726 <terminal_command+0x66>
			if (terminalSettings.Trigger_mV > 500) {
 8003708:	4b91      	ldr	r3, [pc, #580]	; (8003950 <terminal_command+0x290>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003710:	d905      	bls.n	800371e <terminal_command+0x5e>
				terminalSettings.Trigger_mV -= 500;
 8003712:	4b8f      	ldr	r3, [pc, #572]	; (8003950 <terminal_command+0x290>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800371a:	4a8d      	ldr	r2, [pc, #564]	; (8003950 <terminal_command+0x290>)
 800371c:	6013      	str	r3, [r2, #0]
			terminal_triggerlineupdateneeded = 1;
 800371e:	4b8d      	ldr	r3, [pc, #564]	; (8003954 <terminal_command+0x294>)
 8003720:	2201      	movs	r2, #1
 8003722:	701a      	strb	r2, [r3, #0]
}
 8003724:	e33c      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '>') {
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	2b3e      	cmp	r3, #62	; 0x3e
 800372a:	d10c      	bne.n	8003746 <terminal_command+0x86>
			if (terminalSettings.PreTrigger_percent < 90) {
 800372c:	4b88      	ldr	r3, [pc, #544]	; (8003950 <terminal_command+0x290>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b59      	cmp	r3, #89	; 0x59
 8003732:	d804      	bhi.n	800373e <terminal_command+0x7e>
				terminalSettings.PreTrigger_percent += 10;
 8003734:	4b86      	ldr	r3, [pc, #536]	; (8003950 <terminal_command+0x290>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	330a      	adds	r3, #10
 800373a:	4a85      	ldr	r2, [pc, #532]	; (8003950 <terminal_command+0x290>)
 800373c:	6053      	str	r3, [r2, #4]
			terminal_triggerlineupdateneeded = 1;
 800373e:	4b85      	ldr	r3, [pc, #532]	; (8003954 <terminal_command+0x294>)
 8003740:	2201      	movs	r2, #1
 8003742:	701a      	strb	r2, [r3, #0]
}
 8003744:	e32c      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '<') {
 8003746:	79fb      	ldrb	r3, [r7, #7]
 8003748:	2b3c      	cmp	r3, #60	; 0x3c
 800374a:	d10c      	bne.n	8003766 <terminal_command+0xa6>
			if (terminalSettings.PreTrigger_percent > 0) {
 800374c:	4b80      	ldr	r3, [pc, #512]	; (8003950 <terminal_command+0x290>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d004      	beq.n	800375e <terminal_command+0x9e>
				terminalSettings.PreTrigger_percent -= 10;
 8003754:	4b7e      	ldr	r3, [pc, #504]	; (8003950 <terminal_command+0x290>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	3b0a      	subs	r3, #10
 800375a:	4a7d      	ldr	r2, [pc, #500]	; (8003950 <terminal_command+0x290>)
 800375c:	6053      	str	r3, [r2, #4]
			terminal_triggerlineupdateneeded = 1;
 800375e:	4b7d      	ldr	r3, [pc, #500]	; (8003954 <terminal_command+0x294>)
 8003760:	2201      	movs	r2, #1
 8003762:	701a      	strb	r2, [r3, #0]
}
 8003764:	e31c      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '/') {
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	2b2f      	cmp	r3, #47	; 0x2f
 800376a:	d106      	bne.n	800377a <terminal_command+0xba>
			terminalSettings.TriggerEdge = triggerOnFalling;
 800376c:	4b78      	ldr	r3, [pc, #480]	; (8003950 <terminal_command+0x290>)
 800376e:	2201      	movs	r2, #1
 8003770:	729a      	strb	r2, [r3, #10]
			terminal_triggerlineupdateneeded = 1;
 8003772:	4b78      	ldr	r3, [pc, #480]	; (8003954 <terminal_command+0x294>)
 8003774:	2201      	movs	r2, #1
 8003776:	701a      	strb	r2, [r3, #0]
}
 8003778:	e312      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '\\') {
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	2b5c      	cmp	r3, #92	; 0x5c
 800377e:	d106      	bne.n	800378e <terminal_command+0xce>
			terminalSettings.TriggerEdge = triggerOnRising;
 8003780:	4b73      	ldr	r3, [pc, #460]	; (8003950 <terminal_command+0x290>)
 8003782:	2200      	movs	r2, #0
 8003784:	729a      	strb	r2, [r3, #10]
			terminal_triggerlineupdateneeded = 1;
 8003786:	4b73      	ldr	r3, [pc, #460]	; (8003954 <terminal_command+0x294>)
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
}
 800378c:	e308      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'A') {
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	2b41      	cmp	r3, #65	; 0x41
 8003792:	d106      	bne.n	80037a2 <terminal_command+0xe2>
			terminalSettings.TrigCh = 1;
 8003794:	4b6e      	ldr	r3, [pc, #440]	; (8003950 <terminal_command+0x290>)
 8003796:	2201      	movs	r2, #1
 8003798:	725a      	strb	r2, [r3, #9]
			terminal_triggerlineupdateneeded = 1;
 800379a:	4b6e      	ldr	r3, [pc, #440]	; (8003954 <terminal_command+0x294>)
 800379c:	2201      	movs	r2, #1
 800379e:	701a      	strb	r2, [r3, #0]
}
 80037a0:	e2fe      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'B') {
 80037a2:	79fb      	ldrb	r3, [r7, #7]
 80037a4:	2b42      	cmp	r3, #66	; 0x42
 80037a6:	d106      	bne.n	80037b6 <terminal_command+0xf6>
			terminalSettings.TrigCh = 2;
 80037a8:	4b69      	ldr	r3, [pc, #420]	; (8003950 <terminal_command+0x290>)
 80037aa:	2202      	movs	r2, #2
 80037ac:	725a      	strb	r2, [r3, #9]
			terminal_triggerlineupdateneeded = 1;
 80037ae:	4b69      	ldr	r3, [pc, #420]	; (8003954 <terminal_command+0x294>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	701a      	strb	r2, [r3, #0]
}
 80037b4:	e2f4      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'R') {
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	2b52      	cmp	r3, #82	; 0x52
 80037ba:	f000 82f1 	beq.w	8003da0 <terminal_command+0x6e0>
		else if (key == 'P') {
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	2b50      	cmp	r3, #80	; 0x50
 80037c2:	f000 82ed 	beq.w	8003da0 <terminal_command+0x6e0>
		else if (key == 'S') {
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	2b53      	cmp	r3, #83	; 0x53
 80037ca:	f000 82e9 	beq.w	8003da0 <terminal_command+0x6e0>
		else if (key >= '0' && key < ';') {
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	2b2f      	cmp	r3, #47	; 0x2f
 80037d2:	d909      	bls.n	80037e8 <terminal_command+0x128>
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	2b3a      	cmp	r3, #58	; 0x3a
 80037d8:	d806      	bhi.n	80037e8 <terminal_command+0x128>
			terminalSettings.Fs_index = key - '0';
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	3b30      	subs	r3, #48	; 0x30
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	b25a      	sxtb	r2, r3
 80037e2:	4b5b      	ldr	r3, [pc, #364]	; (8003950 <terminal_command+0x290>)
 80037e4:	721a      	strb	r2, [r3, #8]
 80037e6:	e2db      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key >= 'a' && key < 'f') {
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	2b60      	cmp	r3, #96	; 0x60
 80037ec:	d909      	bls.n	8003802 <terminal_command+0x142>
 80037ee:	79fb      	ldrb	r3, [r7, #7]
 80037f0:	2b65      	cmp	r3, #101	; 0x65
 80037f2:	d806      	bhi.n	8003802 <terminal_command+0x142>
			terminalSettings.Samples_index = key - 'a';
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	3b61      	subs	r3, #97	; 0x61
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	b25a      	sxtb	r2, r3
 80037fc:	4b54      	ldr	r3, [pc, #336]	; (8003950 <terminal_command+0x290>)
 80037fe:	735a      	strb	r2, [r3, #13]
 8003800:	e2ce      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key >= 'w' && key <= 'x') {
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	2b76      	cmp	r3, #118	; 0x76
 8003806:	d903      	bls.n	8003810 <terminal_command+0x150>
 8003808:	79fb      	ldrb	r3, [r7, #7]
 800380a:	2b78      	cmp	r3, #120	; 0x78
 800380c:	f240 82c8 	bls.w	8003da0 <terminal_command+0x6e0>
		else if (key == 'G') {
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	2b47      	cmp	r3, #71	; 0x47
 8003814:	d111      	bne.n	800383a <terminal_command+0x17a>
			terminalSettings.PWM_enabled = !terminalSettings.PWM_enabled;
 8003816:	4b4e      	ldr	r3, [pc, #312]	; (8003950 <terminal_command+0x290>)
 8003818:	7b1b      	ldrb	r3, [r3, #12]
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	bf0c      	ite	eq
 8003820:	2301      	moveq	r3, #1
 8003822:	2300      	movne	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	461a      	mov	r2, r3
 8003828:	4b49      	ldr	r3, [pc, #292]	; (8003950 <terminal_command+0x290>)
 800382a:	731a      	strb	r2, [r3, #12]
			pwm_startStop(terminalSettings.PWM_enabled);
 800382c:	4b48      	ldr	r3, [pc, #288]	; (8003950 <terminal_command+0x290>)
 800382e:	7b1b      	ldrb	r3, [r3, #12]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff f936 	bl	8002aa4 <pwm_startStop>
}
 8003838:	e2b2      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'p') {
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	2b70      	cmp	r3, #112	; 0x70
 800383e:	d103      	bne.n	8003848 <terminal_command+0x188>
			terminal_setpage(numberinput_pwm_freq);
 8003840:	2001      	movs	r0, #1
 8003842:	f7ff fbdf 	bl	8003004 <terminal_setpage>
}
 8003846:	e2ab      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'l') {
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	2b6c      	cmp	r3, #108	; 0x6c
 800384c:	d113      	bne.n	8003876 <terminal_command+0x1b6>
			if (terminalSettings.PWM_duty > 5) {
 800384e:	4b40      	ldr	r3, [pc, #256]	; (8003950 <terminal_command+0x290>)
 8003850:	7adb      	ldrb	r3, [r3, #11]
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b05      	cmp	r3, #5
 8003856:	f240 82a3 	bls.w	8003da0 <terminal_command+0x6e0>
				terminalSettings.PWM_duty -= 5;
 800385a:	4b3d      	ldr	r3, [pc, #244]	; (8003950 <terminal_command+0x290>)
 800385c:	7adb      	ldrb	r3, [r3, #11]
 800385e:	b2db      	uxtb	r3, r3
 8003860:	3b05      	subs	r3, #5
 8003862:	b2da      	uxtb	r2, r3
 8003864:	4b3a      	ldr	r3, [pc, #232]	; (8003950 <terminal_command+0x290>)
 8003866:	72da      	strb	r2, [r3, #11]
				pwm_setDuty(terminalSettings.PWM_duty);
 8003868:	4b39      	ldr	r3, [pc, #228]	; (8003950 <terminal_command+0x290>)
 800386a:	7adb      	ldrb	r3, [r3, #11]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff f990 	bl	8002b94 <pwm_setDuty>
}
 8003874:	e294      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == 'h') {
 8003876:	79fb      	ldrb	r3, [r7, #7]
 8003878:	2b68      	cmp	r3, #104	; 0x68
 800387a:	f040 8291 	bne.w	8003da0 <terminal_command+0x6e0>
			if (terminalSettings.PWM_duty < 95) {
 800387e:	4b34      	ldr	r3, [pc, #208]	; (8003950 <terminal_command+0x290>)
 8003880:	7adb      	ldrb	r3, [r3, #11]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b5e      	cmp	r3, #94	; 0x5e
 8003886:	f200 828b 	bhi.w	8003da0 <terminal_command+0x6e0>
				terminalSettings.PWM_duty += 5;
 800388a:	4b31      	ldr	r3, [pc, #196]	; (8003950 <terminal_command+0x290>)
 800388c:	7adb      	ldrb	r3, [r3, #11]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	3305      	adds	r3, #5
 8003892:	b2da      	uxtb	r2, r3
 8003894:	4b2e      	ldr	r3, [pc, #184]	; (8003950 <terminal_command+0x290>)
 8003896:	72da      	strb	r2, [r3, #11]
				pwm_setDuty(terminalSettings.PWM_duty);
 8003898:	4b2d      	ldr	r3, [pc, #180]	; (8003950 <terminal_command+0x290>)
 800389a:	7adb      	ldrb	r3, [r3, #11]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff f978 	bl	8002b94 <pwm_setDuty>
}
 80038a4:	e27c      	b.n	8003da0 <terminal_command+0x6e0>
	else if (currentpage == numberinput_pwm_freq) {
 80038a6:	4b29      	ldr	r3, [pc, #164]	; (800394c <terminal_command+0x28c>)
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	f040 8278 	bne.w	8003da0 <terminal_command+0x6e0>
		if (key == ' ') {
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	2b20      	cmp	r3, #32
 80038b4:	d156      	bne.n	8003964 <terminal_command+0x2a4>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 80038b6:	4b28      	ldr	r3, [pc, #160]	; (8003958 <terminal_command+0x298>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7fc fe4a 	bl	8000554 <__aeabi_ui2d>
 80038c0:	4604      	mov	r4, r0
 80038c2:	460d      	mov	r5, r1
 80038c4:	4b25      	ldr	r3, [pc, #148]	; (800395c <terminal_command+0x29c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fc fe43 	bl	8000554 <__aeabi_ui2d>
 80038ce:	4680      	mov	r8, r0
 80038d0:	4689      	mov	r9, r1
 80038d2:	4b22      	ldr	r3, [pc, #136]	; (800395c <terminal_command+0x29c>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fbbc 	bl	8003054 <numberOfDigits>
 80038dc:	4603      	mov	r3, r0
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fc fe38 	bl	8000554 <__aeabi_ui2d>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	f04f 0000 	mov.w	r0, #0
 80038ec:	491c      	ldr	r1, [pc, #112]	; (8003960 <terminal_command+0x2a0>)
 80038ee:	f00e fb1f 	bl	8011f30 <pow>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	4640      	mov	r0, r8
 80038f8:	4649      	mov	r1, r9
 80038fa:	f7fc ffcf 	bl	800089c <__aeabi_ddiv>
 80038fe:	4602      	mov	r2, r0
 8003900:	460b      	mov	r3, r1
 8003902:	4620      	mov	r0, r4
 8003904:	4629      	mov	r1, r5
 8003906:	f7fc fce9 	bl	80002dc <__adddf3>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			if (value > MAX_PWM_FREQ)
 8003912:	a30b      	add	r3, pc, #44	; (adr r3, 8003940 <terminal_command+0x280>)
 8003914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003918:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800391c:	f7fd f924 	bl	8000b68 <__aeabi_dcmpgt>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d004      	beq.n	8003930 <terminal_command+0x270>
				value = MAX_PWM_FREQ;
 8003926:	a306      	add	r3, pc, #24	; (adr r3, 8003940 <terminal_command+0x280>)
 8003928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			pwm_setFreq(value);
 8003930:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003934:	f7ff f90c 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003938:	2000      	movs	r0, #0
 800393a:	f7ff fb63 	bl	8003004 <terminal_setpage>
}
 800393e:	e22f      	b.n	8003da0 <terminal_command+0x6e0>
 8003940:	00000000 	.word	0x00000000
 8003944:	417312d0 	.word	0x417312d0
 8003948:	200007dc 	.word	0x200007dc
 800394c:	200007c0 	.word	0x200007c0
 8003950:	200007c4 	.word	0x200007c4
 8003954:	2000084d 	.word	0x2000084d
 8003958:	200007e0 	.word	0x200007e0
 800395c:	200007d8 	.word	0x200007d8
 8003960:	40240000 	.word	0x40240000
		} else if (key == 'k') {
 8003964:	79fb      	ldrb	r3, [r7, #7]
 8003966:	2b6b      	cmp	r3, #107	; 0x6b
 8003968:	d14f      	bne.n	8003a0a <terminal_command+0x34a>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 800396a:	4ba9      	ldr	r3, [pc, #676]	; (8003c10 <terminal_command+0x550>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7fc fdf0 	bl	8000554 <__aeabi_ui2d>
 8003974:	4604      	mov	r4, r0
 8003976:	460d      	mov	r5, r1
 8003978:	4ba6      	ldr	r3, [pc, #664]	; (8003c14 <terminal_command+0x554>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f7fc fde9 	bl	8000554 <__aeabi_ui2d>
 8003982:	4680      	mov	r8, r0
 8003984:	4689      	mov	r9, r1
 8003986:	4ba3      	ldr	r3, [pc, #652]	; (8003c14 <terminal_command+0x554>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fb62 	bl	8003054 <numberOfDigits>
 8003990:	4603      	mov	r3, r0
 8003992:	4618      	mov	r0, r3
 8003994:	f7fc fdde 	bl	8000554 <__aeabi_ui2d>
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	f04f 0000 	mov.w	r0, #0
 80039a0:	499d      	ldr	r1, [pc, #628]	; (8003c18 <terminal_command+0x558>)
 80039a2:	f00e fac5 	bl	8011f30 <pow>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4640      	mov	r0, r8
 80039ac:	4649      	mov	r1, r9
 80039ae:	f7fc ff75 	bl	800089c <__aeabi_ddiv>
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	4620      	mov	r0, r4
 80039b8:	4629      	mov	r1, r5
 80039ba:	f7fc fc8f 	bl	80002dc <__adddf3>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			value *= 1000;
 80039c6:	f04f 0200 	mov.w	r2, #0
 80039ca:	4b94      	ldr	r3, [pc, #592]	; (8003c1c <terminal_command+0x55c>)
 80039cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80039d0:	f7fc fe3a 	bl	8000648 <__aeabi_dmul>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			if (value > MAX_PWM_FREQ)
 80039dc:	a388      	add	r3, pc, #544	; (adr r3, 8003c00 <terminal_command+0x540>)
 80039de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80039e6:	f7fd f8bf 	bl	8000b68 <__aeabi_dcmpgt>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d004      	beq.n	80039fa <terminal_command+0x33a>
				value = MAX_PWM_FREQ;
 80039f0:	a383      	add	r3, pc, #524	; (adr r3, 8003c00 <terminal_command+0x540>)
 80039f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			pwm_setFreq(value);
 80039fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80039fe:	f7ff f8a7 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f7ff fafe 	bl	8003004 <terminal_setpage>
}
 8003a08:	e1ca      	b.n	8003da0 <terminal_command+0x6e0>
		} else if (key == 'M') {
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	2b4d      	cmp	r3, #77	; 0x4d
 8003a0e:	d14f      	bne.n	8003ab0 <terminal_command+0x3f0>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 8003a10:	4b7f      	ldr	r3, [pc, #508]	; (8003c10 <terminal_command+0x550>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fc fd9d 	bl	8000554 <__aeabi_ui2d>
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	460d      	mov	r5, r1
 8003a1e:	4b7d      	ldr	r3, [pc, #500]	; (8003c14 <terminal_command+0x554>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fc fd96 	bl	8000554 <__aeabi_ui2d>
 8003a28:	4680      	mov	r8, r0
 8003a2a:	4689      	mov	r9, r1
 8003a2c:	4b79      	ldr	r3, [pc, #484]	; (8003c14 <terminal_command+0x554>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fb0f 	bl	8003054 <numberOfDigits>
 8003a36:	4603      	mov	r3, r0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fc fd8b 	bl	8000554 <__aeabi_ui2d>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	f04f 0000 	mov.w	r0, #0
 8003a46:	4974      	ldr	r1, [pc, #464]	; (8003c18 <terminal_command+0x558>)
 8003a48:	f00e fa72 	bl	8011f30 <pow>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4640      	mov	r0, r8
 8003a52:	4649      	mov	r1, r9
 8003a54:	f7fc ff22 	bl	800089c <__aeabi_ddiv>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4620      	mov	r0, r4
 8003a5e:	4629      	mov	r1, r5
 8003a60:	f7fc fc3c 	bl	80002dc <__adddf3>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			value *= 1000000;
 8003a6c:	a366      	add	r3, pc, #408	; (adr r3, 8003c08 <terminal_command+0x548>)
 8003a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003a76:	f7fc fde7 	bl	8000648 <__aeabi_dmul>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			if (value > MAX_PWM_FREQ)
 8003a82:	a35f      	add	r3, pc, #380	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a88:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003a8c:	f7fd f86c 	bl	8000b68 <__aeabi_dcmpgt>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d004      	beq.n	8003aa0 <terminal_command+0x3e0>
				value = MAX_PWM_FREQ;
 8003a96:	a35a      	add	r3, pc, #360	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			pwm_setFreq(value);
 8003aa0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003aa4:	f7ff f854 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	f7ff faab 	bl	8003004 <terminal_setpage>
}
 8003aae:	e177      	b.n	8003da0 <terminal_command+0x6e0>
		} else if (key == 's') {
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	2b73      	cmp	r3, #115	; 0x73
 8003ab4:	d14f      	bne.n	8003b56 <terminal_command+0x496>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 8003ab6:	4b56      	ldr	r3, [pc, #344]	; (8003c10 <terminal_command+0x550>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fc fd4a 	bl	8000554 <__aeabi_ui2d>
 8003ac0:	4604      	mov	r4, r0
 8003ac2:	460d      	mov	r5, r1
 8003ac4:	4b53      	ldr	r3, [pc, #332]	; (8003c14 <terminal_command+0x554>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fc fd43 	bl	8000554 <__aeabi_ui2d>
 8003ace:	4680      	mov	r8, r0
 8003ad0:	4689      	mov	r9, r1
 8003ad2:	4b50      	ldr	r3, [pc, #320]	; (8003c14 <terminal_command+0x554>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fabc 	bl	8003054 <numberOfDigits>
 8003adc:	4603      	mov	r3, r0
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fc fd38 	bl	8000554 <__aeabi_ui2d>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	f04f 0000 	mov.w	r0, #0
 8003aec:	494a      	ldr	r1, [pc, #296]	; (8003c18 <terminal_command+0x558>)
 8003aee:	f00e fa1f 	bl	8011f30 <pow>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4640      	mov	r0, r8
 8003af8:	4649      	mov	r1, r9
 8003afa:	f7fc fecf 	bl	800089c <__aeabi_ddiv>
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4620      	mov	r0, r4
 8003b04:	4629      	mov	r1, r5
 8003b06:	f7fc fbe9 	bl	80002dc <__adddf3>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	e9c7 2308 	strd	r2, r3, [r7, #32]
			value = 1/value;
 8003b12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b16:	f04f 0000 	mov.w	r0, #0
 8003b1a:	4941      	ldr	r1, [pc, #260]	; (8003c20 <terminal_command+0x560>)
 8003b1c:	f7fc febe 	bl	800089c <__aeabi_ddiv>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	e9c7 2308 	strd	r2, r3, [r7, #32]
			if (value > MAX_PWM_FREQ)
 8003b28:	a335      	add	r3, pc, #212	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003b32:	f7fd f819 	bl	8000b68 <__aeabi_dcmpgt>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d004      	beq.n	8003b46 <terminal_command+0x486>
				value = MAX_PWM_FREQ;
 8003b3c:	a330      	add	r3, pc, #192	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	e9c7 2308 	strd	r2, r3, [r7, #32]
			pwm_setFreq(value);
 8003b46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003b4a:	f7ff f801 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003b4e:	2000      	movs	r0, #0
 8003b50:	f7ff fa58 	bl	8003004 <terminal_setpage>
}
 8003b54:	e124      	b.n	8003da0 <terminal_command+0x6e0>
		} else if (key == 'm') {
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	2b6d      	cmp	r3, #109	; 0x6d
 8003b5a:	d163      	bne.n	8003c24 <terminal_command+0x564>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 8003b5c:	4b2c      	ldr	r3, [pc, #176]	; (8003c10 <terminal_command+0x550>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fc fcf7 	bl	8000554 <__aeabi_ui2d>
 8003b66:	4604      	mov	r4, r0
 8003b68:	460d      	mov	r5, r1
 8003b6a:	4b2a      	ldr	r3, [pc, #168]	; (8003c14 <terminal_command+0x554>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fc fcf0 	bl	8000554 <__aeabi_ui2d>
 8003b74:	4680      	mov	r8, r0
 8003b76:	4689      	mov	r9, r1
 8003b78:	4b26      	ldr	r3, [pc, #152]	; (8003c14 <terminal_command+0x554>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff fa69 	bl	8003054 <numberOfDigits>
 8003b82:	4603      	mov	r3, r0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fc fce5 	bl	8000554 <__aeabi_ui2d>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	f04f 0000 	mov.w	r0, #0
 8003b92:	4921      	ldr	r1, [pc, #132]	; (8003c18 <terminal_command+0x558>)
 8003b94:	f00e f9cc 	bl	8011f30 <pow>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4640      	mov	r0, r8
 8003b9e:	4649      	mov	r1, r9
 8003ba0:	f7fc fe7c 	bl	800089c <__aeabi_ddiv>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4620      	mov	r0, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	f7fc fb96 	bl	80002dc <__adddf3>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	e9c7 2306 	strd	r2, r3, [r7, #24]
			value = 1000/value;
 8003bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bbc:	f04f 0000 	mov.w	r0, #0
 8003bc0:	4916      	ldr	r1, [pc, #88]	; (8003c1c <terminal_command+0x55c>)
 8003bc2:	f7fc fe6b 	bl	800089c <__aeabi_ddiv>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	e9c7 2306 	strd	r2, r3, [r7, #24]
			if (value > MAX_PWM_FREQ)
 8003bce:	a30c      	add	r3, pc, #48	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003bd8:	f7fc ffc6 	bl	8000b68 <__aeabi_dcmpgt>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d004      	beq.n	8003bec <terminal_command+0x52c>
				value = MAX_PWM_FREQ;
 8003be2:	a307      	add	r3, pc, #28	; (adr r3, 8003c00 <terminal_command+0x540>)
 8003be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be8:	e9c7 2306 	strd	r2, r3, [r7, #24]
			pwm_setFreq(value);
 8003bec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003bf0:	f7fe ffae 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f7ff fa05 	bl	8003004 <terminal_setpage>
}
 8003bfa:	e0d1      	b.n	8003da0 <terminal_command+0x6e0>
 8003bfc:	f3af 8000 	nop.w
 8003c00:	00000000 	.word	0x00000000
 8003c04:	417312d0 	.word	0x417312d0
 8003c08:	00000000 	.word	0x00000000
 8003c0c:	412e8480 	.word	0x412e8480
 8003c10:	200007e0 	.word	0x200007e0
 8003c14:	200007d8 	.word	0x200007d8
 8003c18:	40240000 	.word	0x40240000
 8003c1c:	408f4000 	.word	0x408f4000
 8003c20:	3ff00000 	.word	0x3ff00000
		} else if (key == 'u') {
 8003c24:	79fb      	ldrb	r3, [r7, #7]
 8003c26:	2b75      	cmp	r3, #117	; 0x75
 8003c28:	d14f      	bne.n	8003cca <terminal_command+0x60a>
			double value = terminal_numericinput + terminal_numericinput_decimal / pow(10, numberOfDigits(terminal_numericinput_decimal));
 8003c2a:	4b65      	ldr	r3, [pc, #404]	; (8003dc0 <terminal_command+0x700>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fc fc90 	bl	8000554 <__aeabi_ui2d>
 8003c34:	4604      	mov	r4, r0
 8003c36:	460d      	mov	r5, r1
 8003c38:	4b62      	ldr	r3, [pc, #392]	; (8003dc4 <terminal_command+0x704>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fc fc89 	bl	8000554 <__aeabi_ui2d>
 8003c42:	4680      	mov	r8, r0
 8003c44:	4689      	mov	r9, r1
 8003c46:	4b5f      	ldr	r3, [pc, #380]	; (8003dc4 <terminal_command+0x704>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7ff fa02 	bl	8003054 <numberOfDigits>
 8003c50:	4603      	mov	r3, r0
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fc fc7e 	bl	8000554 <__aeabi_ui2d>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	f04f 0000 	mov.w	r0, #0
 8003c60:	4959      	ldr	r1, [pc, #356]	; (8003dc8 <terminal_command+0x708>)
 8003c62:	f00e f965 	bl	8011f30 <pow>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4640      	mov	r0, r8
 8003c6c:	4649      	mov	r1, r9
 8003c6e:	f7fc fe15 	bl	800089c <__aeabi_ddiv>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4620      	mov	r0, r4
 8003c78:	4629      	mov	r1, r5
 8003c7a:	f7fc fb2f 	bl	80002dc <__adddf3>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	460b      	mov	r3, r1
 8003c82:	e9c7 2304 	strd	r2, r3, [r7, #16]
			value = 1000000/value;
 8003c86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003c8a:	a149      	add	r1, pc, #292	; (adr r1, 8003db0 <terminal_command+0x6f0>)
 8003c8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c90:	f7fc fe04 	bl	800089c <__aeabi_ddiv>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	e9c7 2304 	strd	r2, r3, [r7, #16]
			if (value > MAX_PWM_FREQ)
 8003c9c:	a346      	add	r3, pc, #280	; (adr r3, 8003db8 <terminal_command+0x6f8>)
 8003c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ca6:	f7fc ff5f 	bl	8000b68 <__aeabi_dcmpgt>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d004      	beq.n	8003cba <terminal_command+0x5fa>
				value = MAX_PWM_FREQ;
 8003cb0:	a341      	add	r3, pc, #260	; (adr r3, 8003db8 <terminal_command+0x6f8>)
 8003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb6:	e9c7 2304 	strd	r2, r3, [r7, #16]
			pwm_setFreq(value);
 8003cba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003cbe:	f7fe ff47 	bl	8002b50 <pwm_setFreq>
			terminal_setpage(mainpage);
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	f7ff f99e 	bl	8003004 <terminal_setpage>
}
 8003cc8:	e06a      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key >= '0' && key <= '9') {
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	2b2f      	cmp	r3, #47	; 0x2f
 8003cce:	d938      	bls.n	8003d42 <terminal_command+0x682>
 8003cd0:	79fb      	ldrb	r3, [r7, #7]
 8003cd2:	2b39      	cmp	r3, #57	; 0x39
 8003cd4:	d835      	bhi.n	8003d42 <terminal_command+0x682>
			if (key == '0' && terminal_numericinput == 0)
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	2b30      	cmp	r3, #48	; 0x30
 8003cda:	d106      	bne.n	8003cea <terminal_command+0x62a>
 8003cdc:	4b38      	ldr	r3, [pc, #224]	; (8003dc0 <terminal_command+0x700>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d102      	bne.n	8003cea <terminal_command+0x62a>
				terminal_numericinput_has_decimal = 1;
 8003ce4:	4b39      	ldr	r3, [pc, #228]	; (8003dcc <terminal_command+0x70c>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	701a      	strb	r2, [r3, #0]
			uint32_t *value = terminal_numericinput_has_decimal ? &terminal_numericinput_decimal : &terminal_numericinput;
 8003cea:	4b38      	ldr	r3, [pc, #224]	; (8003dcc <terminal_command+0x70c>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <terminal_command+0x636>
 8003cf2:	4b34      	ldr	r3, [pc, #208]	; (8003dc4 <terminal_command+0x704>)
 8003cf4:	e000      	b.n	8003cf8 <terminal_command+0x638>
 8003cf6:	4b32      	ldr	r3, [pc, #200]	; (8003dc0 <terminal_command+0x700>)
 8003cf8:	60fb      	str	r3, [r7, #12]
			if (*value == 0)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d105      	bne.n	8003d0e <terminal_command+0x64e>
				*value = key - '0';
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	3b30      	subs	r3, #48	; 0x30
 8003d06:	461a      	mov	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e010      	b.n	8003d30 <terminal_command+0x670>
				*value *= 10;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4613      	mov	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	601a      	str	r2, [r3, #0]
				*value += key - '0';
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	4413      	add	r3, r2
 8003d28:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	601a      	str	r2, [r3, #0]
			if (terminal_numericinput > MAX_PWM_FREQ)
 8003d30:	4b23      	ldr	r3, [pc, #140]	; (8003dc0 <terminal_command+0x700>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a26      	ldr	r2, [pc, #152]	; (8003dd0 <terminal_command+0x710>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d931      	bls.n	8003d9e <terminal_command+0x6de>
				terminal_numericinput = MAX_PWM_FREQ;
 8003d3a:	4b21      	ldr	r3, [pc, #132]	; (8003dc0 <terminal_command+0x700>)
 8003d3c:	4a24      	ldr	r2, [pc, #144]	; (8003dd0 <terminal_command+0x710>)
 8003d3e:	601a      	str	r2, [r3, #0]
		else if (key >= '0' && key <= '9') {
 8003d40:	e02d      	b.n	8003d9e <terminal_command+0x6de>
		else if (key == 'X') {
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	2b58      	cmp	r3, #88	; 0x58
 8003d46:	d103      	bne.n	8003d50 <terminal_command+0x690>
			terminal_setpage(mainpage);
 8003d48:	2000      	movs	r0, #0
 8003d4a:	f7ff f95b 	bl	8003004 <terminal_setpage>
}
 8003d4e:	e027      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '.') {
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	2b2e      	cmp	r3, #46	; 0x2e
 8003d54:	d103      	bne.n	8003d5e <terminal_command+0x69e>
			terminal_numericinput_has_decimal = 1;
 8003d56:	4b1d      	ldr	r3, [pc, #116]	; (8003dcc <terminal_command+0x70c>)
 8003d58:	2201      	movs	r2, #1
 8003d5a:	701a      	strb	r2, [r3, #0]
}
 8003d5c:	e020      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key == '<') {
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	2b3c      	cmp	r3, #60	; 0x3c
 8003d62:	d11d      	bne.n	8003da0 <terminal_command+0x6e0>
			if (terminal_numericinput_has_decimal) {
 8003d64:	4b19      	ldr	r3, [pc, #100]	; (8003dcc <terminal_command+0x70c>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00f      	beq.n	8003d8c <terminal_command+0x6cc>
				if (terminal_numericinput_decimal == 0)
 8003d6c:	4b15      	ldr	r3, [pc, #84]	; (8003dc4 <terminal_command+0x704>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <terminal_command+0x6ba>
					terminal_numericinput_has_decimal = 0;
 8003d74:	4b15      	ldr	r3, [pc, #84]	; (8003dcc <terminal_command+0x70c>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
				terminal_numericinput_decimal /= 10;
 8003d7a:	4b12      	ldr	r3, [pc, #72]	; (8003dc4 <terminal_command+0x704>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a15      	ldr	r2, [pc, #84]	; (8003dd4 <terminal_command+0x714>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	08db      	lsrs	r3, r3, #3
 8003d86:	4a0f      	ldr	r2, [pc, #60]	; (8003dc4 <terminal_command+0x704>)
 8003d88:	6013      	str	r3, [r2, #0]
}
 8003d8a:	e009      	b.n	8003da0 <terminal_command+0x6e0>
				terminal_numericinput /= 10;
 8003d8c:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <terminal_command+0x700>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a10      	ldr	r2, [pc, #64]	; (8003dd4 <terminal_command+0x714>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	08db      	lsrs	r3, r3, #3
 8003d98:	4a09      	ldr	r2, [pc, #36]	; (8003dc0 <terminal_command+0x700>)
 8003d9a:	6013      	str	r3, [r2, #0]
}
 8003d9c:	e000      	b.n	8003da0 <terminal_command+0x6e0>
		else if (key >= '0' && key <= '9') {
 8003d9e:	bf00      	nop
}
 8003da0:	bf00      	nop
 8003da2:	3740      	adds	r7, #64	; 0x40
 8003da4:	46bd      	mov	sp, r7
 8003da6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003daa:	bf00      	nop
 8003dac:	f3af 8000 	nop.w
 8003db0:	00000000 	.word	0x00000000
 8003db4:	412e8480 	.word	0x412e8480
 8003db8:	00000000 	.word	0x00000000
 8003dbc:	417312d0 	.word	0x417312d0
 8003dc0:	200007e0 	.word	0x200007e0
 8003dc4:	200007d8 	.word	0x200007d8
 8003dc8:	40240000 	.word	0x40240000
 8003dcc:	200007dd 	.word	0x200007dd
 8003dd0:	01312d00 	.word	0x01312d00
 8003dd4:	cccccccd 	.word	0xcccccccd

08003dd8 <floatToNiceString>:

void floatToNiceString(double value) {
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af04      	add	r7, sp, #16
 8003dde:	e9c7 0100 	strd	r0, r1, [r7]
	char unit = 0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	73fb      	strb	r3, [r7, #15]
	if (value >= 1E6) {
 8003de6:	a34a      	add	r3, pc, #296	; (adr r3, 8003f10 <floatToNiceString+0x138>)
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003df0:	f7fc feb0 	bl	8000b54 <__aeabi_dcmpge>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00d      	beq.n	8003e16 <floatToNiceString+0x3e>
		unit = 'M';
 8003dfa:	234d      	movs	r3, #77	; 0x4d
 8003dfc:	73fb      	strb	r3, [r7, #15]
		value /= 1E6;
 8003dfe:	a344      	add	r3, pc, #272	; (adr r3, 8003f10 <floatToNiceString+0x138>)
 8003e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e08:	f7fc fd48 	bl	800089c <__aeabi_ddiv>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	460b      	mov	r3, r1
 8003e10:	e9c7 2300 	strd	r2, r3, [r7]
 8003e14:	e053      	b.n	8003ebe <floatToNiceString+0xe6>
	} else if (value >= 1E3) {
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	4b43      	ldr	r3, [pc, #268]	; (8003f28 <floatToNiceString+0x150>)
 8003e1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e20:	f7fc fe98 	bl	8000b54 <__aeabi_dcmpge>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <floatToNiceString+0x6e>
		unit = 'k';
 8003e2a:	236b      	movs	r3, #107	; 0x6b
 8003e2c:	73fb      	strb	r3, [r7, #15]
		value /= 1E3;
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	4b3d      	ldr	r3, [pc, #244]	; (8003f28 <floatToNiceString+0x150>)
 8003e34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e38:	f7fc fd30 	bl	800089c <__aeabi_ddiv>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	e9c7 2300 	strd	r2, r3, [r7]
 8003e44:	e03b      	b.n	8003ebe <floatToNiceString+0xe6>
	} else if (value >= 1) {
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	4b38      	ldr	r3, [pc, #224]	; (8003f2c <floatToNiceString+0x154>)
 8003e4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e50:	f7fc fe80 	bl	8000b54 <__aeabi_dcmpge>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <floatToNiceString+0x88>
		unit = 0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
 8003e5e:	e02e      	b.n	8003ebe <floatToNiceString+0xe6>
	} else if (value >= 1E-3) {
 8003e60:	a32d      	add	r3, pc, #180	; (adr r3, 8003f18 <floatToNiceString+0x140>)
 8003e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e6a:	f7fc fe73 	bl	8000b54 <__aeabi_dcmpge>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <floatToNiceString+0xb8>
		unit = 'm';
 8003e74:	236d      	movs	r3, #109	; 0x6d
 8003e76:	73fb      	strb	r3, [r7, #15]
		value /= 1E-3;
 8003e78:	a327      	add	r3, pc, #156	; (adr r3, 8003f18 <floatToNiceString+0x140>)
 8003e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e82:	f7fc fd0b 	bl	800089c <__aeabi_ddiv>
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	e9c7 2300 	strd	r2, r3, [r7]
 8003e8e:	e016      	b.n	8003ebe <floatToNiceString+0xe6>
	} else if (value >= 1E-6) {
 8003e90:	a323      	add	r3, pc, #140	; (adr r3, 8003f20 <floatToNiceString+0x148>)
 8003e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e9a:	f7fc fe5b 	bl	8000b54 <__aeabi_dcmpge>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00c      	beq.n	8003ebe <floatToNiceString+0xe6>
		unit = 'u';
 8003ea4:	2375      	movs	r3, #117	; 0x75
 8003ea6:	73fb      	strb	r3, [r7, #15]
		value /= 1E-6;
 8003ea8:	a31d      	add	r3, pc, #116	; (adr r3, 8003f20 <floatToNiceString+0x148>)
 8003eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003eb2:	f7fc fcf3 	bl	800089c <__aeabi_ddiv>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	460b      	mov	r3, r1
 8003eba:	e9c7 2300 	strd	r2, r3, [r7]
	}
	uint8_t wholePartLength = numberOfDigits((uint32_t) round(value));
 8003ebe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ec2:	f00d ffc7 	bl	8011e54 <round>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f7fc fe93 	bl	8000bf8 <__aeabi_d2uiz>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff f8bd 	bl	8003054 <numberOfDigits>
 8003eda:	4603      	mov	r3, r0
 8003edc:	73bb      	strb	r3, [r7, #14]
	if (sprintf(floatToNiceStringBuffer, "%.*f %c", 6 - wholePartLength, value, unit) >= 10)
 8003ede:	7bbb      	ldrb	r3, [r7, #14]
 8003ee0:	f1c3 0106 	rsb	r1, r3, #6
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	9302      	str	r3, [sp, #8]
 8003ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003eec:	e9cd 2300 	strd	r2, r3, [sp]
 8003ef0:	460a      	mov	r2, r1
 8003ef2:	490f      	ldr	r1, [pc, #60]	; (8003f30 <floatToNiceString+0x158>)
 8003ef4:	480f      	ldr	r0, [pc, #60]	; (8003f34 <floatToNiceString+0x15c>)
 8003ef6:	f00b fd87 	bl	800fa08 <siprintf>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b09      	cmp	r3, #9
 8003efe:	dd01      	ble.n	8003f04 <floatToNiceString+0x12c>
		Error_Handler();
 8003f00:	f7fe faa6 	bl	8002450 <Error_Handler>

}
 8003f04:	bf00      	nop
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	f3af 8000 	nop.w
 8003f10:	00000000 	.word	0x00000000
 8003f14:	412e8480 	.word	0x412e8480
 8003f18:	d2f1a9fc 	.word	0xd2f1a9fc
 8003f1c:	3f50624d 	.word	0x3f50624d
 8003f20:	a0b5ed8d 	.word	0xa0b5ed8d
 8003f24:	3eb0c6f7 	.word	0x3eb0c6f7
 8003f28:	408f4000 	.word	0x408f4000
 8003f2c:	3ff00000 	.word	0x3ff00000
 8003f30:	080136c0 	.word	0x080136c0
 8003f34:	20000850 	.word	0x20000850

08003f38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	605a      	str	r2, [r3, #4]
 8003f48:	609a      	str	r2, [r3, #8]
 8003f4a:	60da      	str	r2, [r3, #12]
 8003f4c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f4e:	463b      	mov	r3, r7
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
 8003f56:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003f58:	4b20      	ldr	r3, [pc, #128]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f5a:	4a21      	ldr	r2, [pc, #132]	; (8003fe0 <MX_TIM1_Init+0xa8>)
 8003f5c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003f5e:	4b1f      	ldr	r3, [pc, #124]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003f64:	4b1d      	ldr	r3, [pc, #116]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f66:	2210      	movs	r2, #16
 8003f68:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003f6a:	4b1c      	ldr	r3, [pc, #112]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f70:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f72:	4b1a      	ldr	r3, [pc, #104]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f78:	4b18      	ldr	r3, [pc, #96]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f7e:	4b17      	ldr	r3, [pc, #92]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f84:	4815      	ldr	r0, [pc, #84]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003f86:	f004 ffdb 	bl	8008f40 <HAL_TIM_Base_Init>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8003f90:	f7fe fa5e 	bl	8002450 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8003f94:	2307      	movs	r3, #7
 8003f96:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8003f98:	2320      	movs	r3, #32
 8003f9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8003f9c:	f107 030c 	add.w	r3, r7, #12
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	480e      	ldr	r0, [pc, #56]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003fa4:	f005 fe86 	bl	8009cb4 <HAL_TIM_SlaveConfigSynchro>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003fae:	f7fe fa4f 	bl	8002450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003fbe:	463b      	mov	r3, r7
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4806      	ldr	r0, [pc, #24]	; (8003fdc <MX_TIM1_Init+0xa4>)
 8003fc4:	f006 fbd6 	bl	800a774 <HAL_TIMEx_MasterConfigSynchronization>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8003fce:	f7fe fa3f 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003fd2:	bf00      	nop
 8003fd4:	3720      	adds	r7, #32
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20004914 	.word	0x20004914
 8003fe0:	40012c00 	.word	0x40012c00

08003fe4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b08a      	sub	sp, #40	; 0x28
 8003fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fea:	f107 031c 	add.w	r3, r7, #28
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	605a      	str	r2, [r3, #4]
 8003ff4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ff6:	463b      	mov	r3, r7
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
 8004000:	60da      	str	r2, [r3, #12]
 8004002:	611a      	str	r2, [r3, #16]
 8004004:	615a      	str	r2, [r3, #20]
 8004006:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004008:	4b22      	ldr	r3, [pc, #136]	; (8004094 <MX_TIM2_Init+0xb0>)
 800400a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800400e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004010:	4b20      	ldr	r3, [pc, #128]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004012:	2200      	movs	r2, #0
 8004014:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004016:	4b1f      	ldr	r3, [pc, #124]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004018:	2200      	movs	r2, #0
 800401a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 800401c:	4b1d      	ldr	r3, [pc, #116]	; (8004094 <MX_TIM2_Init+0xb0>)
 800401e:	f04f 32ff 	mov.w	r2, #4294967295
 8004022:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004024:	4b1b      	ldr	r3, [pc, #108]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004026:	2200      	movs	r2, #0
 8004028:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800402a:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <MX_TIM2_Init+0xb0>)
 800402c:	2200      	movs	r2, #0
 800402e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004030:	4818      	ldr	r0, [pc, #96]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004032:	f005 f8cb 	bl	80091cc <HAL_TIM_PWM_Init>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800403c:	f7fe fa08 	bl	8002450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004040:	2300      	movs	r3, #0
 8004042:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004044:	2300      	movs	r3, #0
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004048:	f107 031c 	add.w	r3, r7, #28
 800404c:	4619      	mov	r1, r3
 800404e:	4811      	ldr	r0, [pc, #68]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004050:	f006 fb90 	bl	800a774 <HAL_TIMEx_MasterConfigSynchronization>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800405a:	f7fe f9f9 	bl	8002450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800405e:	2360      	movs	r3, #96	; 0x60
 8004060:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004066:	2300      	movs	r3, #0
 8004068:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800406e:	463b      	mov	r3, r7
 8004070:	220c      	movs	r2, #12
 8004072:	4619      	mov	r1, r3
 8004074:	4807      	ldr	r0, [pc, #28]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004076:	f005 fc17 	bl	80098a8 <HAL_TIM_PWM_ConfigChannel>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8004080:	f7fe f9e6 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004084:	4803      	ldr	r0, [pc, #12]	; (8004094 <MX_TIM2_Init+0xb0>)
 8004086:	f000 f943 	bl	8004310 <HAL_TIM_MspPostInit>

}
 800408a:	bf00      	nop
 800408c:	3728      	adds	r7, #40	; 0x28
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20004960 	.word	0x20004960

08004098 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800409e:	f107 0310 	add.w	r3, r7, #16
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	605a      	str	r2, [r3, #4]
 80040a8:	609a      	str	r2, [r3, #8]
 80040aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040ac:	1d3b      	adds	r3, r7, #4
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80040b6:	4b1d      	ldr	r3, [pc, #116]	; (800412c <MX_TIM3_Init+0x94>)
 80040b8:	4a1d      	ldr	r2, [pc, #116]	; (8004130 <MX_TIM3_Init+0x98>)
 80040ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80040bc:	4b1b      	ldr	r3, [pc, #108]	; (800412c <MX_TIM3_Init+0x94>)
 80040be:	2200      	movs	r2, #0
 80040c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040c2:	4b1a      	ldr	r3, [pc, #104]	; (800412c <MX_TIM3_Init+0x94>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 169;
 80040c8:	4b18      	ldr	r3, [pc, #96]	; (800412c <MX_TIM3_Init+0x94>)
 80040ca:	22a9      	movs	r2, #169	; 0xa9
 80040cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ce:	4b17      	ldr	r3, [pc, #92]	; (800412c <MX_TIM3_Init+0x94>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d4:	4b15      	ldr	r3, [pc, #84]	; (800412c <MX_TIM3_Init+0x94>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80040da:	4814      	ldr	r0, [pc, #80]	; (800412c <MX_TIM3_Init+0x94>)
 80040dc:	f004 ff30 	bl	8008f40 <HAL_TIM_Base_Init>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80040e6:	f7fe f9b3 	bl	8002450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80040f0:	f107 0310 	add.w	r3, r7, #16
 80040f4:	4619      	mov	r1, r3
 80040f6:	480d      	ldr	r0, [pc, #52]	; (800412c <MX_TIM3_Init+0x94>)
 80040f8:	f005 fce6 	bl	8009ac8 <HAL_TIM_ConfigClockSource>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8004102:	f7fe f9a5 	bl	8002450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004106:	2320      	movs	r3, #32
 8004108:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800410a:	2300      	movs	r3, #0
 800410c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800410e:	1d3b      	adds	r3, r7, #4
 8004110:	4619      	mov	r1, r3
 8004112:	4806      	ldr	r0, [pc, #24]	; (800412c <MX_TIM3_Init+0x94>)
 8004114:	f006 fb2e 	bl	800a774 <HAL_TIMEx_MasterConfigSynchronization>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800411e:	f7fe f997 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004122:	bf00      	nop
 8004124:	3720      	adds	r7, #32
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	2000487c 	.word	0x2000487c
 8004130:	40000400 	.word	0x40000400

08004134 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800413a:	1d3b      	adds	r3, r7, #4
 800413c:	2200      	movs	r2, #0
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	605a      	str	r2, [r3, #4]
 8004142:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004144:	4b15      	ldr	r3, [pc, #84]	; (800419c <MX_TIM6_Init+0x68>)
 8004146:	4a16      	ldr	r2, [pc, #88]	; (80041a0 <MX_TIM6_Init+0x6c>)
 8004148:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17000-1;
 800414a:	4b14      	ldr	r3, [pc, #80]	; (800419c <MX_TIM6_Init+0x68>)
 800414c:	f244 2267 	movw	r2, #16999	; 0x4267
 8004150:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004152:	4b12      	ldr	r3, [pc, #72]	; (800419c <MX_TIM6_Init+0x68>)
 8004154:	2200      	movs	r2, #0
 8004156:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004158:	4b10      	ldr	r3, [pc, #64]	; (800419c <MX_TIM6_Init+0x68>)
 800415a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800415e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004160:	4b0e      	ldr	r3, [pc, #56]	; (800419c <MX_TIM6_Init+0x68>)
 8004162:	2200      	movs	r2, #0
 8004164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004166:	480d      	ldr	r0, [pc, #52]	; (800419c <MX_TIM6_Init+0x68>)
 8004168:	f004 feea 	bl	8008f40 <HAL_TIM_Base_Init>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8004172:	f7fe f96d 	bl	8002450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004176:	2300      	movs	r3, #0
 8004178:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800417e:	1d3b      	adds	r3, r7, #4
 8004180:	4619      	mov	r1, r3
 8004182:	4806      	ldr	r0, [pc, #24]	; (800419c <MX_TIM6_Init+0x68>)
 8004184:	f006 faf6 	bl	800a774 <HAL_TIMEx_MasterConfigSynchronization>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800418e:	f7fe f95f 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004192:	bf00      	nop
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	200048c8 	.word	0x200048c8
 80041a0:	40001000 	.word	0x40001000

080041a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a33      	ldr	r2, [pc, #204]	; (8004280 <HAL_TIM_Base_MspInit+0xdc>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d12c      	bne.n	8004210 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041b6:	4b33      	ldr	r3, [pc, #204]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 80041b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ba:	4a32      	ldr	r2, [pc, #200]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 80041bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80041c0:	6613      	str	r3, [r2, #96]	; 0x60
 80041c2:	4b30      	ldr	r3, [pc, #192]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 80041c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1, 0);
 80041ce:	2200      	movs	r2, #0
 80041d0:	2101      	movs	r1, #1
 80041d2:	2018      	movs	r0, #24
 80041d4:	f002 fbc3 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80041d8:	2018      	movs	r0, #24
 80041da:	f002 fbda 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80041de:	2200      	movs	r2, #0
 80041e0:	2101      	movs	r1, #1
 80041e2:	2019      	movs	r0, #25
 80041e4:	f002 fbbb 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80041e8:	2019      	movs	r0, #25
 80041ea:	f002 fbd2 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 80041ee:	2200      	movs	r2, #0
 80041f0:	2101      	movs	r1, #1
 80041f2:	201a      	movs	r0, #26
 80041f4:	f002 fbb3 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80041f8:	201a      	movs	r0, #26
 80041fa:	f002 fbca 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80041fe:	2200      	movs	r2, #0
 8004200:	2101      	movs	r1, #1
 8004202:	201b      	movs	r0, #27
 8004204:	f002 fbab 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004208:	201b      	movs	r0, #27
 800420a:	f002 fbc2 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800420e:	e032      	b.n	8004276 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM3)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1c      	ldr	r2, [pc, #112]	; (8004288 <HAL_TIM_Base_MspInit+0xe4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d114      	bne.n	8004244 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800421a:	4b1a      	ldr	r3, [pc, #104]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 800421c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800421e:	4a19      	ldr	r2, [pc, #100]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 8004220:	f043 0302 	orr.w	r3, r3, #2
 8004224:	6593      	str	r3, [r2, #88]	; 0x58
 8004226:	4b17      	ldr	r3, [pc, #92]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 8004228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8004232:	2200      	movs	r2, #0
 8004234:	2102      	movs	r1, #2
 8004236:	201d      	movs	r0, #29
 8004238:	f002 fb91 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800423c:	201d      	movs	r0, #29
 800423e:	f002 fba8 	bl	8006992 <HAL_NVIC_EnableIRQ>
}
 8004242:	e018      	b.n	8004276 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM6)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a10      	ldr	r2, [pc, #64]	; (800428c <HAL_TIM_Base_MspInit+0xe8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d113      	bne.n	8004276 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800424e:	4b0d      	ldr	r3, [pc, #52]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 8004250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004252:	4a0c      	ldr	r2, [pc, #48]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 8004254:	f043 0310 	orr.w	r3, r3, #16
 8004258:	6593      	str	r3, [r2, #88]	; 0x58
 800425a:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <HAL_TIM_Base_MspInit+0xe0>)
 800425c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425e:	f003 0310 	and.w	r3, r3, #16
 8004262:	60fb      	str	r3, [r7, #12]
 8004264:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004266:	2200      	movs	r2, #0
 8004268:	2106      	movs	r1, #6
 800426a:	2036      	movs	r0, #54	; 0x36
 800426c:	f002 fb77 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004270:	2036      	movs	r0, #54	; 0x36
 8004272:	f002 fb8e 	bl	8006992 <HAL_NVIC_EnableIRQ>
}
 8004276:	bf00      	nop
 8004278:	3718      	adds	r7, #24
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	40012c00 	.word	0x40012c00
 8004284:	40021000 	.word	0x40021000
 8004288:	40000400 	.word	0x40000400
 800428c:	40001000 	.word	0x40001000

08004290 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08a      	sub	sp, #40	; 0x28
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004298:	f107 0314 	add.w	r3, r7, #20
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	60da      	str	r2, [r3, #12]
 80042a6:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b0:	d128      	bne.n	8004304 <HAL_TIM_PWM_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042b2:	4b16      	ldr	r3, [pc, #88]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b6:	4a15      	ldr	r2, [pc, #84]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042b8:	f043 0301 	orr.w	r3, r3, #1
 80042bc:	6593      	str	r3, [r2, #88]	; 0x58
 80042be:	4b13      	ldr	r3, [pc, #76]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	613b      	str	r3, [r7, #16]
 80042c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ca:	4b10      	ldr	r3, [pc, #64]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ce:	4a0f      	ldr	r2, [pc, #60]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042d6:	4b0d      	ldr	r3, [pc, #52]	; (800430c <HAL_TIM_PWM_MspInit+0x7c>)
 80042d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80042e2:	2301      	movs	r3, #1
 80042e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e6:	2302      	movs	r3, #2
 80042e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ee:	2300      	movs	r3, #0
 80042f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80042f2:	2301      	movs	r3, #1
 80042f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042f6:	f107 0314 	add.w	r3, r7, #20
 80042fa:	4619      	mov	r1, r3
 80042fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004300:	f002 ff70 	bl	80071e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004304:	bf00      	nop
 8004306:	3728      	adds	r7, #40	; 0x28
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	40021000 	.word	0x40021000

08004310 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004318:	f107 030c 	add.w	r3, r7, #12
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	609a      	str	r2, [r3, #8]
 8004324:	60da      	str	r2, [r3, #12]
 8004326:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004330:	d11c      	bne.n	800436c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	4b10      	ldr	r3, [pc, #64]	; (8004374 <HAL_TIM_MspPostInit+0x64>)
 8004334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004336:	4a0f      	ldr	r2, [pc, #60]	; (8004374 <HAL_TIM_MspPostInit+0x64>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800433e:	4b0d      	ldr	r3, [pc, #52]	; (8004374 <HAL_TIM_MspPostInit+0x64>)
 8004340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	60bb      	str	r3, [r7, #8]
 8004348:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800434a:	2308      	movs	r3, #8
 800434c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434e:	2302      	movs	r3, #2
 8004350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004356:	2300      	movs	r3, #0
 8004358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800435a:	2301      	movs	r3, #1
 800435c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435e:	f107 030c 	add.w	r3, r7, #12
 8004362:	4619      	mov	r1, r3
 8004364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004368:	f002 ff3c 	bl	80071e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800436c:	bf00      	nop
 800436e:	3720      	adds	r7, #32
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40021000 	.word	0x40021000

08004378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004378:	480d      	ldr	r0, [pc, #52]	; (80043b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800437a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800437c:	480d      	ldr	r0, [pc, #52]	; (80043b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800437e:	490e      	ldr	r1, [pc, #56]	; (80043b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004380:	4a0e      	ldr	r2, [pc, #56]	; (80043bc <LoopForever+0xe>)
  movs r3, #0
 8004382:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004384:	e002      	b.n	800438c <LoopCopyDataInit>

08004386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800438a:	3304      	adds	r3, #4

0800438c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800438c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800438e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004390:	d3f9      	bcc.n	8004386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004392:	4a0b      	ldr	r2, [pc, #44]	; (80043c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004394:	4c0b      	ldr	r4, [pc, #44]	; (80043c4 <LoopForever+0x16>)
  movs r3, #0
 8004396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004398:	e001      	b.n	800439e <LoopFillZerobss>

0800439a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800439a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800439c:	3204      	adds	r2, #4

0800439e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800439e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043a0:	d3fb      	bcc.n	800439a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80043a2:	f7fe fde5 	bl	8002f70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80043a6:	f00a fea7 	bl	800f0f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80043aa:	f7fd fe71 	bl	8002090 <main>

080043ae <LoopForever>:

LoopForever:
    b LoopForever
 80043ae:	e7fe      	b.n	80043ae <LoopForever>
  ldr   r0, =_estack
 80043b0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80043b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043b8:	200003d4 	.word	0x200003d4
  ldr r2, =_sidata
 80043bc:	08013bf0 	.word	0x08013bf0
  ldr r2, =_sbss
 80043c0:	200003d4 	.word	0x200003d4
  ldr r4, =_ebss
 80043c4:	2000595c 	.word	0x2000595c

080043c8 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80043c8:	e7fe      	b.n	80043c8 <COMP1_2_3_IRQHandler>

080043ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b082      	sub	sp, #8
 80043ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80043d0:	2300      	movs	r3, #0
 80043d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043d4:	2003      	movs	r0, #3
 80043d6:	f002 fab7 	bl	8006948 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043da:	2000      	movs	r0, #0
 80043dc:	f000 f80e 	bl	80043fc <HAL_InitTick>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	71fb      	strb	r3, [r7, #7]
 80043ea:	e001      	b.n	80043f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80043ec:	f7fe fc0a 	bl	8002c04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80043f0:	79fb      	ldrb	r3, [r7, #7]

}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004404:	2300      	movs	r3, #0
 8004406:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004408:	4b16      	ldr	r3, [pc, #88]	; (8004464 <HAL_InitTick+0x68>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d022      	beq.n	8004456 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004410:	4b15      	ldr	r3, [pc, #84]	; (8004468 <HAL_InitTick+0x6c>)
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	4b13      	ldr	r3, [pc, #76]	; (8004464 <HAL_InitTick+0x68>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800441c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004420:	fbb2 f3f3 	udiv	r3, r2, r3
 8004424:	4618      	mov	r0, r3
 8004426:	f002 fac2 	bl	80069ae <HAL_SYSTICK_Config>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10f      	bne.n	8004450 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b0f      	cmp	r3, #15
 8004434:	d809      	bhi.n	800444a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004436:	2200      	movs	r2, #0
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	f04f 30ff 	mov.w	r0, #4294967295
 800443e:	f002 fa8e 	bl	800695e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004442:	4a0a      	ldr	r2, [pc, #40]	; (800446c <HAL_InitTick+0x70>)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	e007      	b.n	800445a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	73fb      	strb	r3, [r7, #15]
 800444e:	e004      	b.n	800445a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	73fb      	strb	r3, [r7, #15]
 8004454:	e001      	b.n	800445a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800445a:	7bfb      	ldrb	r3, [r7, #15]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	20000064 	.word	0x20000064
 8004468:	20000004 	.word	0x20000004
 800446c:	20000060 	.word	0x20000060

08004470 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004474:	4b05      	ldr	r3, [pc, #20]	; (800448c <HAL_IncTick+0x1c>)
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <HAL_IncTick+0x20>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4413      	add	r3, r2
 800447e:	4a03      	ldr	r2, [pc, #12]	; (800448c <HAL_IncTick+0x1c>)
 8004480:	6013      	str	r3, [r2, #0]
}
 8004482:	bf00      	nop
 8004484:	46bd      	mov	sp, r7
 8004486:	bc80      	pop	{r7}
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	200049ac 	.word	0x200049ac
 8004490:	20000064 	.word	0x20000064

08004494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  return uwTick;
 8004498:	4b02      	ldr	r3, [pc, #8]	; (80044a4 <HAL_GetTick+0x10>)
 800449a:	681b      	ldr	r3, [r3, #0]
}
 800449c:	4618      	mov	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	bc80      	pop	{r7}
 80044a2:	4770      	bx	lr
 80044a4:	200049ac 	.word	0x200049ac

080044a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	609a      	str	r2, [r3, #8]
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr

080044cc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	431a      	orrs	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	609a      	str	r2, [r3, #8]
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr

080044f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr
	...

0800450c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800450c:	b480      	push	{r7}
 800450e:	b087      	sub	sp, #28
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
 8004518:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	3360      	adds	r3, #96	; 0x60
 800451e:	461a      	mov	r2, r3
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	4b08      	ldr	r3, [pc, #32]	; (8004550 <LL_ADC_SetOffset+0x44>)
 800452e:	4013      	ands	r3, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	430a      	orrs	r2, r1
 800453a:	4313      	orrs	r3, r2
 800453c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004544:	bf00      	nop
 8004546:	371c      	adds	r7, #28
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	03fff000 	.word	0x03fff000

08004554 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3360      	adds	r3, #96	; 0x60
 8004562:	461a      	mov	r2, r3
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004574:	4618      	mov	r0, r3
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr

0800457e <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800457e:	b480      	push	{r7}
 8004580:	b087      	sub	sp, #28
 8004582:	af00      	add	r7, sp, #0
 8004584:	60f8      	str	r0, [r7, #12]
 8004586:	60b9      	str	r1, [r7, #8]
 8004588:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	3360      	adds	r3, #96	; 0x60
 800458e:	461a      	mov	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	4413      	add	r3, r2
 8004596:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80045a8:	bf00      	nop
 80045aa:	371c      	adds	r7, #28
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr

080045b2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b087      	sub	sp, #28
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3360      	adds	r3, #96	; 0x60
 80045c2:	461a      	mov	r2, r3
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4413      	add	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	431a      	orrs	r2, r3
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80045dc:	bf00      	nop
 80045de:	371c      	adds	r7, #28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bc80      	pop	{r7}
 80045e4:	4770      	bx	lr

080045e6 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b087      	sub	sp, #28
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	3360      	adds	r3, #96	; 0x60
 80045f6:	461a      	mov	r2, r3
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	431a      	orrs	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004610:	bf00      	nop
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr

0800461a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	431a      	orrs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	615a      	str	r2, [r3, #20]
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	bc80      	pop	{r7}
 800463c:	4770      	bx	lr

0800463e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr

08004662 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004662:	b480      	push	{r7}
 8004664:	b087      	sub	sp, #28
 8004666:	af00      	add	r7, sp, #0
 8004668:	60f8      	str	r0, [r7, #12]
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	3330      	adds	r3, #48	; 0x30
 8004672:	461a      	mov	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	f003 030c 	and.w	r3, r3, #12
 800467e:	4413      	add	r3, r2
 8004680:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f003 031f 	and.w	r3, r3, #31
 800468c:	211f      	movs	r1, #31
 800468e:	fa01 f303 	lsl.w	r3, r1, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	401a      	ands	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	0e9b      	lsrs	r3, r3, #26
 800469a:	f003 011f 	and.w	r1, r3, #31
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f003 031f 	and.w	r3, r3, #31
 80046a4:	fa01 f303 	lsl.w	r3, r1, r3
 80046a8:	431a      	orrs	r2, r3
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80046ae:	bf00      	nop
 80046b0:	371c      	adds	r7, #28
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr

080046b8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046c4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr

080046dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3314      	adds	r3, #20
 80046ec:	461a      	mov	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	0e5b      	lsrs	r3, r3, #25
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	4413      	add	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	0d1b      	lsrs	r3, r3, #20
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	2107      	movs	r1, #7
 800470a:	fa01 f303 	lsl.w	r3, r1, r3
 800470e:	43db      	mvns	r3, r3
 8004710:	401a      	ands	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	0d1b      	lsrs	r3, r3, #20
 8004716:	f003 031f 	and.w	r3, r3, #31
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	fa01 f303 	lsl.w	r3, r1, r3
 8004720:	431a      	orrs	r2, r3
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004726:	bf00      	nop
 8004728:	371c      	adds	r7, #28
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr

08004730 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004748:	43db      	mvns	r3, r3
 800474a:	401a      	ands	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f003 0318 	and.w	r3, r3, #24
 8004752:	4907      	ldr	r1, [pc, #28]	; (8004770 <LL_ADC_SetChannelSingleDiff+0x40>)
 8004754:	40d9      	lsrs	r1, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	400b      	ands	r3, r1
 800475a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800475e:	431a      	orrs	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr
 8004770:	0007ffff 	.word	0x0007ffff

08004774 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
  *          -  On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	330c      	adds	r3, #12
 8004784:	4618      	mov	r0, r3
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	0d1b      	lsrs	r3, r3, #20
 800478a:	f003 0103 	and.w	r1, r3, #3
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f003 0201 	and.w	r2, r3, #1
 8004794:	4613      	mov	r3, r2
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	4413      	add	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4403      	add	r3, r0
 80047a2:	617b      	str	r3, [r7, #20]
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 80047ae:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 80047b2:	43db      	mvns	r3, r3
 80047b4:	401a      	ands	r2, r3
 80047b6:	6879      	ldr	r1, [r7, #4]
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	400b      	ands	r3, r1
 80047bc:	431a      	orrs	r2, r3
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 80047c2:	bf00      	nop
 80047c4:	371c      	adds	r7, #28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr

080047cc <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b087      	sub	sp, #28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
 80047d8:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	3320      	adds	r3, #32
 80047de:	461a      	mov	r2, r3
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	0d1b      	lsrs	r3, r3, #20
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	4413      	add	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	0419      	lsls	r1, r3, #16
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	430b      	orrs	r3, r1
 80047fe:	431a      	orrs	r2, r3
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8004804:	bf00      	nop
 8004806:	371c      	adds	r7, #28
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr

0800480e <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 031f 	and.w	r3, r3, #31
}
 800481e:	4618      	mov	r0, r3
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	bc80      	pop	{r7}
 8004826:	4770      	bx	lr

08004828 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr

08004842 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004852:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6093      	str	r3, [r2, #8]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	bc80      	pop	{r7}
 8004862:	4770      	bx	lr

08004864 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004874:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004878:	d101      	bne.n	800487e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	bc80      	pop	{r7}
 8004888:	4770      	bx	lr

0800488a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800489a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800489e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80048c4:	d101      	bne.n	80048ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e000      	b.n	80048cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr

080048d6 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80048ea:	f043 0201 	orr.w	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bc80      	pop	{r7}
 80048fa:	4770      	bx	lr

080048fc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800490c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004910:	f043 0202 	orr.w	r2, r3, #2
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr

08004922 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d101      	bne.n	800493a <LL_ADC_IsEnabled+0x18>
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <LL_ADC_IsEnabled+0x1a>
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr

08004946 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b02      	cmp	r3, #2
 8004958:	d101      	bne.n	800495e <LL_ADC_IsDisableOngoing+0x18>
 800495a:	2301      	movs	r3, #1
 800495c:	e000      	b.n	8004960 <LL_ADC_IsDisableOngoing+0x1a>
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr

0800496a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800496a:	b480      	push	{r7}
 800496c:	b083      	sub	sp, #12
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800497a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800497e:	f043 0204 	orr.w	r2, r3, #4
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr

08004990 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049a4:	f043 0210 	orr.w	r2, r3, #16
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr

080049b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d101      	bne.n	80049ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr

080049da <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049ee:	f043 0220 	orr.w	r2, r3, #32
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bc80      	pop	{r7}
 80049fe:	4770      	bx	lr

08004a00 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d101      	bne.n	8004a18 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004a14:	2301      	movs	r3, #1
 8004a16:	e000      	b.n	8004a1a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr

08004a24 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2280      	movs	r2, #128	; 0x80
 8004a30:	601a      	str	r2, [r3, #0]
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr

08004a3c <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a4a:	601a      	str	r2, [r3, #0]
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr

08004a56 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a64:	601a      	str	r2, [r3, #0]
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr

08004a70 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	605a      	str	r2, [r3, #4]
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	605a      	str	r2, [r3, #4]
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr

08004aac <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	605a      	str	r2, [r3, #4]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	605a      	str	r2, [r3, #4]
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	4770      	bx	lr

08004ae8 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	605a      	str	r2, [r3, #4]
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr

08004b06 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	605a      	str	r2, [r3, #4]
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b24:	b590      	push	{r4, r7, lr}
 8004b26:	b089      	sub	sp, #36	; 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e16d      	b.n	8004e1a <HAL_ADC_Init+0x2f6>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7fc fded 	bl	800172c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff fe7d 	bl	8004864 <LL_ADC_IsDeepPowerDownEnabled>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d004      	beq.n	8004b7a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff fe64 	bl	8004842 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff fe96 	bl	80048b0 <LL_ADC_IsInternalRegulatorEnabled>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d115      	bne.n	8004bb6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff fe7b 	bl	800488a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b94:	4ba3      	ldr	r3, [pc, #652]	; (8004e24 <HAL_ADC_Init+0x300>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	099b      	lsrs	r3, r3, #6
 8004b9a:	4aa3      	ldr	r2, [pc, #652]	; (8004e28 <HAL_ADC_Init+0x304>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	099b      	lsrs	r3, r3, #6
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004ba8:	e002      	b.n	8004bb0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	3b01      	subs	r3, #1
 8004bae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f9      	bne.n	8004baa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7ff fe78 	bl	80048b0 <LL_ADC_IsInternalRegulatorEnabled>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10d      	bne.n	8004be2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bca:	f043 0210 	orr.w	r2, r3, #16
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bd6:	f043 0201 	orr.w	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff fee5 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 8004bec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf2:	f003 0310 	and.w	r3, r3, #16
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f040 8106 	bne.w	8004e08 <HAL_ADC_Init+0x2e4>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f040 8102 	bne.w	8004e08 <HAL_ADC_Init+0x2e4>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004c0c:	f043 0202 	orr.w	r2, r3, #2
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff fe82 	bl	8004922 <LL_ADC_IsEnabled>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d111      	bne.n	8004c48 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c24:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004c28:	f7ff fe7b 	bl	8004922 <LL_ADC_IsEnabled>
 8004c2c:	4604      	mov	r4, r0
 8004c2e:	487f      	ldr	r0, [pc, #508]	; (8004e2c <HAL_ADC_Init+0x308>)
 8004c30:	f7ff fe77 	bl	8004922 <LL_ADC_IsEnabled>
 8004c34:	4603      	mov	r3, r0
 8004c36:	4323      	orrs	r3, r4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4619      	mov	r1, r3
 8004c42:	487b      	ldr	r0, [pc, #492]	; (8004e30 <HAL_ADC_Init+0x30c>)
 8004c44:	f7ff fc30 	bl	80044a8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	7f5b      	ldrb	r3, [r3, #29]
 8004c4c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c52:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004c58:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004c5e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c66:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d106      	bne.n	8004c84 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	045b      	lsls	r3, r3, #17
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d009      	beq.n	8004ca0 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c90:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c98:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68da      	ldr	r2, [r3, #12]
 8004ca6:	4b63      	ldr	r3, [pc, #396]	; (8004e34 <HAL_ADC_Init+0x310>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	6812      	ldr	r2, [r2, #0]
 8004cae:	69b9      	ldr	r1, [r7, #24]
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff fe71 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 8004cd4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7ff fe90 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 8004ce0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d16d      	bne.n	8004dc4 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d16a      	bne.n	8004dc4 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004cf2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004cfa:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d0a:	f023 0302 	bic.w	r3, r3, #2
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	69b9      	ldr	r1, [r7, #24]
 8004d14:	430b      	orrs	r3, r1
 8004d16:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d017      	beq.n	8004d50 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	691a      	ldr	r2, [r3, #16]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004d2e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004d38:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004d3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6911      	ldr	r1, [r2, #16]
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6812      	ldr	r2, [r2, #0]
 8004d48:	430b      	orrs	r3, r1
 8004d4a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004d4e:	e013      	b.n	8004d78 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691a      	ldr	r2, [r3, #16]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004d5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6812      	ldr	r2, [r2, #0]
 8004d6c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004d70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d74:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d118      	bne.n	8004db4 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004d8c:	f023 0304 	bic.w	r3, r3, #4
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004d98:	4311      	orrs	r1, r2
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004d9e:	4311      	orrs	r1, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004da4:	430a      	orrs	r2, r1
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f042 0201 	orr.w	r2, r2, #1
 8004db0:	611a      	str	r2, [r3, #16]
 8004db2:	e007      	b.n	8004dc4 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0201 	bic.w	r2, r2, #1
 8004dc2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d10c      	bne.n	8004de6 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	f023 010f 	bic.w	r1, r3, #15
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	1e5a      	subs	r2, r3, #1
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
 8004de4:	e007      	b.n	8004df6 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 020f 	bic.w	r2, r2, #15
 8004df4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dfa:	f023 0303 	bic.w	r3, r3, #3
 8004dfe:	f043 0201 	orr.w	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e06:	e007      	b.n	8004e18 <HAL_ADC_Init+0x2f4>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e0c:	f043 0210 	orr.w	r2, r3, #16
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e18:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3724      	adds	r7, #36	; 0x24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd90      	pop	{r4, r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000004 	.word	0x20000004
 8004e28:	053e2d63 	.word	0x053e2d63
 8004e2c:	50000100 	.word	0x50000100
 8004e30:	50000300 	.word	0x50000300
 8004e34:	fff04007 	.word	0xfff04007

08004e38 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e44:	4851      	ldr	r0, [pc, #324]	; (8004f8c <HAL_ADC_Start_DMA+0x154>)
 8004e46:	f7ff fce2 	bl	800480e <LL_ADC_GetMultimode>
 8004e4a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff fdb0 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f040 808f 	bne.w	8004f7c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_ADC_Start_DMA+0x34>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e08a      	b.n	8004f82 <HAL_ADC_Start_DMA+0x14a>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	2b05      	cmp	r3, #5
 8004e7e:	d002      	beq.n	8004e86 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	2b09      	cmp	r3, #9
 8004e84:	d173      	bne.n	8004f6e <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f001 f9ba 	bl	8006200 <ADC_Enable>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d166      	bne.n	8004f64 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e9a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004e9e:	f023 0301 	bic.w	r3, r3, #1
 8004ea2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a38      	ldr	r2, [pc, #224]	; (8004f90 <HAL_ADC_Start_DMA+0x158>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d002      	beq.n	8004eba <HAL_ADC_Start_DMA+0x82>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	e001      	b.n	8004ebe <HAL_ADC_Start_DMA+0x86>
 8004eba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	6812      	ldr	r2, [r2, #0]
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d002      	beq.n	8004ecc <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d105      	bne.n	8004ed8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004edc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d006      	beq.n	8004ef2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ee8:	f023 0206 	bic.w	r2, r3, #6
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	661a      	str	r2, [r3, #96]	; 0x60
 8004ef0:	e002      	b.n	8004ef8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efc:	4a25      	ldr	r2, [pc, #148]	; (8004f94 <HAL_ADC_Start_DMA+0x15c>)
 8004efe:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f04:	4a24      	ldr	r2, [pc, #144]	; (8004f98 <HAL_ADC_Start_DMA+0x160>)
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	4a23      	ldr	r2, [pc, #140]	; (8004f9c <HAL_ADC_Start_DMA+0x164>)
 8004f0e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	221c      	movs	r2, #28
 8004f16:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f042 0210 	orr.w	r2, r2, #16
 8004f2e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0201 	orr.w	r2, r2, #1
 8004f3e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3340      	adds	r3, #64	; 0x40
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f001 fde2 	bl	8006b18 <HAL_DMA_Start_IT>
 8004f54:	4603      	mov	r3, r0
 8004f56:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff fd04 	bl	800496a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004f62:	e00d      	b.n	8004f80 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004f6c:	e008      	b.n	8004f80 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004f7a:	e001      	b.n	8004f80 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	50000300 	.word	0x50000300
 8004f90:	50000100 	.word	0x50000100
 8004f94:	08006383 	.word	0x08006383
 8004f98:	0800645b 	.word	0x0800645b
 8004f9c:	08006477 	.word	0x08006477

08004fa0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_ADC_Stop_DMA+0x16>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e051      	b.n	800505a <HAL_ADC_Stop_DMA+0xba>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004fbe:	2103      	movs	r1, #3
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f001 f861 	bl	8006088 <ADC_ConversionStop>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004fca:	7bfb      	ldrb	r3, [r7, #15]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d13f      	bne.n	8005050 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68da      	ldr	r2, [r3, #12]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0201 	bic.w	r2, r2, #1
 8004fde:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d10f      	bne.n	800500e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f001 fe0b 	bl	8006c0e <HAL_DMA_Abort>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d005      	beq.n	800500e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005006:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0210 	bic.w	r2, r2, #16
 800501c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d105      	bne.n	8005030 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f001 f94d 	bl	80062c4 <ADC_Disable>
 800502a:	4603      	mov	r3, r0
 800502c:	73fb      	strb	r3, [r7, #15]
 800502e:	e002      	b.n	8005036 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f001 f947 	bl	80062c4 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005036:	7bfb      	ldrb	r3, [r7, #15]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d109      	bne.n	8005050 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005040:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	f043 0201 	orr.w	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b08a      	sub	sp, #40	; 0x28
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800506c:	2300      	movs	r3, #0
 800506e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005080:	4883      	ldr	r0, [pc, #524]	; (8005290 <HAL_ADC_IRQHandler+0x22c>)
 8005082:	f7ff fbc4 	bl	800480e <LL_ADC_GetMultimode>
 8005086:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d017      	beq.n	80050c2 <HAL_ADC_IRQHandler+0x5e>
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d012      	beq.n	80050c2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d105      	bne.n	80050b4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ac:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f001 facd 	bl	8006654 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2202      	movs	r2, #2
 80050c0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	f003 0304 	and.w	r3, r3, #4
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d004      	beq.n	80050d6 <HAL_ADC_IRQHandler+0x72>
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10a      	bne.n	80050ec <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 8085 	beq.w	80051ec <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	f003 0308 	and.w	r3, r3, #8
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d07f      	beq.n	80051ec <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f0:	f003 0310 	and.w	r3, r3, #16
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d105      	bne.n	8005104 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff fa98 	bl	800463e <LL_ADC_REG_IsTriggerSourceSWStart>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d064      	beq.n	80051de <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a5e      	ldr	r2, [pc, #376]	; (8005294 <HAL_ADC_IRQHandler+0x230>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d002      	beq.n	8005124 <HAL_ADC_IRQHandler+0xc0>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	e001      	b.n	8005128 <HAL_ADC_IRQHandler+0xc4>
 8005124:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6812      	ldr	r2, [r2, #0]
 800512c:	4293      	cmp	r3, r2
 800512e:	d008      	beq.n	8005142 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2b05      	cmp	r3, #5
 800513a:	d002      	beq.n	8005142 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2b09      	cmp	r3, #9
 8005140:	d104      	bne.n	800514c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	623b      	str	r3, [r7, #32]
 800514a:	e00d      	b.n	8005168 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a50      	ldr	r2, [pc, #320]	; (8005294 <HAL_ADC_IRQHandler+0x230>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d002      	beq.n	800515c <HAL_ADC_IRQHandler+0xf8>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	e001      	b.n	8005160 <HAL_ADC_IRQHandler+0xfc>
 800515c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005160:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d135      	bne.n	80051de <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b08      	cmp	r3, #8
 800517e:	d12e      	bne.n	80051de <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff fc16 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d11a      	bne.n	80051c6 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 020c 	bic.w	r2, r2, #12
 800519e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d112      	bne.n	80051de <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051bc:	f043 0201 	orr.w	r2, r3, #1
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80051c4:	e00b      	b.n	80051de <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ca:	f043 0210 	orr.w	r2, r3, #16
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d6:	f043 0201 	orr.w	r2, r3, #1
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fd f89e 	bl	8002320 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	220c      	movs	r2, #12
 80051ea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f003 0320 	and.w	r3, r3, #32
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d004      	beq.n	8005200 <HAL_ADC_IRQHandler+0x19c>
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10b      	bne.n	8005218 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005206:	2b00      	cmp	r3, #0
 8005208:	f000 809e 	beq.w	8005348 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8098 	beq.w	8005348 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b00      	cmp	r3, #0
 8005222:	d105      	bne.n	8005230 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005228:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fa3f 	bl	80046b8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800523a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff f9fc 	bl	800463e <LL_ADC_REG_IsTriggerSourceSWStart>
 8005246:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a11      	ldr	r2, [pc, #68]	; (8005294 <HAL_ADC_IRQHandler+0x230>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d002      	beq.n	8005258 <HAL_ADC_IRQHandler+0x1f4>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	e001      	b.n	800525c <HAL_ADC_IRQHandler+0x1f8>
 8005258:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	6812      	ldr	r2, [r2, #0]
 8005260:	4293      	cmp	r3, r2
 8005262:	d008      	beq.n	8005276 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	2b06      	cmp	r3, #6
 800526e:	d002      	beq.n	8005276 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	2b07      	cmp	r3, #7
 8005274:	d104      	bne.n	8005280 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	623b      	str	r3, [r7, #32]
 800527e:	e011      	b.n	80052a4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a03      	ldr	r2, [pc, #12]	; (8005294 <HAL_ADC_IRQHandler+0x230>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d006      	beq.n	8005298 <HAL_ADC_IRQHandler+0x234>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	e005      	b.n	800529c <HAL_ADC_IRQHandler+0x238>
 8005290:	50000300 	.word	0x50000300
 8005294:	50000100 	.word	0x50000100
 8005298:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800529c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d047      	beq.n	800533a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d007      	beq.n	80052c4 <HAL_ADC_IRQHandler+0x260>
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d03f      	beq.n	800533a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d13a      	bne.n	800533a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ce:	2b40      	cmp	r3, #64	; 0x40
 80052d0:	d133      	bne.n	800533a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80052d2:	6a3b      	ldr	r3, [r7, #32]
 80052d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d12e      	bne.n	800533a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff fb8d 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d11a      	bne.n	8005322 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80052fa:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005300:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005310:	2b00      	cmp	r3, #0
 8005312:	d112      	bne.n	800533a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005318:	f043 0201 	orr.w	r2, r3, #1
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005320:	e00b      	b.n	800533a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005326:	f043 0210 	orr.w	r2, r3, #16
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005332:	f043 0201 	orr.w	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f001 f966 	bl	800660c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2260      	movs	r2, #96	; 0x60
 8005346:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800534e:	2b00      	cmp	r3, #0
 8005350:	d011      	beq.n	8005376 <HAL_ADC_IRQHandler+0x312>
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00c      	beq.n	8005376 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005360:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7fd f82d 	bl	80023c8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2280      	movs	r2, #128	; 0x80
 8005374:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800537c:	2b00      	cmp	r3, #0
 800537e:	d012      	beq.n	80053a6 <HAL_ADC_IRQHandler+0x342>
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00d      	beq.n	80053a6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800538e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f001 f94a 	bl	8006630 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d012      	beq.n	80053d6 <HAL_ADC_IRQHandler+0x372>
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00d      	beq.n	80053d6 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f001 f93b 	bl	8006642 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	f003 0310 	and.w	r3, r3, #16
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d036      	beq.n	800544e <HAL_ADC_IRQHandler+0x3ea>
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	f003 0310 	and.w	r3, r3, #16
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d031      	beq.n	800544e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d102      	bne.n	80053f8 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80053f2:	2301      	movs	r3, #1
 80053f4:	627b      	str	r3, [r7, #36]	; 0x24
 80053f6:	e014      	b.n	8005422 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d008      	beq.n	8005410 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80053fe:	4825      	ldr	r0, [pc, #148]	; (8005494 <HAL_ADC_IRQHandler+0x430>)
 8005400:	f7ff fa12 	bl	8004828 <LL_ADC_GetMultiDMATransfer>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00b      	beq.n	8005422 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800540a:	2301      	movs	r3, #1
 800540c:	627b      	str	r3, [r7, #36]	; 0x24
 800540e:	e008      	b.n	8005422 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800541e:	2301      	movs	r3, #1
 8005420:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	2b01      	cmp	r3, #1
 8005426:	d10e      	bne.n	8005446 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800542c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005438:	f043 0202 	orr.w	r2, r3, #2
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7fc ff63 	bl	800230c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2210      	movs	r2, #16
 800544c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005454:	2b00      	cmp	r3, #0
 8005456:	d018      	beq.n	800548a <HAL_ADC_IRQHandler+0x426>
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800545e:	2b00      	cmp	r3, #0
 8005460:	d013      	beq.n	800548a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005466:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005472:	f043 0208 	orr.w	r2, r3, #8
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005482:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f001 f8ca 	bl	800661e <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800548a:	bf00      	nop
 800548c:	3728      	adds	r7, #40	; 0x28
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	50000300 	.word	0x50000300

08005498 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b0b6      	sub	sp, #216	; 0xd8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d101      	bne.n	80054ba <HAL_ADC_ConfigChannel+0x22>
 80054b6:	2302      	movs	r3, #2
 80054b8:	e3c8      	b.n	8005c4c <HAL_ADC_ConfigChannel+0x7b4>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff fa75 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f040 83ad 	bne.w	8005c2e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6818      	ldr	r0, [r3, #0]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	6859      	ldr	r1, [r3, #4]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	461a      	mov	r2, r3
 80054e2:	f7ff f8be 	bl	8004662 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fa63 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 80054f0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7ff fa81 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 80054fe:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005502:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005506:	2b00      	cmp	r3, #0
 8005508:	f040 81d9 	bne.w	80058be <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800550c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005510:	2b00      	cmp	r3, #0
 8005512:	f040 81d4 	bne.w	80058be <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800551e:	d10f      	bne.n	8005540 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6818      	ldr	r0, [r3, #0]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2200      	movs	r2, #0
 800552a:	4619      	mov	r1, r3
 800552c:	f7ff f8d6 	bl	80046dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005538:	4618      	mov	r0, r3
 800553a:	f7ff f86e 	bl	800461a <LL_ADC_SetSamplingTimeCommonConfig>
 800553e:	e00e      	b.n	800555e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	6819      	ldr	r1, [r3, #0]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	461a      	mov	r2, r3
 800554e:	f7ff f8c5 	bl	80046dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2100      	movs	r1, #0
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff f85e 	bl	800461a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	695a      	ldr	r2, [r3, #20]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	08db      	lsrs	r3, r3, #3
 800556a:	f003 0303 	and.w	r3, r3, #3
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	2b04      	cmp	r3, #4
 800557e:	d022      	beq.n	80055c6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6919      	ldr	r1, [r3, #16]
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005590:	f7fe ffbc 	bl	800450c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6818      	ldr	r0, [r3, #0]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	6919      	ldr	r1, [r3, #16]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	461a      	mov	r2, r3
 80055a2:	f7ff f806 	bl	80045b2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6818      	ldr	r0, [r3, #0]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	6919      	ldr	r1, [r3, #16]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	7f1b      	ldrb	r3, [r3, #28]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d102      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x124>
 80055b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055ba:	e000      	b.n	80055be <HAL_ADC_ConfigChannel+0x126>
 80055bc:	2300      	movs	r3, #0
 80055be:	461a      	mov	r2, r3
 80055c0:	f7ff f811 	bl	80045e6 <LL_ADC_SetOffsetSaturation>
 80055c4:	e17b      	b.n	80058be <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2100      	movs	r1, #0
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7fe ffc1 	bl	8004554 <LL_ADC_GetOffsetChannel>
 80055d2:	4603      	mov	r3, r0
 80055d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10a      	bne.n	80055f2 <HAL_ADC_ConfigChannel+0x15a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2100      	movs	r1, #0
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fe ffb6 	bl	8004554 <LL_ADC_GetOffsetChannel>
 80055e8:	4603      	mov	r3, r0
 80055ea:	0e9b      	lsrs	r3, r3, #26
 80055ec:	f003 021f 	and.w	r2, r3, #31
 80055f0:	e01e      	b.n	8005630 <HAL_ADC_ConfigChannel+0x198>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2100      	movs	r1, #0
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fe ffab 	bl	8004554 <LL_ADC_GetOffsetChannel>
 80055fe:	4603      	mov	r3, r0
 8005600:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005610:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005614:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005618:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005620:	2320      	movs	r3, #32
 8005622:	e004      	b.n	800562e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8005624:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005628:	fab3 f383 	clz	r3, r3
 800562c:	b2db      	uxtb	r3, r3
 800562e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005638:	2b00      	cmp	r3, #0
 800563a:	d105      	bne.n	8005648 <HAL_ADC_ConfigChannel+0x1b0>
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	0e9b      	lsrs	r3, r3, #26
 8005642:	f003 031f 	and.w	r3, r3, #31
 8005646:	e018      	b.n	800567a <HAL_ADC_ConfigChannel+0x1e2>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005650:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005654:	fa93 f3a3 	rbit	r3, r3
 8005658:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800565c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005660:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005664:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800566c:	2320      	movs	r3, #32
 800566e:	e004      	b.n	800567a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8005670:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005674:	fab3 f383 	clz	r3, r3
 8005678:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800567a:	429a      	cmp	r2, r3
 800567c:	d106      	bne.n	800568c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2200      	movs	r2, #0
 8005684:	2100      	movs	r1, #0
 8005686:	4618      	mov	r0, r3
 8005688:	f7fe ff79 	bl	800457e <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2101      	movs	r1, #1
 8005692:	4618      	mov	r0, r3
 8005694:	f7fe ff5e 	bl	8004554 <LL_ADC_GetOffsetChannel>
 8005698:	4603      	mov	r3, r0
 800569a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10a      	bne.n	80056b8 <HAL_ADC_ConfigChannel+0x220>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2101      	movs	r1, #1
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fe ff53 	bl	8004554 <LL_ADC_GetOffsetChannel>
 80056ae:	4603      	mov	r3, r0
 80056b0:	0e9b      	lsrs	r3, r3, #26
 80056b2:	f003 021f 	and.w	r2, r3, #31
 80056b6:	e01e      	b.n	80056f6 <HAL_ADC_ConfigChannel+0x25e>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2101      	movs	r1, #1
 80056be:	4618      	mov	r0, r3
 80056c0:	f7fe ff48 	bl	8004554 <LL_ADC_GetOffsetChannel>
 80056c4:	4603      	mov	r3, r0
 80056c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80056ce:	fa93 f3a3 	rbit	r3, r3
 80056d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80056d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80056de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80056e6:	2320      	movs	r3, #32
 80056e8:	e004      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80056ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80056ee:	fab3 f383 	clz	r3, r3
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d105      	bne.n	800570e <HAL_ADC_ConfigChannel+0x276>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	0e9b      	lsrs	r3, r3, #26
 8005708:	f003 031f 	and.w	r3, r3, #31
 800570c:	e018      	b.n	8005740 <HAL_ADC_ConfigChannel+0x2a8>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005716:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800571a:	fa93 f3a3 	rbit	r3, r3
 800571e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005722:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005726:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800572a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8005732:	2320      	movs	r3, #32
 8005734:	e004      	b.n	8005740 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8005736:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800573a:	fab3 f383 	clz	r3, r3
 800573e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005740:	429a      	cmp	r2, r3
 8005742:	d106      	bne.n	8005752 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2200      	movs	r2, #0
 800574a:	2101      	movs	r1, #1
 800574c:	4618      	mov	r0, r3
 800574e:	f7fe ff16 	bl	800457e <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2102      	movs	r1, #2
 8005758:	4618      	mov	r0, r3
 800575a:	f7fe fefb 	bl	8004554 <LL_ADC_GetOffsetChannel>
 800575e:	4603      	mov	r3, r0
 8005760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10a      	bne.n	800577e <HAL_ADC_ConfigChannel+0x2e6>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2102      	movs	r1, #2
 800576e:	4618      	mov	r0, r3
 8005770:	f7fe fef0 	bl	8004554 <LL_ADC_GetOffsetChannel>
 8005774:	4603      	mov	r3, r0
 8005776:	0e9b      	lsrs	r3, r3, #26
 8005778:	f003 021f 	and.w	r2, r3, #31
 800577c:	e01e      	b.n	80057bc <HAL_ADC_ConfigChannel+0x324>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2102      	movs	r1, #2
 8005784:	4618      	mov	r0, r3
 8005786:	f7fe fee5 	bl	8004554 <LL_ADC_GetOffsetChannel>
 800578a:	4603      	mov	r3, r0
 800578c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005790:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005794:	fa93 f3a3 	rbit	r3, r3
 8005798:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800579c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80057a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80057ac:	2320      	movs	r3, #32
 80057ae:	e004      	b.n	80057ba <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80057b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057b4:	fab3 f383 	clz	r3, r3
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d105      	bne.n	80057d4 <HAL_ADC_ConfigChannel+0x33c>
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	0e9b      	lsrs	r3, r3, #26
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	e016      	b.n	8005802 <HAL_ADC_ConfigChannel+0x36a>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80057e0:	fa93 f3a3 	rbit	r3, r3
 80057e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80057e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80057e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80057ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80057f4:	2320      	movs	r3, #32
 80057f6:	e004      	b.n	8005802 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80057f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057fc:	fab3 f383 	clz	r3, r3
 8005800:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005802:	429a      	cmp	r2, r3
 8005804:	d106      	bne.n	8005814 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2200      	movs	r2, #0
 800580c:	2102      	movs	r1, #2
 800580e:	4618      	mov	r0, r3
 8005810:	f7fe feb5 	bl	800457e <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2103      	movs	r1, #3
 800581a:	4618      	mov	r0, r3
 800581c:	f7fe fe9a 	bl	8004554 <LL_ADC_GetOffsetChannel>
 8005820:	4603      	mov	r3, r0
 8005822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10a      	bne.n	8005840 <HAL_ADC_ConfigChannel+0x3a8>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2103      	movs	r1, #3
 8005830:	4618      	mov	r0, r3
 8005832:	f7fe fe8f 	bl	8004554 <LL_ADC_GetOffsetChannel>
 8005836:	4603      	mov	r3, r0
 8005838:	0e9b      	lsrs	r3, r3, #26
 800583a:	f003 021f 	and.w	r2, r3, #31
 800583e:	e017      	b.n	8005870 <HAL_ADC_ConfigChannel+0x3d8>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2103      	movs	r1, #3
 8005846:	4618      	mov	r0, r3
 8005848:	f7fe fe84 	bl	8004554 <LL_ADC_GetOffsetChannel>
 800584c:	4603      	mov	r3, r0
 800584e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005850:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005852:	fa93 f3a3 	rbit	r3, r3
 8005856:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005858:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800585a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800585c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8005862:	2320      	movs	r3, #32
 8005864:	e003      	b.n	800586e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005866:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005868:	fab3 f383 	clz	r3, r3
 800586c:	b2db      	uxtb	r3, r3
 800586e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005878:	2b00      	cmp	r3, #0
 800587a:	d105      	bne.n	8005888 <HAL_ADC_ConfigChannel+0x3f0>
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	0e9b      	lsrs	r3, r3, #26
 8005882:	f003 031f 	and.w	r3, r3, #31
 8005886:	e011      	b.n	80058ac <HAL_ADC_ConfigChannel+0x414>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005890:	fa93 f3a3 	rbit	r3, r3
 8005894:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005896:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005898:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800589a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800589c:	2b00      	cmp	r3, #0
 800589e:	d101      	bne.n	80058a4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80058a0:	2320      	movs	r3, #32
 80058a2:	e003      	b.n	80058ac <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80058a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058a6:	fab3 f383 	clz	r3, r3
 80058aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d106      	bne.n	80058be <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2200      	movs	r2, #0
 80058b6:	2103      	movs	r1, #3
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7fe fe60 	bl	800457e <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7ff f82d 	bl	8004922 <LL_ADC_IsEnabled>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f040 8140 	bne.w	8005b50 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	6819      	ldr	r1, [r3, #0]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	461a      	mov	r2, r3
 80058de:	f7fe ff27 	bl	8004730 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	4a8f      	ldr	r2, [pc, #572]	; (8005b24 <HAL_ADC_ConfigChannel+0x68c>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	f040 8131 	bne.w	8005b50 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10b      	bne.n	8005916 <HAL_ADC_ConfigChannel+0x47e>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	0e9b      	lsrs	r3, r3, #26
 8005904:	3301      	adds	r3, #1
 8005906:	f003 031f 	and.w	r3, r3, #31
 800590a:	2b09      	cmp	r3, #9
 800590c:	bf94      	ite	ls
 800590e:	2301      	movls	r3, #1
 8005910:	2300      	movhi	r3, #0
 8005912:	b2db      	uxtb	r3, r3
 8005914:	e019      	b.n	800594a <HAL_ADC_ConfigChannel+0x4b2>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800591e:	fa93 f3a3 	rbit	r3, r3
 8005922:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005924:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005926:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005928:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800592e:	2320      	movs	r3, #32
 8005930:	e003      	b.n	800593a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005932:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005934:	fab3 f383 	clz	r3, r3
 8005938:	b2db      	uxtb	r3, r3
 800593a:	3301      	adds	r3, #1
 800593c:	f003 031f 	and.w	r3, r3, #31
 8005940:	2b09      	cmp	r3, #9
 8005942:	bf94      	ite	ls
 8005944:	2301      	movls	r3, #1
 8005946:	2300      	movhi	r3, #0
 8005948:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800594a:	2b00      	cmp	r3, #0
 800594c:	d079      	beq.n	8005a42 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005956:	2b00      	cmp	r3, #0
 8005958:	d107      	bne.n	800596a <HAL_ADC_ConfigChannel+0x4d2>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	0e9b      	lsrs	r3, r3, #26
 8005960:	3301      	adds	r3, #1
 8005962:	069b      	lsls	r3, r3, #26
 8005964:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005968:	e015      	b.n	8005996 <HAL_ADC_ConfigChannel+0x4fe>
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005972:	fa93 f3a3 	rbit	r3, r3
 8005976:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800597a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800597c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005982:	2320      	movs	r3, #32
 8005984:	e003      	b.n	800598e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005986:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005988:	fab3 f383 	clz	r3, r3
 800598c:	b2db      	uxtb	r3, r3
 800598e:	3301      	adds	r3, #1
 8005990:	069b      	lsls	r3, r3, #26
 8005992:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d109      	bne.n	80059b6 <HAL_ADC_ConfigChannel+0x51e>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	0e9b      	lsrs	r3, r3, #26
 80059a8:	3301      	adds	r3, #1
 80059aa:	f003 031f 	and.w	r3, r3, #31
 80059ae:	2101      	movs	r1, #1
 80059b0:	fa01 f303 	lsl.w	r3, r1, r3
 80059b4:	e017      	b.n	80059e6 <HAL_ADC_ConfigChannel+0x54e>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059be:	fa93 f3a3 	rbit	r3, r3
 80059c2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80059c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80059c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d101      	bne.n	80059d2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80059ce:	2320      	movs	r3, #32
 80059d0:	e003      	b.n	80059da <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80059d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059d4:	fab3 f383 	clz	r3, r3
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	3301      	adds	r3, #1
 80059dc:	f003 031f 	and.w	r3, r3, #31
 80059e0:	2101      	movs	r1, #1
 80059e2:	fa01 f303 	lsl.w	r3, r1, r3
 80059e6:	ea42 0103 	orr.w	r1, r2, r3
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10a      	bne.n	8005a0c <HAL_ADC_ConfigChannel+0x574>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	0e9b      	lsrs	r3, r3, #26
 80059fc:	3301      	adds	r3, #1
 80059fe:	f003 021f 	and.w	r2, r3, #31
 8005a02:	4613      	mov	r3, r2
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	4413      	add	r3, r2
 8005a08:	051b      	lsls	r3, r3, #20
 8005a0a:	e018      	b.n	8005a3e <HAL_ADC_ConfigChannel+0x5a6>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a14:	fa93 f3a3 	rbit	r3, r3
 8005a18:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005a24:	2320      	movs	r3, #32
 8005a26:	e003      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a2a:	fab3 f383 	clz	r3, r3
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	3301      	adds	r3, #1
 8005a32:	f003 021f 	and.w	r2, r3, #31
 8005a36:	4613      	mov	r3, r2
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	4413      	add	r3, r2
 8005a3c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a3e:	430b      	orrs	r3, r1
 8005a40:	e081      	b.n	8005b46 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d107      	bne.n	8005a5e <HAL_ADC_ConfigChannel+0x5c6>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	0e9b      	lsrs	r3, r3, #26
 8005a54:	3301      	adds	r3, #1
 8005a56:	069b      	lsls	r3, r3, #26
 8005a58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a5c:	e015      	b.n	8005a8a <HAL_ADC_ConfigChannel+0x5f2>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a66:	fa93 f3a3 	rbit	r3, r3
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a6e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005a76:	2320      	movs	r3, #32
 8005a78:	e003      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7c:	fab3 f383 	clz	r3, r3
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	3301      	adds	r3, #1
 8005a84:	069b      	lsls	r3, r3, #26
 8005a86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d109      	bne.n	8005aaa <HAL_ADC_ConfigChannel+0x612>
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	0e9b      	lsrs	r3, r3, #26
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	f003 031f 	and.w	r3, r3, #31
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa8:	e017      	b.n	8005ada <HAL_ADC_ConfigChannel+0x642>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	fa93 f3a3 	rbit	r3, r3
 8005ab6:	61fb      	str	r3, [r7, #28]
  return result;
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005ac2:	2320      	movs	r3, #32
 8005ac4:	e003      	b.n	8005ace <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac8:	fab3 f383 	clz	r3, r3
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	3301      	adds	r3, #1
 8005ad0:	f003 031f 	and.w	r3, r3, #31
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8005ada:	ea42 0103 	orr.w	r1, r2, r3
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10d      	bne.n	8005b06 <HAL_ADC_ConfigChannel+0x66e>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	0e9b      	lsrs	r3, r3, #26
 8005af0:	3301      	adds	r3, #1
 8005af2:	f003 021f 	and.w	r2, r3, #31
 8005af6:	4613      	mov	r3, r2
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	4413      	add	r3, r2
 8005afc:	3b1e      	subs	r3, #30
 8005afe:	051b      	lsls	r3, r3, #20
 8005b00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005b04:	e01e      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x6ac>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	fa93 f3a3 	rbit	r3, r3
 8005b12:	613b      	str	r3, [r7, #16]
  return result;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d104      	bne.n	8005b28 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005b1e:	2320      	movs	r3, #32
 8005b20:	e006      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x698>
 8005b22:	bf00      	nop
 8005b24:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	fab3 f383 	clz	r3, r3
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	3301      	adds	r3, #1
 8005b32:	f003 021f 	and.w	r2, r3, #31
 8005b36:	4613      	mov	r3, r2
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	4413      	add	r3, r2
 8005b3c:	3b1e      	subs	r3, #30
 8005b3e:	051b      	lsls	r3, r3, #20
 8005b40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b44:	430b      	orrs	r3, r1
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	6892      	ldr	r2, [r2, #8]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	f7fe fdc6 	bl	80046dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	4b3f      	ldr	r3, [pc, #252]	; (8005c54 <HAL_ADC_ConfigChannel+0x7bc>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d071      	beq.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b5c:	483e      	ldr	r0, [pc, #248]	; (8005c58 <HAL_ADC_ConfigChannel+0x7c0>)
 8005b5e:	f7fe fcc7 	bl	80044f0 <LL_ADC_GetCommonPathInternalCh>
 8005b62:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a3c      	ldr	r2, [pc, #240]	; (8005c5c <HAL_ADC_ConfigChannel+0x7c4>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <HAL_ADC_ConfigChannel+0x6e2>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a3a      	ldr	r2, [pc, #232]	; (8005c60 <HAL_ADC_ConfigChannel+0x7c8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d127      	bne.n	8005bca <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005b7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d121      	bne.n	8005bca <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b8e:	d157      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b94:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005b98:	4619      	mov	r1, r3
 8005b9a:	482f      	ldr	r0, [pc, #188]	; (8005c58 <HAL_ADC_ConfigChannel+0x7c0>)
 8005b9c:	f7fe fc96 	bl	80044cc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ba0:	4b30      	ldr	r3, [pc, #192]	; (8005c64 <HAL_ADC_ConfigChannel+0x7cc>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	099b      	lsrs	r3, r3, #6
 8005ba6:	4a30      	ldr	r2, [pc, #192]	; (8005c68 <HAL_ADC_ConfigChannel+0x7d0>)
 8005ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bac:	099b      	lsrs	r3, r3, #6
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	005b      	lsls	r3, r3, #1
 8005bb4:	4413      	add	r3, r2
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bba:	e002      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1f9      	bne.n	8005bbc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bc8:	e03a      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a27      	ldr	r2, [pc, #156]	; (8005c6c <HAL_ADC_ConfigChannel+0x7d4>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d113      	bne.n	8005bfc <HAL_ADC_ConfigChannel+0x764>
 8005bd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d10d      	bne.n	8005bfc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a22      	ldr	r2, [pc, #136]	; (8005c70 <HAL_ADC_ConfigChannel+0x7d8>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d02a      	beq.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	4818      	ldr	r0, [pc, #96]	; (8005c58 <HAL_ADC_ConfigChannel+0x7c0>)
 8005bf6:	f7fe fc69 	bl	80044cc <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bfa:	e021      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a1c      	ldr	r2, [pc, #112]	; (8005c74 <HAL_ADC_ConfigChannel+0x7dc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d11c      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d116      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a16      	ldr	r2, [pc, #88]	; (8005c70 <HAL_ADC_ConfigChannel+0x7d8>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d011      	beq.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c24:	4619      	mov	r1, r3
 8005c26:	480c      	ldr	r0, [pc, #48]	; (8005c58 <HAL_ADC_ConfigChannel+0x7c0>)
 8005c28:	f7fe fc50 	bl	80044cc <LL_ADC_SetCommonPathInternalCh>
 8005c2c:	e008      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c32:	f043 0220 	orr.w	r2, r3, #32
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005c48:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	37d8      	adds	r7, #216	; 0xd8
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	80080000 	.word	0x80080000
 8005c58:	50000300 	.word	0x50000300
 8005c5c:	c3210000 	.word	0xc3210000
 8005c60:	90c00010 	.word	0x90c00010
 8005c64:	20000004 	.word	0x20000004
 8005c68:	053e2d63 	.word	0x053e2d63
 8005c6c:	c7520000 	.word	0xc7520000
 8005c70:	50000100 	.word	0x50000100
 8005c74:	cb840000 	.word	0xcb840000

08005c78 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b08e      	sub	sp, #56	; 0x38
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c82:	2300      	movs	r3, #0
 8005c84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(AnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c90:	d003      	beq.n	8005c9a <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005c96:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_ADC_AnalogWDGConfig+0x30>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e1e9      	b.n	800607c <HAL_ADC_AnalogWDGConfig+0x404>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fe fe7e 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 8005cba:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f7fe fe9d 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 8005cc6:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f040 8174 	bne.w	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f040 8170 	bne.w	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
     )
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4aa4      	ldr	r2, [pc, #656]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	f040 808d 	bne.w	8005dfe <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005cec:	d034      	beq.n	8005d58 <HAL_ADC_AnalogWDGConfig+0xe0>
 8005cee:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005cf2:	d856      	bhi.n	8005da2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8005cf4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cf8:	d04b      	beq.n	8005d92 <HAL_ADC_AnalogWDGConfig+0x11a>
 8005cfa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cfe:	d850      	bhi.n	8005da2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8005d00:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005d04:	d01b      	beq.n	8005d3e <HAL_ADC_AnalogWDGConfig+0xc6>
 8005d06:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005d0a:	d84a      	bhi.n	8005da2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8005d0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d10:	d037      	beq.n	8005d82 <HAL_ADC_AnalogWDGConfig+0x10a>
 8005d12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d16:	d844      	bhi.n	8005da2 <HAL_ADC_AnalogWDGConfig+0x12a>
 8005d18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d1c:	d029      	beq.n	8005d72 <HAL_ADC_AnalogWDGConfig+0xfa>
 8005d1e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d22:	d13e      	bne.n	8005da2 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6818      	ldr	r0, [r3, #0]
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8005d30:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8005d34:	461a      	mov	r2, r3
 8005d36:	498e      	ldr	r1, [pc, #568]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d38:	f7fe fd1c 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8005d3c:	e039      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6818      	ldr	r0, [r3, #0]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8005d4a:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8005d4e:	461a      	mov	r2, r3
 8005d50:	4987      	ldr	r1, [pc, #540]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d52:	f7fe fd0f 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 8005d56:	e02c      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6818      	ldr	r0, [r3, #0]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8005d64:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4981      	ldr	r1, [pc, #516]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d6c:	f7fe fd02 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8005d70:	e01f      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a7f      	ldr	r2, [pc, #508]	; (8005f74 <HAL_ADC_AnalogWDGConfig+0x2fc>)
 8005d78:	497d      	ldr	r1, [pc, #500]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fcfa 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005d80:	e017      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a7c      	ldr	r2, [pc, #496]	; (8005f78 <HAL_ADC_AnalogWDGConfig+0x300>)
 8005d88:	4979      	ldr	r1, [pc, #484]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe fcf2 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005d90:	e00f      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a79      	ldr	r2, [pc, #484]	; (8005f7c <HAL_ADC_AnalogWDGConfig+0x304>)
 8005d98:	4975      	ldr	r1, [pc, #468]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7fe fcea 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005da0:	e007      	b.n	8005db2 <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2200      	movs	r2, #0
 8005da8:	4971      	ldr	r1, [pc, #452]	; (8005f70 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe fce2 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005db0:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	699a      	ldr	r2, [r3, #24]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 AnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dcc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f7fe fe23 	bl	8004a24 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	7b1b      	ldrb	r3, [r3, #12]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d105      	bne.n	8005df2 <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fe40 	bl	8004a70 <LL_ADC_EnableIT_AWD1>
 8005df0:	e0e2      	b.n	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fe fe67 	bl	8004aca <LL_ADC_DisableIT_AWD1>
 8005dfc:	e0dc      	b.n	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005e06:	d01b      	beq.n	8005e40 <HAL_ADC_AnalogWDGConfig+0x1c8>
 8005e08:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005e0c:	f200 8086 	bhi.w	8005f1c <HAL_ADC_AnalogWDGConfig+0x2a4>
 8005e10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e14:	d079      	beq.n	8005f0a <HAL_ADC_AnalogWDGConfig+0x292>
 8005e16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e1a:	d87f      	bhi.n	8005f1c <HAL_ADC_AnalogWDGConfig+0x2a4>
 8005e1c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005e20:	d00e      	beq.n	8005e40 <HAL_ADC_AnalogWDGConfig+0x1c8>
 8005e22:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005e26:	d879      	bhi.n	8005f1c <HAL_ADC_AnalogWDGConfig+0x2a4>
 8005e28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e2c:	d06d      	beq.n	8005f0a <HAL_ADC_AnalogWDGConfig+0x292>
 8005e2e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e32:	d873      	bhi.n	8005f1c <HAL_ADC_AnalogWDGConfig+0x2a4>
 8005e34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e38:	d067      	beq.n	8005f0a <HAL_ADC_AnalogWDGConfig+0x292>
 8005e3a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e3e:	d16d      	bne.n	8005f1c <HAL_ADC_AnalogWDGConfig+0x2a4>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a4e      	ldr	r2, [pc, #312]	; (8005f80 <HAL_ADC_AnalogWDGConfig+0x308>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d12f      	bne.n	8005eaa <HAL_ADC_AnalogWDGConfig+0x232>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d108      	bne.n	8005e68 <HAL_ADC_AnalogWDGConfig+0x1f0>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	0e9b      	lsrs	r3, r3, #26
 8005e5c:	f003 031f 	and.w	r3, r3, #31
 8005e60:	2201      	movs	r2, #1
 8005e62:	fa02 f303 	lsl.w	r3, r2, r3
 8005e66:	e016      	b.n	8005e96 <HAL_ADC_AnalogWDGConfig+0x21e>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	fa93 f3a3 	rbit	r3, r3
 8005e74:	61bb      	str	r3, [r7, #24]
  return result;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <HAL_ADC_AnalogWDGConfig+0x20c>
    return 32U;
 8005e80:	2320      	movs	r3, #32
 8005e82:	e003      	b.n	8005e8c <HAL_ADC_AnalogWDGConfig+0x214>
  return __builtin_clz(value);
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	fab3 f383 	clz	r3, r3
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	f003 031f 	and.w	r3, r3, #31
 8005e90:	2201      	movs	r2, #1
 8005e92:	fa02 f303 	lsl.w	r3, r2, r3
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6812      	ldr	r2, [r2, #0]
 8005ea2:	430b      	orrs	r3, r1
 8005ea4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8005ea8:	e041      	b.n	8005f2e <HAL_ADC_AnalogWDGConfig+0x2b6>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d108      	bne.n	8005ec8 <HAL_ADC_AnalogWDGConfig+0x250>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	0e9b      	lsrs	r3, r3, #26
 8005ebc:	f003 031f 	and.w	r3, r3, #31
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	e016      	b.n	8005ef6 <HAL_ADC_AnalogWDGConfig+0x27e>
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	fa93 f3a3 	rbit	r3, r3
 8005ed4:	60fb      	str	r3, [r7, #12]
  return result;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d101      	bne.n	8005ee4 <HAL_ADC_AnalogWDGConfig+0x26c>
    return 32U;
 8005ee0:	2320      	movs	r3, #32
 8005ee2:	e003      	b.n	8005eec <HAL_ADC_AnalogWDGConfig+0x274>
  return __builtin_clz(value);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	fab3 f383 	clz	r3, r3
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	6812      	ldr	r2, [r2, #0]
 8005f02:	430b      	orrs	r3, r1
 8005f04:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8005f08:	e011      	b.n	8005f2e <HAL_ADC_AnalogWDGConfig+0x2b6>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6818      	ldr	r0, [r3, #0]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a1a      	ldr	r2, [pc, #104]	; (8005f7c <HAL_ADC_AnalogWDGConfig+0x304>)
 8005f14:	4619      	mov	r1, r3
 8005f16:	f7fe fc2d 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005f1a:	e008      	b.n	8005f2e <HAL_ADC_AnalogWDGConfig+0x2b6>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6818      	ldr	r0, [r3, #0]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2200      	movs	r2, #0
 8005f26:	4619      	mov	r1, r3
 8005f28:	f7fe fc24 	bl	8004774 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005f2c:	bf00      	nop
      }

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a13      	ldr	r2, [pc, #76]	; (8005f80 <HAL_ADC_AnalogWDGConfig+0x308>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d125      	bne.n	8005f84 <HAL_ADC_AnalogWDGConfig+0x30c>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f3c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7fe fd77 	bl	8004a3c <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	7b1b      	ldrb	r3, [r3, #12]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d105      	bne.n	8005f62 <HAL_ADC_AnalogWDGConfig+0x2ea>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe fd97 	bl	8004a8e <LL_ADC_EnableIT_AWD2>
 8005f60:	e02a      	b.n	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fe fdbe 	bl	8004ae8 <LL_ADC_DisableIT_AWD2>
 8005f6c:	e024      	b.n	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
 8005f6e:	bf00      	nop
 8005f70:	7dc00000 	.word	0x7dc00000
 8005f74:	0087ffff 	.word	0x0087ffff
 8005f78:	0107ffff 	.word	0x0107ffff
 8005f7c:	0187ffff 	.word	0x0187ffff
 8005f80:	0017ffff 	.word	0x0017ffff
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f88:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4618      	mov	r0, r3
 8005f96:	f7fe fd5e 	bl	8004a56 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	7b1b      	ldrb	r3, [r3, #12]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d105      	bne.n	8005fae <HAL_ADC_AnalogWDGConfig+0x336>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7fe fd80 	bl	8004aac <LL_ADC_EnableIT_AWD3>
 8005fac:	e004      	b.n	8005fb8 <HAL_ADC_AnalogWDGConfig+0x340>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fe fda7 	bl	8004b06 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a31      	ldr	r2, [pc, #196]	; (8006084 <HAL_ADC_AnalogWDGConfig+0x40c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d118      	bne.n	8005ff4 <HAL_ADC_AnalogWDGConfig+0x37c>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	691a      	ldr	r2, [r3, #16]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	08db      	lsrs	r3, r3, #3
 8005fce:	f003 0303 	and.w	r3, r3, #3
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	695a      	ldr	r2, [r3, #20]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	08db      	lsrs	r3, r3, #3
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8005ff2:	e035      	b.n	8006060 <HAL_ADC_AnalogWDGConfig+0x3e8>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f003 0318 	and.w	r3, r3, #24
 8005ffe:	2b18      	cmp	r3, #24
 8006000:	d00f      	beq.n	8006022 <HAL_ADC_AnalogWDGConfig+0x3aa>
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	691a      	ldr	r2, [r3, #16]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	08db      	lsrs	r3, r3, #3
 800600e:	f003 0303 	and.w	r3, r3, #3
 8006012:	f1c3 0302 	rsb	r3, r3, #2
 8006016:	005b      	lsls	r3, r3, #1
 8006018:	f003 031e 	and.w	r3, r3, #30
 800601c:	fa22 f303 	lsr.w	r3, r2, r3
 8006020:	e002      	b.n	8006028 <HAL_ADC_AnalogWDGConfig+0x3b0>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	f003 0318 	and.w	r3, r3, #24
 8006034:	2b18      	cmp	r3, #24
 8006036:	d00f      	beq.n	8006058 <HAL_ADC_AnalogWDGConfig+0x3e0>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	695a      	ldr	r2, [r3, #20]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	08db      	lsrs	r3, r3, #3
 8006044:	f003 0303 	and.w	r3, r3, #3
 8006048:	f1c3 0302 	rsb	r3, r3, #2
 800604c:	005b      	lsls	r3, r3, #1
 800604e:	f003 031e 	and.w	r3, r3, #30
 8006052:	fa22 f303 	lsr.w	r3, r2, r3
 8006056:	e002      	b.n	800605e <HAL_ADC_AnalogWDGConfig+0x3e6>
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6819      	ldr	r1, [r3, #0]
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800606c:	f7fe fbae 	bl	80047cc <LL_ADC_ConfigAnalogWDThresholds>
                                  tmpAWDLowThresholdShifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006078:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800607c:	4618      	mov	r0, r3
 800607e:	3738      	adds	r7, #56	; 0x38
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	7dc00000 	.word	0x7dc00000

08006088 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b088      	sub	sp, #32
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4618      	mov	r0, r3
 80060a0:	f7fe fc89 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 80060a4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fe fca8 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 80060b0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d103      	bne.n	80060c0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 8098 	beq.w	80061f0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d02a      	beq.n	8006124 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	7f5b      	ldrb	r3, [r3, #29]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d126      	bne.n	8006124 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	7f1b      	ldrb	r3, [r3, #28]
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d122      	bne.n	8006124 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80060de:	2301      	movs	r3, #1
 80060e0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80060e2:	e014      	b.n	800610e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	4a45      	ldr	r2, [pc, #276]	; (80061fc <ADC_ConversionStop+0x174>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d90d      	bls.n	8006108 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060f0:	f043 0210 	orr.w	r2, r3, #16
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060fc:	f043 0201 	orr.w	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e074      	b.n	80061f2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	3301      	adds	r3, #1
 800610c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006118:	2b40      	cmp	r3, #64	; 0x40
 800611a:	d1e3      	bne.n	80060e4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2240      	movs	r2, #64	; 0x40
 8006122:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	2b02      	cmp	r3, #2
 8006128:	d014      	beq.n	8006154 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f7fe fc41 	bl	80049b6 <LL_ADC_REG_IsConversionOngoing>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00c      	beq.n	8006154 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4618      	mov	r0, r3
 8006140:	f7fe fc01 	bl	8004946 <LL_ADC_IsDisableOngoing>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d104      	bne.n	8006154 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe fc1e 	bl	8004990 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d014      	beq.n	8006184 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4618      	mov	r0, r3
 8006160:	f7fe fc4e 	bl	8004a00 <LL_ADC_INJ_IsConversionOngoing>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00c      	beq.n	8006184 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe fbe9 	bl	8004946 <LL_ADC_IsDisableOngoing>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d104      	bne.n	8006184 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4618      	mov	r0, r3
 8006180:	f7fe fc2b 	bl	80049da <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d005      	beq.n	8006196 <ADC_ConversionStop+0x10e>
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	2b03      	cmp	r3, #3
 800618e:	d105      	bne.n	800619c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006190:	230c      	movs	r3, #12
 8006192:	617b      	str	r3, [r7, #20]
        break;
 8006194:	e005      	b.n	80061a2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006196:	2308      	movs	r3, #8
 8006198:	617b      	str	r3, [r7, #20]
        break;
 800619a:	e002      	b.n	80061a2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800619c:	2304      	movs	r3, #4
 800619e:	617b      	str	r3, [r7, #20]
        break;
 80061a0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80061a2:	f7fe f977 	bl	8004494 <HAL_GetTick>
 80061a6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80061a8:	e01b      	b.n	80061e2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80061aa:	f7fe f973 	bl	8004494 <HAL_GetTick>
 80061ae:	4602      	mov	r2, r0
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	2b05      	cmp	r3, #5
 80061b6:	d914      	bls.n	80061e2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00d      	beq.n	80061e2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ca:	f043 0210 	orr.w	r2, r3, #16
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061d6:	f043 0201 	orr.w	r2, r3, #1
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e007      	b.n	80061f2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	689a      	ldr	r2, [r3, #8]
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1dc      	bne.n	80061aa <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3720      	adds	r7, #32
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	a33fffff 	.word	0xa33fffff

08006200 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4618      	mov	r0, r3
 800620e:	f7fe fb88 	bl	8004922 <LL_ADC_IsEnabled>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d14d      	bne.n	80062b4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	4b28      	ldr	r3, [pc, #160]	; (80062c0 <ADC_Enable+0xc0>)
 8006220:	4013      	ands	r3, r2
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00d      	beq.n	8006242 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800622a:	f043 0210 	orr.w	r2, r3, #16
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006236:	f043 0201 	orr.w	r2, r3, #1
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e039      	b.n	80062b6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4618      	mov	r0, r3
 8006248:	f7fe fb45 	bl	80048d6 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800624c:	f7fe f922 	bl	8004494 <HAL_GetTick>
 8006250:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006252:	e028      	b.n	80062a6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4618      	mov	r0, r3
 800625a:	f7fe fb62 	bl	8004922 <LL_ADC_IsEnabled>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d104      	bne.n	800626e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4618      	mov	r0, r3
 800626a:	f7fe fb34 	bl	80048d6 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800626e:	f7fe f911 	bl	8004494 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	2b02      	cmp	r3, #2
 800627a:	d914      	bls.n	80062a6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b01      	cmp	r3, #1
 8006288:	d00d      	beq.n	80062a6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800628e:	f043 0210 	orr.w	r2, r3, #16
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800629a:	f043 0201 	orr.w	r2, r3, #1
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e007      	b.n	80062b6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d1cf      	bne.n	8006254 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	8000003f 	.word	0x8000003f

080062c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7fe fb38 	bl	8004946 <LL_ADC_IsDisableOngoing>
 80062d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fe fb20 	bl	8004922 <LL_ADC_IsEnabled>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d047      	beq.n	8006378 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d144      	bne.n	8006378 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 030d 	and.w	r3, r3, #13
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d10c      	bne.n	8006316 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4618      	mov	r0, r3
 8006302:	f7fe fafb 	bl	80048fc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2203      	movs	r2, #3
 800630c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800630e:	f7fe f8c1 	bl	8004494 <HAL_GetTick>
 8006312:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006314:	e029      	b.n	800636a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800631a:	f043 0210 	orr.w	r2, r3, #16
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006326:	f043 0201 	orr.w	r2, r3, #1
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e023      	b.n	800637a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006332:	f7fe f8af 	bl	8004494 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d914      	bls.n	800636a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00d      	beq.n	800636a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006352:	f043 0210 	orr.w	r2, r3, #16
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800635e:	f043 0201 	orr.w	r2, r3, #1
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e007      	b.n	800637a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1dc      	bne.n	8006332 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b084      	sub	sp, #16
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800638e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006398:	2b00      	cmp	r3, #0
 800639a:	d14b      	bne.n	8006434 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0308 	and.w	r3, r3, #8
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d021      	beq.n	80063fa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7fe f93f 	bl	800463e <LL_ADC_REG_IsTriggerSourceSWStart>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d032      	beq.n	800642c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d12b      	bne.n	800642c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d11f      	bne.n	800642c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f0:	f043 0201 	orr.w	r2, r3, #1
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80063f8:	e018      	b.n	800642c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d111      	bne.n	800642c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800640c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006418:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d105      	bne.n	800642c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006424:	f043 0201 	orr.w	r2, r3, #1
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f7fb ff77 	bl	8002320 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006432:	e00e      	b.n	8006452 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006438:	f003 0310 	and.w	r3, r3, #16
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f7fb ff63 	bl	800230c <HAL_ADC_ErrorCallback>
}
 8006446:	e004      	b.n	8006452 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800644c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	4798      	blx	r3
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b084      	sub	sp, #16
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006466:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f7fb ff83 	bl	8002374 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800646e:	bf00      	nop
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b084      	sub	sp, #16
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006482:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006488:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006494:	f043 0204 	orr.w	r2, r3, #4
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7fb ff35 	bl	800230c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80064a2:	bf00      	nop
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <LL_ADC_IsEnabled>:
{
 80064aa:	b480      	push	{r7}
 80064ac:	b083      	sub	sp, #12
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <LL_ADC_IsEnabled+0x18>
 80064be:	2301      	movs	r3, #1
 80064c0:	e000      	b.n	80064c4 <LL_ADC_IsEnabled+0x1a>
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr

080064ce <LL_ADC_StartCalibration>:
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
 80064d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80064e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80064ea:	4313      	orrs	r3, r2
 80064ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	609a      	str	r2, [r3, #8]
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bc80      	pop	{r7}
 80064fc:	4770      	bx	lr

080064fe <LL_ADC_IsCalibrationOnGoing>:
{
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800650e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006512:	d101      	bne.n	8006518 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006514:	2301      	movs	r3, #1
 8006516:	e000      	b.n	800651a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	370c      	adds	r7, #12
 800651e:	46bd      	mov	sp, r7
 8006520:	bc80      	pop	{r7}
 8006522:	4770      	bx	lr

08006524 <LL_ADC_REG_IsConversionOngoing>:
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f003 0304 	and.w	r3, r3, #4
 8006534:	2b04      	cmp	r3, #4
 8006536:	d101      	bne.n	800653c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006538:	2301      	movs	r3, #1
 800653a:	e000      	b.n	800653e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	370c      	adds	r7, #12
 8006542:	46bd      	mov	sp, r7
 8006544:	bc80      	pop	{r7}
 8006546:	4770      	bx	lr

08006548 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006552:	2300      	movs	r3, #0
 8006554:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_ADCEx_Calibration_Start+0x1c>
 8006560:	2302      	movs	r3, #2
 8006562:	e04d      	b.n	8006600 <HAL_ADCEx_Calibration_Start+0xb8>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7ff fea9 	bl	80062c4 <ADC_Disable>
 8006572:	4603      	mov	r3, r0
 8006574:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d136      	bne.n	80065ea <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006580:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006584:	f023 0302 	bic.w	r3, r3, #2
 8006588:	f043 0202 	orr.w	r2, r3, #2
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff ff99 	bl	80064ce <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800659c:	e014      	b.n	80065c8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	3301      	adds	r3, #1
 80065a2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	4a18      	ldr	r2, [pc, #96]	; (8006608 <HAL_ADCEx_Calibration_Start+0xc0>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d90d      	bls.n	80065c8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b0:	f023 0312 	bic.w	r3, r3, #18
 80065b4:	f043 0210 	orr.w	r2, r3, #16
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e01b      	b.n	8006600 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff ff96 	bl	80064fe <LL_ADC_IsCalibrationOnGoing>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1e2      	bne.n	800659e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065dc:	f023 0303 	bic.w	r3, r3, #3
 80065e0:	f043 0201 	orr.w	r2, r3, #1
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80065e8:	e005      	b.n	80065f6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065ee:	f043 0210 	orr.w	r2, r3, #16
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80065fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	0004de01 	.word	0x0004de01

0800660c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	bc80      	pop	{r7}
 800661c:	4770      	bx	lr

0800661e <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800661e:	b480      	push	{r7}
 8006620:	b083      	sub	sp, #12
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	bc80      	pop	{r7}
 800662e:	4770      	bx	lr

08006630 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	bc80      	pop	{r7}
 8006640:	4770      	bx	lr

08006642 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006642:	b480      	push	{r7}
 8006644:	b083      	sub	sp, #12
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	bc80      	pop	{r7}
 8006652:	4770      	bx	lr

08006654 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	bc80      	pop	{r7}
 8006664:	4770      	bx	lr
	...

08006668 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006668:	b590      	push	{r4, r7, lr}
 800666a:	b0a1      	sub	sp, #132	; 0x84
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006672:	2300      	movs	r3, #0
 8006674:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800667e:	2b01      	cmp	r3, #1
 8006680:	d101      	bne.n	8006686 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006682:	2302      	movs	r3, #2
 8006684:	e08b      	b.n	800679e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800668e:	2300      	movs	r3, #0
 8006690:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006692:	2300      	movs	r3, #0
 8006694:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800669e:	d102      	bne.n	80066a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80066a0:	4b41      	ldr	r3, [pc, #260]	; (80067a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80066a2:	60bb      	str	r3, [r7, #8]
 80066a4:	e001      	b.n	80066aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80066a6:	2300      	movs	r3, #0
 80066a8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10b      	bne.n	80066c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066b4:	f043 0220 	orr.w	r2, r3, #32
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e06a      	b.n	800679e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7ff ff2a 	bl	8006524 <LL_ADC_REG_IsConversionOngoing>
 80066d0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7ff ff24 	bl	8006524 <LL_ADC_REG_IsConversionOngoing>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d14c      	bne.n	800677c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80066e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d149      	bne.n	800677c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80066e8:	4b30      	ldr	r3, [pc, #192]	; (80067ac <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80066ea:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d028      	beq.n	8006746 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80066f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	6859      	ldr	r1, [r3, #4]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006706:	035b      	lsls	r3, r3, #13
 8006708:	430b      	orrs	r3, r1
 800670a:	431a      	orrs	r2, r3
 800670c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800670e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006710:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006714:	f7ff fec9 	bl	80064aa <LL_ADC_IsEnabled>
 8006718:	4604      	mov	r4, r0
 800671a:	4823      	ldr	r0, [pc, #140]	; (80067a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800671c:	f7ff fec5 	bl	80064aa <LL_ADC_IsEnabled>
 8006720:	4603      	mov	r3, r0
 8006722:	4323      	orrs	r3, r4
 8006724:	2b00      	cmp	r3, #0
 8006726:	d133      	bne.n	8006790 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006730:	f023 030f 	bic.w	r3, r3, #15
 8006734:	683a      	ldr	r2, [r7, #0]
 8006736:	6811      	ldr	r1, [r2, #0]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	6892      	ldr	r2, [r2, #8]
 800673c:	430a      	orrs	r2, r1
 800673e:	431a      	orrs	r2, r3
 8006740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006742:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006744:	e024      	b.n	8006790 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006746:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800674e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006750:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006752:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006756:	f7ff fea8 	bl	80064aa <LL_ADC_IsEnabled>
 800675a:	4604      	mov	r4, r0
 800675c:	4812      	ldr	r0, [pc, #72]	; (80067a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800675e:	f7ff fea4 	bl	80064aa <LL_ADC_IsEnabled>
 8006762:	4603      	mov	r3, r0
 8006764:	4323      	orrs	r3, r4
 8006766:	2b00      	cmp	r3, #0
 8006768:	d112      	bne.n	8006790 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800676a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006772:	f023 030f 	bic.w	r3, r3, #15
 8006776:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006778:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800677a:	e009      	b.n	8006790 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006780:	f043 0220 	orr.w	r2, r3, #32
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800678e:	e000      	b.n	8006792 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006790:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800679a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3784      	adds	r7, #132	; 0x84
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd90      	pop	{r4, r7, pc}
 80067a6:	bf00      	nop
 80067a8:	50000100 	.word	0x50000100
 80067ac:	50000300 	.word	0x50000300

080067b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f003 0307 	and.w	r3, r3, #7
 80067be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067c0:	4b0c      	ldr	r3, [pc, #48]	; (80067f4 <__NVIC_SetPriorityGrouping+0x44>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067c6:	68ba      	ldr	r2, [r7, #8]
 80067c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80067cc:	4013      	ands	r3, r2
 80067ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80067dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067e2:	4a04      	ldr	r2, [pc, #16]	; (80067f4 <__NVIC_SetPriorityGrouping+0x44>)
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	60d3      	str	r3, [r2, #12]
}
 80067e8:	bf00      	nop
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bc80      	pop	{r7}
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	e000ed00 	.word	0xe000ed00

080067f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067fc:	4b04      	ldr	r3, [pc, #16]	; (8006810 <__NVIC_GetPriorityGrouping+0x18>)
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	0a1b      	lsrs	r3, r3, #8
 8006802:	f003 0307 	and.w	r3, r3, #7
}
 8006806:	4618      	mov	r0, r3
 8006808:	46bd      	mov	sp, r7
 800680a:	bc80      	pop	{r7}
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	e000ed00 	.word	0xe000ed00

08006814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	4603      	mov	r3, r0
 800681c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800681e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006822:	2b00      	cmp	r3, #0
 8006824:	db0b      	blt.n	800683e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006826:	79fb      	ldrb	r3, [r7, #7]
 8006828:	f003 021f 	and.w	r2, r3, #31
 800682c:	4906      	ldr	r1, [pc, #24]	; (8006848 <__NVIC_EnableIRQ+0x34>)
 800682e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006832:	095b      	lsrs	r3, r3, #5
 8006834:	2001      	movs	r0, #1
 8006836:	fa00 f202 	lsl.w	r2, r0, r2
 800683a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800683e:	bf00      	nop
 8006840:	370c      	adds	r7, #12
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr
 8006848:	e000e100 	.word	0xe000e100

0800684c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	4603      	mov	r3, r0
 8006854:	6039      	str	r1, [r7, #0]
 8006856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800685c:	2b00      	cmp	r3, #0
 800685e:	db0a      	blt.n	8006876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	b2da      	uxtb	r2, r3
 8006864:	490c      	ldr	r1, [pc, #48]	; (8006898 <__NVIC_SetPriority+0x4c>)
 8006866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800686a:	0112      	lsls	r2, r2, #4
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	440b      	add	r3, r1
 8006870:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006874:	e00a      	b.n	800688c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	b2da      	uxtb	r2, r3
 800687a:	4908      	ldr	r1, [pc, #32]	; (800689c <__NVIC_SetPriority+0x50>)
 800687c:	79fb      	ldrb	r3, [r7, #7]
 800687e:	f003 030f 	and.w	r3, r3, #15
 8006882:	3b04      	subs	r3, #4
 8006884:	0112      	lsls	r2, r2, #4
 8006886:	b2d2      	uxtb	r2, r2
 8006888:	440b      	add	r3, r1
 800688a:	761a      	strb	r2, [r3, #24]
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	bc80      	pop	{r7}
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	e000e100 	.word	0xe000e100
 800689c:	e000ed00 	.word	0xe000ed00

080068a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b089      	sub	sp, #36	; 0x24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f003 0307 	and.w	r3, r3, #7
 80068b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	f1c3 0307 	rsb	r3, r3, #7
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	bf28      	it	cs
 80068be:	2304      	movcs	r3, #4
 80068c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	3304      	adds	r3, #4
 80068c6:	2b06      	cmp	r3, #6
 80068c8:	d902      	bls.n	80068d0 <NVIC_EncodePriority+0x30>
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	3b03      	subs	r3, #3
 80068ce:	e000      	b.n	80068d2 <NVIC_EncodePriority+0x32>
 80068d0:	2300      	movs	r3, #0
 80068d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068d4:	f04f 32ff 	mov.w	r2, #4294967295
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	fa02 f303 	lsl.w	r3, r2, r3
 80068de:	43da      	mvns	r2, r3
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	401a      	ands	r2, r3
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068e8:	f04f 31ff 	mov.w	r1, #4294967295
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	fa01 f303 	lsl.w	r3, r1, r3
 80068f2:	43d9      	mvns	r1, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f8:	4313      	orrs	r3, r2
         );
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3724      	adds	r7, #36	; 0x24
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	3b01      	subs	r3, #1
 8006910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006914:	d301      	bcc.n	800691a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006916:	2301      	movs	r3, #1
 8006918:	e00f      	b.n	800693a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800691a:	4a0a      	ldr	r2, [pc, #40]	; (8006944 <SysTick_Config+0x40>)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	3b01      	subs	r3, #1
 8006920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006922:	210f      	movs	r1, #15
 8006924:	f04f 30ff 	mov.w	r0, #4294967295
 8006928:	f7ff ff90 	bl	800684c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <SysTick_Config+0x40>)
 800692e:	2200      	movs	r2, #0
 8006930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006932:	4b04      	ldr	r3, [pc, #16]	; (8006944 <SysTick_Config+0x40>)
 8006934:	2207      	movs	r2, #7
 8006936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3708      	adds	r7, #8
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	e000e010 	.word	0xe000e010

08006948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f7ff ff2d 	bl	80067b0 <__NVIC_SetPriorityGrouping>
}
 8006956:	bf00      	nop
 8006958:	3708      	adds	r7, #8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b086      	sub	sp, #24
 8006962:	af00      	add	r7, sp, #0
 8006964:	4603      	mov	r3, r0
 8006966:	60b9      	str	r1, [r7, #8]
 8006968:	607a      	str	r2, [r7, #4]
 800696a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800696c:	f7ff ff44 	bl	80067f8 <__NVIC_GetPriorityGrouping>
 8006970:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	68b9      	ldr	r1, [r7, #8]
 8006976:	6978      	ldr	r0, [r7, #20]
 8006978:	f7ff ff92 	bl	80068a0 <NVIC_EncodePriority>
 800697c:	4602      	mov	r2, r0
 800697e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006982:	4611      	mov	r1, r2
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff ff61 	bl	800684c <__NVIC_SetPriority>
}
 800698a:	bf00      	nop
 800698c:	3718      	adds	r7, #24
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}

08006992 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006992:	b580      	push	{r7, lr}
 8006994:	b082      	sub	sp, #8
 8006996:	af00      	add	r7, sp, #0
 8006998:	4603      	mov	r3, r0
 800699a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800699c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7ff ff37 	bl	8006814 <__NVIC_EnableIRQ>
}
 80069a6:	bf00      	nop
 80069a8:	3708      	adds	r7, #8
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}

080069ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069ae:	b580      	push	{r7, lr}
 80069b0:	b082      	sub	sp, #8
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f7ff ffa4 	bl	8006904 <SysTick_Config>
 80069bc:	4603      	mov	r3, r0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3708      	adds	r7, #8
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e08d      	b.n	8006af6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	461a      	mov	r2, r3
 80069e0:	4b47      	ldr	r3, [pc, #284]	; (8006b00 <HAL_DMA_Init+0x138>)
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d80f      	bhi.n	8006a06 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	4b45      	ldr	r3, [pc, #276]	; (8006b04 <HAL_DMA_Init+0x13c>)
 80069ee:	4413      	add	r3, r2
 80069f0:	4a45      	ldr	r2, [pc, #276]	; (8006b08 <HAL_DMA_Init+0x140>)
 80069f2:	fba2 2303 	umull	r2, r3, r2, r3
 80069f6:	091b      	lsrs	r3, r3, #4
 80069f8:	009a      	lsls	r2, r3, #2
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a42      	ldr	r2, [pc, #264]	; (8006b0c <HAL_DMA_Init+0x144>)
 8006a02:	641a      	str	r2, [r3, #64]	; 0x40
 8006a04:	e00e      	b.n	8006a24 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	4b40      	ldr	r3, [pc, #256]	; (8006b10 <HAL_DMA_Init+0x148>)
 8006a0e:	4413      	add	r3, r2
 8006a10:	4a3d      	ldr	r2, [pc, #244]	; (8006b08 <HAL_DMA_Init+0x140>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	091b      	lsrs	r3, r3, #4
 8006a18:	009a      	lsls	r2, r3, #2
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a3c      	ldr	r2, [pc, #240]	; (8006b14 <HAL_DMA_Init+0x14c>)
 8006a22:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fa0e 	bl	8006e98 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a84:	d102      	bne.n	8006a8c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006aa0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d010      	beq.n	8006acc <HAL_DMA_Init+0x104>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d80c      	bhi.n	8006acc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fa2c 	bl	8006f10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006abc:	2200      	movs	r2, #0
 8006abe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006ac8:	605a      	str	r2, [r3, #4]
 8006aca:	e008      	b.n	8006ade <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40020407 	.word	0x40020407
 8006b04:	bffdfff8 	.word	0xbffdfff8
 8006b08:	cccccccd 	.word	0xcccccccd
 8006b0c:	40020000 	.word	0x40020000
 8006b10:	bffdfbf8 	.word	0xbffdfbf8
 8006b14:	40020400 	.word	0x40020400

08006b18 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b26:	2300      	movs	r3, #0
 8006b28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_DMA_Start_IT+0x20>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e066      	b.n	8006c06 <HAL_DMA_Start_IT+0xee>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d155      	bne.n	8006bf8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2202      	movs	r2, #2
 8006b50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 0201 	bic.w	r2, r2, #1
 8006b68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	68b9      	ldr	r1, [r7, #8]
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f000 f953 	bl	8006e1c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d008      	beq.n	8006b90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f042 020e 	orr.w	r2, r2, #14
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	e00f      	b.n	8006bb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0204 	bic.w	r2, r2, #4
 8006b9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 020a 	orr.w	r2, r2, #10
 8006bae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d007      	beq.n	8006bce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bcc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d007      	beq.n	8006be6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006be0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006be4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	e005      	b.n	8006c04 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006c00:	2302      	movs	r3, #2
 8006c02:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b085      	sub	sp, #20
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c16:	2300      	movs	r3, #0
 8006c18:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d005      	beq.n	8006c32 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2204      	movs	r2, #4
 8006c2a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	73fb      	strb	r3, [r7, #15]
 8006c30:	e037      	b.n	8006ca2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 020e 	bic.w	r2, r2, #14
 8006c40:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c50:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0201 	bic.w	r2, r2, #1
 8006c60:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c66:	f003 021f 	and.w	r2, r3, #31
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6e:	2101      	movs	r1, #1
 8006c70:	fa01 f202 	lsl.w	r2, r1, r2
 8006c74:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006c7e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00c      	beq.n	8006ca2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c96:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006ca0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bc80      	pop	{r7}
 8006cbc:	4770      	bx	lr

08006cbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cda:	f003 031f 	and.w	r3, r3, #31
 8006cde:	2204      	movs	r2, #4
 8006ce0:	409a      	lsls	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d026      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x7a>
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f003 0304 	and.w	r3, r3, #4
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d021      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0320 	and.w	r3, r3, #32
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d107      	bne.n	8006d12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0204 	bic.w	r2, r2, #4
 8006d10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d16:	f003 021f 	and.w	r2, r3, #31
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1e:	2104      	movs	r1, #4
 8006d20:	fa01 f202 	lsl.w	r2, r1, r2
 8006d24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d071      	beq.n	8006e12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006d36:	e06c      	b.n	8006e12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d3c:	f003 031f 	and.w	r3, r3, #31
 8006d40:	2202      	movs	r2, #2
 8006d42:	409a      	lsls	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	4013      	ands	r3, r2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d02e      	beq.n	8006daa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d029      	beq.n	8006daa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0320 	and.w	r3, r3, #32
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10b      	bne.n	8006d7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 020a 	bic.w	r2, r2, #10
 8006d72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d80:	f003 021f 	and.w	r2, r3, #31
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d88:	2102      	movs	r1, #2
 8006d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8006d8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d038      	beq.n	8006e12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006da8:	e033      	b.n	8006e12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dae:	f003 031f 	and.w	r3, r3, #31
 8006db2:	2208      	movs	r2, #8
 8006db4:	409a      	lsls	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	4013      	ands	r3, r2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d02a      	beq.n	8006e14 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	f003 0308 	and.w	r3, r3, #8
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d025      	beq.n	8006e14 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f022 020e 	bic.w	r2, r2, #14
 8006dd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ddc:	f003 021f 	and.w	r2, r3, #31
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de4:	2101      	movs	r1, #1
 8006de6:	fa01 f202 	lsl.w	r2, r1, r2
 8006dea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d004      	beq.n	8006e14 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
}
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006e32:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d004      	beq.n	8006e46 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006e44:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4a:	f003 021f 	and.w	r2, r3, #31
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e52:	2101      	movs	r1, #1
 8006e54:	fa01 f202 	lsl.w	r2, r1, r2
 8006e58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	2b10      	cmp	r3, #16
 8006e68:	d108      	bne.n	8006e7c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006e7a:	e007      	b.n	8006e8c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	60da      	str	r2, [r3, #12]
}
 8006e8c:	bf00      	nop
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bc80      	pop	{r7}
 8006e94:	4770      	bx	lr
	...

08006e98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b087      	sub	sp, #28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	4b15      	ldr	r3, [pc, #84]	; (8006efc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>)
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d802      	bhi.n	8006eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006eac:	4b14      	ldr	r3, [pc, #80]	; (8006f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	e001      	b.n	8006eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006eb2:	4b14      	ldr	r3, [pc, #80]	; (8006f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006eb4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	3b08      	subs	r3, #8
 8006ec2:	4a11      	ldr	r2, [pc, #68]	; (8006f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec8:	091b      	lsrs	r3, r3, #4
 8006eca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ed0:	089b      	lsrs	r3, r3, #2
 8006ed2:	009a      	lsls	r2, r3, #2
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	461a      	mov	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a0a      	ldr	r2, [pc, #40]	; (8006f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006ee2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f003 031f 	and.w	r3, r3, #31
 8006eea:	2201      	movs	r2, #1
 8006eec:	409a      	lsls	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bc80      	pop	{r7}
 8006efa:	4770      	bx	lr
 8006efc:	40020407 	.word	0x40020407
 8006f00:	40020800 	.word	0x40020800
 8006f04:	40020820 	.word	0x40020820
 8006f08:	cccccccd 	.word	0xcccccccd
 8006f0c:	40020880 	.word	0x40020880

08006f10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4b0b      	ldr	r3, [pc, #44]	; (8006f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006f24:	4413      	add	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	461a      	mov	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a08      	ldr	r2, [pc, #32]	; (8006f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006f32:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	f003 031f 	and.w	r3, r3, #31
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	409a      	lsls	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006f44:	bf00      	nop
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bc80      	pop	{r7}
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	1000823f 	.word	0x1000823f
 8006f54:	40020940 	.word	0x40020940

08006f58 <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
  uint32_t tmp_page;
  uint32_t error;
  FLASH_ProcedureTypeDef procedure;

  /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 8006f5e:	4b63      	ldr	r3, [pc, #396]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	4a62      	ldr	r2, [pc, #392]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006f64:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006f68:	f023 0301 	bic.w	r3, r3, #1
 8006f6c:	6153      	str	r3, [r2, #20]
#if defined (FLASH_OPTR_DBANK)
  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
#endif

  /* Disable the FSTPG Bit only if it is the last row programmed */
  if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 8006f6e:	4b60      	ldr	r3, [pc, #384]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006f70:	7a1b      	ldrb	r3, [r3, #8]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d105      	bne.n	8006f84 <HAL_FLASH_IRQHandler+0x2c>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8006f78:	4b5c      	ldr	r3, [pc, #368]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006f7a:	695b      	ldr	r3, [r3, #20]
 8006f7c:	4a5b      	ldr	r2, [pc, #364]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006f7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f82:	6153      	str	r3, [r2, #20]
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8006f84:	4b59      	ldr	r3, [pc, #356]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006f86:	691a      	ldr	r2, [r3, #16]
 8006f88:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	60fb      	str	r3, [r7, #12]

  if (error != 0U)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d041      	beq.n	800701a <HAL_FLASH_IRQHandler+0xc2>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8006f96:	4b56      	ldr	r3, [pc, #344]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	4a54      	ldr	r2, [pc, #336]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006fa0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d007      	beq.n	8006fbc <HAL_FLASH_IRQHandler+0x64>
 8006fac:	4b4f      	ldr	r3, [pc, #316]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006fae:	699a      	ldr	r2, [r3, #24]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8006fb6:	494d      	ldr	r1, [pc, #308]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	618b      	str	r3, [r1, #24]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d004      	beq.n	8006fd0 <HAL_FLASH_IRQHandler+0x78>
 8006fc6:	4a49      	ldr	r2, [pc, #292]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006fce:	6113      	str	r3, [r2, #16]

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches() ;
 8006fd0:	f000 f8c6 	bl	8007160 <FLASH_FlushCaches>

    /* FLASH error interrupt user callback */
    procedure = pFlash.ProcedureOnGoing;
 8006fd4:	4b46      	ldr	r3, [pc, #280]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006fd6:	7a1b      	ldrb	r3, [r3, #8]
 8006fd8:	72fb      	strb	r3, [r7, #11]
    if (procedure == FLASH_PROC_PAGE_ERASE)
 8006fda:	7afb      	ldrb	r3, [r7, #11]
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d105      	bne.n	8006fec <HAL_FLASH_IRQHandler+0x94>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Page);
 8006fe0:	4b43      	ldr	r3, [pc, #268]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f000 f88e 	bl	8007106 <HAL_FLASH_OperationErrorCallback>
 8006fea:	e013      	b.n	8007014 <HAL_FLASH_IRQHandler+0xbc>
    }
    else if (procedure == FLASH_PROC_MASS_ERASE)
 8006fec:	7afb      	ldrb	r3, [r7, #11]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d105      	bne.n	8006ffe <HAL_FLASH_IRQHandler+0xa6>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 8006ff2:	4b3f      	ldr	r3, [pc, #252]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f000 f885 	bl	8007106 <HAL_FLASH_OperationErrorCallback>
 8006ffc:	e00a      	b.n	8007014 <HAL_FLASH_IRQHandler+0xbc>
    }
    else if ((procedure == FLASH_PROC_PROGRAM) ||
 8006ffe:	7afb      	ldrb	r3, [r7, #11]
 8007000:	2b03      	cmp	r3, #3
 8007002:	d002      	beq.n	800700a <HAL_FLASH_IRQHandler+0xb2>
 8007004:	7afb      	ldrb	r3, [r7, #11]
 8007006:	2b04      	cmp	r3, #4
 8007008:	d104      	bne.n	8007014 <HAL_FLASH_IRQHandler+0xbc>
             (procedure == FLASH_PROC_PROGRAM_LAST))
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Address);
 800700a:	4b39      	ldr	r3, [pc, #228]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	4618      	mov	r0, r3
 8007010:	f000 f879 	bl	8007106 <HAL_FLASH_OperationErrorCallback>
    {
      /* Nothing to do */
    }

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8007014:	4b36      	ldr	r3, [pc, #216]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007016:	2200      	movs	r2, #0
 8007018:	721a      	strb	r2, [r3, #8]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800701a:	4b34      	ldr	r3, [pc, #208]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	2b01      	cmp	r3, #1
 8007024:	d14f      	bne.n	80070c6 <HAL_FLASH_IRQHandler+0x16e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007026:	4b31      	ldr	r3, [pc, #196]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 8007028:	2201      	movs	r2, #1
 800702a:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 800702c:	4b30      	ldr	r3, [pc, #192]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800702e:	7a1b      	ldrb	r3, [r3, #8]
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b01      	cmp	r3, #1
 8007034:	d12b      	bne.n	800708e <HAL_FLASH_IRQHandler+0x136>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 8007036:	4b2e      	ldr	r3, [pc, #184]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	3b01      	subs	r3, #1
 800703c:	4a2c      	ldr	r2, [pc, #176]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800703e:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d013      	beq.n	8007070 <HAL_FLASH_IRQHandler+0x118>
      {
        /* Indicate user which page has been erased*/
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8007048:	4b29      	ldr	r3, [pc, #164]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	4618      	mov	r0, r3
 800704e:	f000 f851 	bl	80070f4 <HAL_FLASH_EndOfOperationCallback>

        /* Increment page number */
        pFlash.Page++;
 8007052:	4b27      	ldr	r3, [pc, #156]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	3301      	adds	r3, #1
 8007058:	4a25      	ldr	r2, [pc, #148]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800705a:	6153      	str	r3, [r2, #20]
        tmp_page = pFlash.Page;
 800705c:	4b24      	ldr	r3, [pc, #144]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	607b      	str	r3, [r7, #4]
        FLASH_PageErase(tmp_page, pFlash.Bank);
 8007062:	4b23      	ldr	r3, [pc, #140]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	4619      	mov	r1, r3
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f855 	bl	8007118 <FLASH_PageErase>
 800706e:	e02a      	b.n	80070c6 <HAL_FLASH_IRQHandler+0x16e>
      }
      else
      {
        /* No more pages to Erase */
        /* Reset Address and stop Erase pages procedure */
        pFlash.Page = 0xFFFFFFFFU;
 8007070:	4b1f      	ldr	r3, [pc, #124]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007072:	f04f 32ff 	mov.w	r2, #4294967295
 8007076:	615a      	str	r2, [r3, #20]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8007078:	4b1d      	ldr	r3, [pc, #116]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 800707a:	2200      	movs	r2, #0
 800707c:	721a      	strb	r2, [r3, #8]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800707e:	f000 f86f 	bl	8007160 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8007082:	4b1b      	ldr	r3, [pc, #108]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	4618      	mov	r0, r3
 8007088:	f000 f834 	bl	80070f4 <HAL_FLASH_EndOfOperationCallback>
 800708c:	e01b      	b.n	80070c6 <HAL_FLASH_IRQHandler+0x16e>
      }
    }
    else
    {
      /* Flush the caches to be sure of the data consistency */
      FLASH_FlushCaches() ;
 800708e:	f000 f867 	bl	8007160 <FLASH_FlushCaches>

      procedure = pFlash.ProcedureOnGoing;
 8007092:	4b17      	ldr	r3, [pc, #92]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 8007094:	7a1b      	ldrb	r3, [r3, #8]
 8007096:	72fb      	strb	r3, [r7, #11]
      if (procedure == FLASH_PROC_MASS_ERASE)
 8007098:	7afb      	ldrb	r3, [r7, #11]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d105      	bne.n	80070aa <HAL_FLASH_IRQHandler+0x152>
      {
        /* MassErase ended. Return the selected bank */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800709e:	4b14      	ldr	r3, [pc, #80]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 f826 	bl	80070f4 <HAL_FLASH_EndOfOperationCallback>
 80070a8:	e00a      	b.n	80070c0 <HAL_FLASH_IRQHandler+0x168>
      }
      else if ((procedure == FLASH_PROC_PROGRAM) ||
 80070aa:	7afb      	ldrb	r3, [r7, #11]
 80070ac:	2b03      	cmp	r3, #3
 80070ae:	d002      	beq.n	80070b6 <HAL_FLASH_IRQHandler+0x15e>
 80070b0:	7afb      	ldrb	r3, [r7, #11]
 80070b2:	2b04      	cmp	r3, #4
 80070b4:	d104      	bne.n	80070c0 <HAL_FLASH_IRQHandler+0x168>
               (procedure == FLASH_PROC_PROGRAM_LAST))
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80070b6:	4b0e      	ldr	r3, [pc, #56]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f000 f81a 	bl	80070f4 <HAL_FLASH_EndOfOperationCallback>
      {
        /* Nothing to do */
      }

      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80070c0:	4b0b      	ldr	r3, [pc, #44]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	721a      	strb	r2, [r3, #8]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80070c6:	4b0a      	ldr	r3, [pc, #40]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 80070c8:	7a1b      	ldrb	r3, [r3, #8]
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d108      	bne.n	80070e2 <HAL_FLASH_IRQHandler+0x18a>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 80070d0:	4b06      	ldr	r3, [pc, #24]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 80070d2:	695b      	ldr	r3, [r3, #20]
 80070d4:	4a05      	ldr	r2, [pc, #20]	; (80070ec <HAL_FLASH_IRQHandler+0x194>)
 80070d6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80070da:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80070dc:	4b04      	ldr	r3, [pc, #16]	; (80070f0 <HAL_FLASH_IRQHandler+0x198>)
 80070de:	2200      	movs	r2, #0
 80070e0:	701a      	strb	r2, [r3, #0]
  }
}
 80070e2:	bf00      	nop
 80070e4:	3710      	adds	r7, #16
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	40022000 	.word	0x40022000
 80070f0:	20000068 	.word	0x20000068

080070f4 <HAL_FLASH_EndOfOperationCallback>:
  *                            (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	bc80      	pop	{r7}
 8007104:	4770      	bx	lr

08007106 <HAL_FLASH_OperationErrorCallback>:
  *           @arg Page Erase: Page number which returned an error
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 800710e:	bf00      	nop
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	bc80      	pop	{r7}
 8007116:	4770      	bx	lr

08007118 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8007122:	4b0e      	ldr	r3, [pc, #56]	; (800715c <FLASH_PageErase+0x44>)
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	00db      	lsls	r3, r3, #3
 800712e:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8007132:	490a      	ldr	r1, [pc, #40]	; (800715c <FLASH_PageErase+0x44>)
 8007134:	4313      	orrs	r3, r2
 8007136:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8007138:	4b08      	ldr	r3, [pc, #32]	; (800715c <FLASH_PageErase+0x44>)
 800713a:	695b      	ldr	r3, [r3, #20]
 800713c:	4a07      	ldr	r2, [pc, #28]	; (800715c <FLASH_PageErase+0x44>)
 800713e:	f043 0302 	orr.w	r3, r3, #2
 8007142:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007144:	4b05      	ldr	r3, [pc, #20]	; (800715c <FLASH_PageErase+0x44>)
 8007146:	695b      	ldr	r3, [r3, #20]
 8007148:	4a04      	ldr	r2, [pc, #16]	; (800715c <FLASH_PageErase+0x44>)
 800714a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800714e:	6153      	str	r3, [r2, #20]
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	bc80      	pop	{r7}
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	40022000 	.word	0x40022000

08007160 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8007166:	4b1d      	ldr	r3, [pc, #116]	; (80071dc <FLASH_FlushCaches+0x7c>)
 8007168:	7f1b      	ldrb	r3, [r3, #28]
 800716a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800716c:	79fb      	ldrb	r3, [r7, #7]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d002      	beq.n	8007178 <FLASH_FlushCaches+0x18>
 8007172:	79fb      	ldrb	r3, [r7, #7]
 8007174:	2b03      	cmp	r3, #3
 8007176:	d111      	bne.n	800719c <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007178:	4b19      	ldr	r3, [pc, #100]	; (80071e0 <FLASH_FlushCaches+0x80>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a18      	ldr	r2, [pc, #96]	; (80071e0 <FLASH_FlushCaches+0x80>)
 800717e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	4b16      	ldr	r3, [pc, #88]	; (80071e0 <FLASH_FlushCaches+0x80>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a15      	ldr	r2, [pc, #84]	; (80071e0 <FLASH_FlushCaches+0x80>)
 800718a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800718e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007190:	4b13      	ldr	r3, [pc, #76]	; (80071e0 <FLASH_FlushCaches+0x80>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a12      	ldr	r2, [pc, #72]	; (80071e0 <FLASH_FlushCaches+0x80>)
 8007196:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800719a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d002      	beq.n	80071a8 <FLASH_FlushCaches+0x48>
 80071a2:	79fb      	ldrb	r3, [r7, #7]
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d111      	bne.n	80071cc <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80071a8:	4b0d      	ldr	r3, [pc, #52]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a0c      	ldr	r2, [pc, #48]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80071b2:	6013      	str	r3, [r2, #0]
 80071b4:	4b0a      	ldr	r3, [pc, #40]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a09      	ldr	r2, [pc, #36]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071be:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80071c0:	4b07      	ldr	r3, [pc, #28]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a06      	ldr	r2, [pc, #24]	; (80071e0 <FLASH_FlushCaches+0x80>)
 80071c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80071ca:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80071cc:	4b03      	ldr	r3, [pc, #12]	; (80071dc <FLASH_FlushCaches+0x7c>)
 80071ce:	2200      	movs	r2, #0
 80071d0:	771a      	strb	r2, [r3, #28]
}
 80071d2:	bf00      	nop
 80071d4:	370c      	adds	r7, #12
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bc80      	pop	{r7}
 80071da:	4770      	bx	lr
 80071dc:	20000068 	.word	0x20000068
 80071e0:	40022000 	.word	0x40022000

080071e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b087      	sub	sp, #28
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80071f2:	e15a      	b.n	80074aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	2101      	movs	r1, #1
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007200:	4013      	ands	r3, r2
 8007202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	f000 814c 	beq.w	80074a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d00b      	beq.n	800722c <HAL_GPIO_Init+0x48>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	2b02      	cmp	r3, #2
 800721a:	d007      	beq.n	800722c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007220:	2b11      	cmp	r3, #17
 8007222:	d003      	beq.n	800722c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	2b12      	cmp	r3, #18
 800722a:	d130      	bne.n	800728e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	2203      	movs	r2, #3
 8007238:	fa02 f303 	lsl.w	r3, r2, r3
 800723c:	43db      	mvns	r3, r3
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	4013      	ands	r3, r2
 8007242:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	68da      	ldr	r2, [r3, #12]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	005b      	lsls	r3, r3, #1
 800724c:	fa02 f303 	lsl.w	r3, r2, r3
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	4313      	orrs	r3, r2
 8007254:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	693a      	ldr	r2, [r7, #16]
 800725a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007262:	2201      	movs	r2, #1
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	fa02 f303 	lsl.w	r3, r2, r3
 800726a:	43db      	mvns	r3, r3
 800726c:	693a      	ldr	r2, [r7, #16]
 800726e:	4013      	ands	r3, r2
 8007270:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	091b      	lsrs	r3, r3, #4
 8007278:	f003 0201 	and.w	r2, r3, #1
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	fa02 f303 	lsl.w	r3, r2, r3
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	4313      	orrs	r3, r2
 8007286:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	005b      	lsls	r3, r3, #1
 8007298:	2203      	movs	r2, #3
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	43db      	mvns	r3, r3
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	4013      	ands	r3, r2
 80072a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	689a      	ldr	r2, [r3, #8]
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	005b      	lsls	r3, r3, #1
 80072ae:	fa02 f303 	lsl.w	r3, r2, r3
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d003      	beq.n	80072ce <HAL_GPIO_Init+0xea>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	2b12      	cmp	r3, #18
 80072cc:	d123      	bne.n	8007316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	08da      	lsrs	r2, r3, #3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3208      	adds	r2, #8
 80072d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	220f      	movs	r2, #15
 80072e6:	fa02 f303 	lsl.w	r3, r2, r3
 80072ea:	43db      	mvns	r3, r3
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	4013      	ands	r3, r2
 80072f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	691a      	ldr	r2, [r3, #16]
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f003 0307 	and.w	r3, r3, #7
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	4313      	orrs	r3, r2
 8007306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	08da      	lsrs	r2, r3, #3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3208      	adds	r2, #8
 8007310:	6939      	ldr	r1, [r7, #16]
 8007312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	005b      	lsls	r3, r3, #1
 8007320:	2203      	movs	r2, #3
 8007322:	fa02 f303 	lsl.w	r3, r2, r3
 8007326:	43db      	mvns	r3, r3
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	4013      	ands	r3, r2
 800732c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f003 0203 	and.w	r2, r3, #3
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	fa02 f303 	lsl.w	r3, r2, r3
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	4313      	orrs	r3, r2
 8007342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 80a6 	beq.w	80074a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007358:	4b5b      	ldr	r3, [pc, #364]	; (80074c8 <HAL_GPIO_Init+0x2e4>)
 800735a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800735c:	4a5a      	ldr	r2, [pc, #360]	; (80074c8 <HAL_GPIO_Init+0x2e4>)
 800735e:	f043 0301 	orr.w	r3, r3, #1
 8007362:	6613      	str	r3, [r2, #96]	; 0x60
 8007364:	4b58      	ldr	r3, [pc, #352]	; (80074c8 <HAL_GPIO_Init+0x2e4>)
 8007366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007368:	f003 0301 	and.w	r3, r3, #1
 800736c:	60bb      	str	r3, [r7, #8]
 800736e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007370:	4a56      	ldr	r2, [pc, #344]	; (80074cc <HAL_GPIO_Init+0x2e8>)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	089b      	lsrs	r3, r3, #2
 8007376:	3302      	adds	r3, #2
 8007378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800737c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f003 0303 	and.w	r3, r3, #3
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	220f      	movs	r2, #15
 8007388:	fa02 f303 	lsl.w	r3, r2, r3
 800738c:	43db      	mvns	r3, r3
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4013      	ands	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800739a:	d01f      	beq.n	80073dc <HAL_GPIO_Init+0x1f8>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4a4c      	ldr	r2, [pc, #304]	; (80074d0 <HAL_GPIO_Init+0x2ec>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d019      	beq.n	80073d8 <HAL_GPIO_Init+0x1f4>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a4b      	ldr	r2, [pc, #300]	; (80074d4 <HAL_GPIO_Init+0x2f0>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d013      	beq.n	80073d4 <HAL_GPIO_Init+0x1f0>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a4a      	ldr	r2, [pc, #296]	; (80074d8 <HAL_GPIO_Init+0x2f4>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d00d      	beq.n	80073d0 <HAL_GPIO_Init+0x1ec>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a49      	ldr	r2, [pc, #292]	; (80074dc <HAL_GPIO_Init+0x2f8>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d007      	beq.n	80073cc <HAL_GPIO_Init+0x1e8>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a48      	ldr	r2, [pc, #288]	; (80074e0 <HAL_GPIO_Init+0x2fc>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d101      	bne.n	80073c8 <HAL_GPIO_Init+0x1e4>
 80073c4:	2305      	movs	r3, #5
 80073c6:	e00a      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073c8:	2306      	movs	r3, #6
 80073ca:	e008      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073cc:	2304      	movs	r3, #4
 80073ce:	e006      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073d0:	2303      	movs	r3, #3
 80073d2:	e004      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073d4:	2302      	movs	r3, #2
 80073d6:	e002      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073d8:	2301      	movs	r3, #1
 80073da:	e000      	b.n	80073de <HAL_GPIO_Init+0x1fa>
 80073dc:	2300      	movs	r3, #0
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	f002 0203 	and.w	r2, r2, #3
 80073e4:	0092      	lsls	r2, r2, #2
 80073e6:	4093      	lsls	r3, r2
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80073ee:	4937      	ldr	r1, [pc, #220]	; (80074cc <HAL_GPIO_Init+0x2e8>)
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	089b      	lsrs	r3, r3, #2
 80073f4:	3302      	adds	r3, #2
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80073fc:	4b39      	ldr	r3, [pc, #228]	; (80074e4 <HAL_GPIO_Init+0x300>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	43db      	mvns	r3, r3
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	4013      	ands	r3, r2
 800740a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	4313      	orrs	r3, r2
 800741e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007420:	4a30      	ldr	r2, [pc, #192]	; (80074e4 <HAL_GPIO_Init+0x300>)
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8007426:	4b2f      	ldr	r3, [pc, #188]	; (80074e4 <HAL_GPIO_Init+0x300>)
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	43db      	mvns	r3, r3
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	4013      	ands	r3, r2
 8007434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800744a:	4a26      	ldr	r2, [pc, #152]	; (80074e4 <HAL_GPIO_Init+0x300>)
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007450:	4b24      	ldr	r3, [pc, #144]	; (80074e4 <HAL_GPIO_Init+0x300>)
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	43db      	mvns	r3, r3
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	4013      	ands	r3, r2
 800745e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	4313      	orrs	r3, r2
 8007472:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007474:	4a1b      	ldr	r2, [pc, #108]	; (80074e4 <HAL_GPIO_Init+0x300>)
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800747a:	4b1a      	ldr	r3, [pc, #104]	; (80074e4 <HAL_GPIO_Init+0x300>)
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	43db      	mvns	r3, r3
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	4013      	ands	r3, r2
 8007488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	4313      	orrs	r3, r2
 800749c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800749e:	4a11      	ldr	r2, [pc, #68]	; (80074e4 <HAL_GPIO_Init+0x300>)
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	3301      	adds	r3, #1
 80074a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	fa22 f303 	lsr.w	r3, r2, r3
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f47f ae9d 	bne.w	80071f4 <HAL_GPIO_Init+0x10>
  }
}
 80074ba:	bf00      	nop
 80074bc:	bf00      	nop
 80074be:	371c      	adds	r7, #28
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bc80      	pop	{r7}
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	40021000 	.word	0x40021000
 80074cc:	40010000 	.word	0x40010000
 80074d0:	48000400 	.word	0x48000400
 80074d4:	48000800 	.word	0x48000800
 80074d8:	48000c00 	.word	0x48000c00
 80074dc:	48001000 	.word	0x48001000
 80074e0:	48001400 	.word	0x48001400
 80074e4:	40010400 	.word	0x40010400

080074e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	460b      	mov	r3, r1
 80074f2:	807b      	strh	r3, [r7, #2]
 80074f4:	4613      	mov	r3, r2
 80074f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80074f8:	787b      	ldrb	r3, [r7, #1]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d003      	beq.n	8007506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80074fe:	887a      	ldrh	r2, [r7, #2]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007504:	e002      	b.n	800750c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007506:	887a      	ldrh	r2, [r7, #2]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	bc80      	pop	{r7}
 8007514:	4770      	bx	lr

08007516 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007516:	b480      	push	{r7}
 8007518:	b085      	sub	sp, #20
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
 800751e:	460b      	mov	r3, r1
 8007520:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007528:	887a      	ldrh	r2, [r7, #2]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4013      	ands	r3, r2
 800752e:	041a      	lsls	r2, r3, #16
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	43d9      	mvns	r1, r3
 8007534:	887b      	ldrh	r3, [r7, #2]
 8007536:	400b      	ands	r3, r1
 8007538:	431a      	orrs	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	619a      	str	r2, [r3, #24]
}
 800753e:	bf00      	nop
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	bc80      	pop	{r7}
 8007546:	4770      	bx	lr

08007548 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800754a:	b08b      	sub	sp, #44	; 0x2c
 800754c:	af06      	add	r7, sp, #24
 800754e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e0d7      	b.n	800770a <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d106      	bne.n	8007574 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f007 fac8 	bl	800eb04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2203      	movs	r2, #3
 8007578:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4618      	mov	r0, r3
 8007582:	f003 f9ce 	bl	800a922 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007586:	2300      	movs	r3, #0
 8007588:	73fb      	strb	r3, [r7, #15]
 800758a:	e04c      	b.n	8007626 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
 800758e:	6879      	ldr	r1, [r7, #4]
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	4613      	mov	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4413      	add	r3, r2
 8007598:	00db      	lsls	r3, r3, #3
 800759a:	440b      	add	r3, r1
 800759c:	3301      	adds	r3, #1
 800759e:	2201      	movs	r2, #1
 80075a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80075a2:	7bfb      	ldrb	r3, [r7, #15]
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	1c5a      	adds	r2, r3, #1
 80075a8:	4613      	mov	r3, r2
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4413      	add	r3, r2
 80075ae:	00db      	lsls	r3, r3, #3
 80075b0:	440b      	add	r3, r1
 80075b2:	7bfa      	ldrb	r2, [r7, #15]
 80075b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80075b6:	7bfa      	ldrb	r2, [r7, #15]
 80075b8:	7bfb      	ldrb	r3, [r7, #15]
 80075ba:	b298      	uxth	r0, r3
 80075bc:	6879      	ldr	r1, [r7, #4]
 80075be:	4613      	mov	r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	4413      	add	r3, r2
 80075c4:	00db      	lsls	r3, r3, #3
 80075c6:	440b      	add	r3, r1
 80075c8:	3336      	adds	r3, #54	; 0x36
 80075ca:	4602      	mov	r2, r0
 80075cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	1c5a      	adds	r2, r3, #1
 80075d4:	4613      	mov	r3, r2
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	00db      	lsls	r3, r3, #3
 80075dc:	440b      	add	r3, r1
 80075de:	3303      	adds	r3, #3
 80075e0:	2200      	movs	r2, #0
 80075e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80075e4:	7bfa      	ldrb	r2, [r7, #15]
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	4613      	mov	r3, r2
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	4413      	add	r3, r2
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	440b      	add	r3, r1
 80075f2:	3338      	adds	r3, #56	; 0x38
 80075f4:	2200      	movs	r2, #0
 80075f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80075f8:	7bfa      	ldrb	r2, [r7, #15]
 80075fa:	6879      	ldr	r1, [r7, #4]
 80075fc:	4613      	mov	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	440b      	add	r3, r1
 8007606:	333c      	adds	r3, #60	; 0x3c
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800760c:	7bfa      	ldrb	r2, [r7, #15]
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	4613      	mov	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	00db      	lsls	r3, r3, #3
 8007618:	440b      	add	r3, r1
 800761a:	3340      	adds	r3, #64	; 0x40
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007620:	7bfb      	ldrb	r3, [r7, #15]
 8007622:	3301      	adds	r3, #1
 8007624:	73fb      	strb	r3, [r7, #15]
 8007626:	7bfa      	ldrb	r2, [r7, #15]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	429a      	cmp	r2, r3
 800762e:	d3ad      	bcc.n	800758c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007630:	2300      	movs	r3, #0
 8007632:	73fb      	strb	r3, [r7, #15]
 8007634:	e044      	b.n	80076c0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007636:	7bfa      	ldrb	r2, [r7, #15]
 8007638:	6879      	ldr	r1, [r7, #4]
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	440b      	add	r3, r1
 8007644:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007648:	2200      	movs	r2, #0
 800764a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800764c:	7bfa      	ldrb	r2, [r7, #15]
 800764e:	6879      	ldr	r1, [r7, #4]
 8007650:	4613      	mov	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	440b      	add	r3, r1
 800765a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800765e:	7bfa      	ldrb	r2, [r7, #15]
 8007660:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007662:	7bfa      	ldrb	r2, [r7, #15]
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	4613      	mov	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	00db      	lsls	r3, r3, #3
 800766e:	440b      	add	r3, r1
 8007670:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8007674:	2200      	movs	r2, #0
 8007676:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007678:	7bfa      	ldrb	r2, [r7, #15]
 800767a:	6879      	ldr	r1, [r7, #4]
 800767c:	4613      	mov	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	00db      	lsls	r3, r3, #3
 8007684:	440b      	add	r3, r1
 8007686:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800768e:	7bfa      	ldrb	r2, [r7, #15]
 8007690:	6879      	ldr	r1, [r7, #4]
 8007692:	4613      	mov	r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4413      	add	r3, r2
 8007698:	00db      	lsls	r3, r3, #3
 800769a:	440b      	add	r3, r1
 800769c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80076a0:	2200      	movs	r2, #0
 80076a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80076a4:	7bfa      	ldrb	r2, [r7, #15]
 80076a6:	6879      	ldr	r1, [r7, #4]
 80076a8:	4613      	mov	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	00db      	lsls	r3, r3, #3
 80076b0:	440b      	add	r3, r1
 80076b2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	3301      	adds	r3, #1
 80076be:	73fb      	strb	r3, [r7, #15]
 80076c0:	7bfa      	ldrb	r2, [r7, #15]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d3b5      	bcc.n	8007636 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	603b      	str	r3, [r7, #0]
 80076d0:	687e      	ldr	r6, [r7, #4]
 80076d2:	466d      	mov	r5, sp
 80076d4:	f106 0410 	add.w	r4, r6, #16
 80076d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076dc:	6823      	ldr	r3, [r4, #0]
 80076de:	602b      	str	r3, [r5, #0]
 80076e0:	1d33      	adds	r3, r6, #4
 80076e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076e4:	6838      	ldr	r0, [r7, #0]
 80076e6:	f003 f936 	bl	800a956 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	69db      	ldr	r3, [r3, #28]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d102      	bne.n	8007708 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f001 fb88 	bl	8008e18 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007712 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b082      	sub	sp, #8
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007720:	2b01      	cmp	r3, #1
 8007722:	d101      	bne.n	8007728 <HAL_PCD_Start+0x16>
 8007724:	2302      	movs	r3, #2
 8007726:	e012      	b.n	800774e <HAL_PCD_Start+0x3c>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4618      	mov	r0, r3
 8007736:	f003 f8de 	bl	800a8f6 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4618      	mov	r0, r3
 8007740:	f005 fa89 	bl	800cc56 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3708      	adds	r7, #8
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b082      	sub	sp, #8
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4618      	mov	r0, r3
 8007764:	f005 fa8d 	bl	800cc82 <USB_ReadInterrupts>
 8007768:	4603      	mov	r3, r0
 800776a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800776e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007772:	d102      	bne.n	800777a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 fb4c 	bl	8007e12 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4618      	mov	r0, r3
 8007780:	f005 fa7f 	bl	800cc82 <USB_ReadInterrupts>
 8007784:	4603      	mov	r3, r0
 8007786:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800778a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800778e:	d112      	bne.n	80077b6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007798:	b29a      	uxth	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077a2:	b292      	uxth	r2, r2
 80077a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f007 fa2e 	bl	800ec0a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80077ae:	2100      	movs	r1, #0
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f91e 	bl	80079f2 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4618      	mov	r0, r3
 80077bc:	f005 fa61 	bl	800cc82 <USB_ReadInterrupts>
 80077c0:	4603      	mov	r3, r0
 80077c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077ca:	d10b      	bne.n	80077e4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80077de:	b292      	uxth	r2, r2
 80077e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f005 fa4a 	bl	800cc82 <USB_ReadInterrupts>
 80077ee:	4603      	mov	r3, r0
 80077f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077f8:	d10b      	bne.n	8007812 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007802:	b29a      	uxth	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800780c:	b292      	uxth	r2, r2
 800780e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4618      	mov	r0, r3
 8007818:	f005 fa33 	bl	800cc82 <USB_ReadInterrupts>
 800781c:	4603      	mov	r3, r0
 800781e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007826:	d133      	bne.n	8007890 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007830:	b29a      	uxth	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0204 	bic.w	r2, r2, #4
 800783a:	b292      	uxth	r2, r2
 800783c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007848:	b29a      	uxth	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f022 0208 	bic.w	r2, r2, #8
 8007852:	b292      	uxth	r2, r2
 8007854:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 800785e:	2b01      	cmp	r3, #1
 8007860:	d107      	bne.n	8007872 <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800786a:	2100      	movs	r1, #0
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f007 fbbf 	bl	800eff0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f007 fa02 	bl	800ec7c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007880:	b29a      	uxth	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800788a:	b292      	uxth	r2, r2
 800788c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4618      	mov	r0, r3
 8007896:	f005 f9f4 	bl	800cc82 <USB_ReadInterrupts>
 800789a:	4603      	mov	r3, r0
 800789c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a4:	d126      	bne.n	80078f4 <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f042 0208 	orr.w	r2, r2, #8
 80078b8:	b292      	uxth	r2, r2
 80078ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078d0:	b292      	uxth	r2, r2
 80078d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80078de:	b29a      	uxth	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f042 0204 	orr.w	r2, r2, #4
 80078e8:	b292      	uxth	r2, r2
 80078ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f007 f9aa 	bl	800ec48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f005 f9c2 	bl	800cc82 <USB_ReadInterrupts>
 80078fe:	4603      	mov	r3, r0
 8007900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007904:	2b80      	cmp	r3, #128	; 0x80
 8007906:	d13f      	bne.n	8007988 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007910:	b29a      	uxth	r2, r3
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800791a:	b292      	uxth	r2, r2
 800791c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d12b      	bne.n	8007982 <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007932:	b29a      	uxth	r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0204 	orr.w	r2, r2, #4
 800793c:	b292      	uxth	r2, r2
 800793e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800794a:	b29a      	uxth	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f042 0208 	orr.w	r2, r2, #8
 8007954:	b292      	uxth	r2, r2
 8007956:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800796a:	b29b      	uxth	r3, r3
 800796c:	089b      	lsrs	r3, r3, #2
 800796e:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007978:	2101      	movs	r1, #1
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f007 fb38 	bl	800eff0 <HAL_PCDEx_LPM_Callback>
 8007980:	e002      	b.n	8007988 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f007 f960 	bl	800ec48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4618      	mov	r0, r3
 800798e:	f005 f978 	bl	800cc82 <USB_ReadInterrupts>
 8007992:	4603      	mov	r3, r0
 8007994:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800799c:	d10e      	bne.n	80079bc <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80079b0:	b292      	uxth	r2, r2
 80079b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f007 f919 	bl	800ebee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4618      	mov	r0, r3
 80079c2:	f005 f95e 	bl	800cc82 <USB_ReadInterrupts>
 80079c6:	4603      	mov	r3, r0
 80079c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079d0:	d10b      	bne.n	80079ea <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80079da:	b29a      	uxth	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80079e4:	b292      	uxth	r2, r2
 80079e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80079ea:	bf00      	nop
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	460b      	mov	r3, r1
 80079fc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d101      	bne.n	8007a0c <HAL_PCD_SetAddress+0x1a>
 8007a08:	2302      	movs	r3, #2
 8007a0a:	e013      	b.n	8007a34 <HAL_PCD_SetAddress+0x42>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	78fa      	ldrb	r2, [r7, #3]
 8007a18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	78fa      	ldrb	r2, [r7, #3]
 8007a22:	4611      	mov	r1, r2
 8007a24:	4618      	mov	r0, r3
 8007a26:	f005 f903 	bl	800cc30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3708      	adds	r7, #8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	4608      	mov	r0, r1
 8007a46:	4611      	mov	r1, r2
 8007a48:	461a      	mov	r2, r3
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	70fb      	strb	r3, [r7, #3]
 8007a4e:	460b      	mov	r3, r1
 8007a50:	803b      	strh	r3, [r7, #0]
 8007a52:	4613      	mov	r3, r2
 8007a54:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007a56:	2300      	movs	r3, #0
 8007a58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007a5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	da0e      	bge.n	8007a80 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a62:	78fb      	ldrb	r3, [r7, #3]
 8007a64:	f003 0307 	and.w	r3, r3, #7
 8007a68:	1c5a      	adds	r2, r3, #1
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	00db      	lsls	r3, r3, #3
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	4413      	add	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	705a      	strb	r2, [r3, #1]
 8007a7e:	e00e      	b.n	8007a9e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a80:	78fb      	ldrb	r3, [r7, #3]
 8007a82:	f003 0207 	and.w	r2, r3, #7
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	4413      	add	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007a9e:	78fb      	ldrb	r3, [r7, #3]
 8007aa0:	f003 0307 	and.w	r3, r3, #7
 8007aa4:	b2da      	uxtb	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007aaa:	883a      	ldrh	r2, [r7, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	78ba      	ldrb	r2, [r7, #2]
 8007ab4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	785b      	ldrb	r3, [r3, #1]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d004      	beq.n	8007ac8 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	b29a      	uxth	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007ac8:	78bb      	ldrb	r3, [r7, #2]
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d102      	bne.n	8007ad4 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d101      	bne.n	8007ae2 <HAL_PCD_EP_Open+0xa6>
 8007ade:	2302      	movs	r3, #2
 8007ae0:	e00e      	b.n	8007b00 <HAL_PCD_EP_Open+0xc4>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68f9      	ldr	r1, [r7, #12]
 8007af0:	4618      	mov	r0, r3
 8007af2:	f002 ff51 	bl	800a998 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8007afe:	7afb      	ldrb	r3, [r7, #11]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3710      	adds	r7, #16
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	460b      	mov	r3, r1
 8007b12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007b14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	da0e      	bge.n	8007b3a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b1c:	78fb      	ldrb	r3, [r7, #3]
 8007b1e:	f003 0307 	and.w	r3, r3, #7
 8007b22:	1c5a      	adds	r2, r3, #1
 8007b24:	4613      	mov	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4413      	add	r3, r2
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	4413      	add	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2201      	movs	r2, #1
 8007b36:	705a      	strb	r2, [r3, #1]
 8007b38:	e00e      	b.n	8007b58 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b3a:	78fb      	ldrb	r3, [r7, #3]
 8007b3c:	f003 0207 	and.w	r2, r3, #7
 8007b40:	4613      	mov	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	00db      	lsls	r3, r3, #3
 8007b48:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	4413      	add	r3, r2
 8007b50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2200      	movs	r2, #0
 8007b56:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007b58:	78fb      	ldrb	r3, [r7, #3]
 8007b5a:	f003 0307 	and.w	r3, r3, #7
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_PCD_EP_Close+0x6a>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e00e      	b.n	8007b90 <HAL_PCD_EP_Close+0x88>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68f9      	ldr	r1, [r7, #12]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f003 fa75 	bl	800b070 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	607a      	str	r2, [r7, #4]
 8007ba2:	603b      	str	r3, [r7, #0]
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ba8:	7afb      	ldrb	r3, [r7, #11]
 8007baa:	f003 0207 	and.w	r2, r3, #7
 8007bae:	4613      	mov	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	00db      	lsls	r3, r3, #3
 8007bb6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bd8:	7afb      	ldrb	r3, [r7, #11]
 8007bda:	f003 0307 	and.w	r3, r3, #7
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007be4:	7afb      	ldrb	r3, [r7, #11]
 8007be6:	f003 0307 	and.w	r3, r3, #7
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d106      	bne.n	8007bfc <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6979      	ldr	r1, [r7, #20]
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f003 fc27 	bl	800b448 <USB_EPStartXfer>
 8007bfa:	e005      	b.n	8007c08 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	6979      	ldr	r1, [r7, #20]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f003 fc20 	bl	800b448 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c12:	b480      	push	{r7}
 8007c14:	b083      	sub	sp, #12
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007c1e:	78fb      	ldrb	r3, [r7, #3]
 8007c20:	f003 0207 	and.w	r2, r3, #7
 8007c24:	6879      	ldr	r1, [r7, #4]
 8007c26:	4613      	mov	r3, r2
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	00db      	lsls	r3, r3, #3
 8007c2e:	440b      	add	r3, r1
 8007c30:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8007c34:	681b      	ldr	r3, [r3, #0]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bc80      	pop	{r7}
 8007c3e:	4770      	bx	lr

08007c40 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	607a      	str	r2, [r7, #4]
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c50:	7afb      	ldrb	r3, [r7, #11]
 8007c52:	f003 0307 	and.w	r3, r3, #7
 8007c56:	1c5a      	adds	r2, r3, #1
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	00db      	lsls	r3, r3, #3
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4413      	add	r3, r2
 8007c64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	683a      	ldr	r2, [r7, #0]
 8007c70:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	683a      	ldr	r2, [r7, #0]
 8007c7e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	2200      	movs	r2, #0
 8007c84:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c8c:	7afb      	ldrb	r3, [r7, #11]
 8007c8e:	f003 0307 	and.w	r3, r3, #7
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c98:	7afb      	ldrb	r3, [r7, #11]
 8007c9a:	f003 0307 	and.w	r3, r3, #7
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d106      	bne.n	8007cb0 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6979      	ldr	r1, [r7, #20]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f003 fbcd 	bl	800b448 <USB_EPStartXfer>
 8007cae:	e005      	b.n	8007cbc <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6979      	ldr	r1, [r7, #20]
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f003 fbc6 	bl	800b448 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3718      	adds	r7, #24
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b084      	sub	sp, #16
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
 8007cce:	460b      	mov	r3, r1
 8007cd0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007cd2:	78fb      	ldrb	r3, [r7, #3]
 8007cd4:	f003 0207 	and.w	r2, r3, #7
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d901      	bls.n	8007ce4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e03e      	b.n	8007d62 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007ce4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	da0e      	bge.n	8007d0a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cec:	78fb      	ldrb	r3, [r7, #3]
 8007cee:	f003 0307 	and.w	r3, r3, #7
 8007cf2:	1c5a      	adds	r2, r3, #1
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	00db      	lsls	r3, r3, #3
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	4413      	add	r3, r2
 8007d00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2201      	movs	r2, #1
 8007d06:	705a      	strb	r2, [r3, #1]
 8007d08:	e00c      	b.n	8007d24 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007d0a:	78fa      	ldrb	r2, [r7, #3]
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2201      	movs	r2, #1
 8007d28:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d2a:	78fb      	ldrb	r3, [r7, #3]
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	b2da      	uxtb	r2, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d101      	bne.n	8007d44 <HAL_PCD_EP_SetStall+0x7e>
 8007d40:	2302      	movs	r3, #2
 8007d42:	e00e      	b.n	8007d62 <HAL_PCD_EP_SetStall+0x9c>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68f9      	ldr	r1, [r7, #12]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f004 fe6f 	bl	800ca36 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007d76:	78fb      	ldrb	r3, [r7, #3]
 8007d78:	f003 020f 	and.w	r2, r3, #15
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d901      	bls.n	8007d88 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e040      	b.n	8007e0a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007d88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	da0e      	bge.n	8007dae <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d90:	78fb      	ldrb	r3, [r7, #3]
 8007d92:	f003 0307 	and.w	r3, r3, #7
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	4613      	mov	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4413      	add	r3, r2
 8007d9e:	00db      	lsls	r3, r3, #3
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	4413      	add	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2201      	movs	r2, #1
 8007daa:	705a      	strb	r2, [r3, #1]
 8007dac:	e00e      	b.n	8007dcc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007dae:	78fb      	ldrb	r3, [r7, #3]
 8007db0:	f003 0207 	and.w	r2, r3, #7
 8007db4:	4613      	mov	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	00db      	lsls	r3, r3, #3
 8007dbc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007dc0:	687a      	ldr	r2, [r7, #4]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007dd2:	78fb      	ldrb	r3, [r7, #3]
 8007dd4:	f003 0307 	and.w	r3, r3, #7
 8007dd8:	b2da      	uxtb	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <HAL_PCD_EP_ClrStall+0x82>
 8007de8:	2302      	movs	r3, #2
 8007dea:	e00e      	b.n	8007e0a <HAL_PCD_EP_ClrStall+0xa0>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68f9      	ldr	r1, [r7, #12]
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f004 fe6b 	bl	800cad6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3710      	adds	r7, #16
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007e12:	b580      	push	{r7, lr}
 8007e14:	b08e      	sub	sp, #56	; 0x38
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007e1a:	e2d6      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
  {
    wIstr = hpcd->Instance->ISTR;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e24:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007e26:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8007e32:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f040 815b 	bne.w	80080f2 <PCD_EP_ISR_Handler+0x2e0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007e3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007e3e:	f003 0310 	and.w	r3, r3, #16
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d150      	bne.n	8007ee8 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	881b      	ldrh	r3, [r3, #0]
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e56:	81fb      	strh	r3, [r7, #14]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	89fb      	ldrh	r3, [r7, #14]
 8007e5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	3328      	adds	r3, #40	; 0x28
 8007e6e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	00db      	lsls	r3, r3, #3
 8007e82:	4413      	add	r3, r2
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	6812      	ldr	r2, [r2, #0]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007e8e:	881b      	ldrh	r3, [r3, #0]
 8007e90:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e96:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9a:	695a      	ldr	r2, [r3, #20]
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	69db      	ldr	r3, [r3, #28]
 8007ea0:	441a      	add	r2, r3
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f006 fe86 	bl	800ebba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 8287 	beq.w	80083ca <PCD_EP_ISR_Handler+0x5b8>
 8007ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f040 8282 	bne.w	80083ca <PCD_EP_ISR_Handler+0x5b8>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ed2:	b2da      	uxtb	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	b292      	uxth	r2, r2
 8007eda:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007ee6:	e270      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007eee:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	881b      	ldrh	r3, [r3, #0]
 8007ef6:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007ef8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007efa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d032      	beq.n	8007f68 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4413      	add	r3, r2
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	6812      	ldr	r2, [r2, #0]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007f20:	881b      	ldrh	r3, [r3, #0]
 8007f22:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f28:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6818      	ldr	r0, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8007f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f36:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	f004 fef0 	bl	800cd22 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f4e:	4013      	ands	r3, r2
 8007f50:	823b      	strh	r3, [r7, #16]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	8a3a      	ldrh	r2, [r7, #16]
 8007f58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f5c:	b292      	uxth	r2, r2
 8007f5e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f006 fdfd 	bl	800eb60 <HAL_PCD_SetupStageCallback>
 8007f66:	e230      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007f68:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f280 822c 	bge.w	80083ca <PCD_EP_ISR_Handler+0x5b8>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	881b      	ldrh	r3, [r3, #0]
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f7e:	4013      	ands	r3, r2
 8007f80:	83bb      	strh	r3, [r7, #28]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	8bba      	ldrh	r2, [r7, #28]
 8007f88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f8c:	b292      	uxth	r2, r2
 8007f8e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	00db      	lsls	r3, r3, #3
 8007fa2:	4413      	add	r3, r2
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	6812      	ldr	r2, [r2, #0]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007fae:	881b      	ldrh	r3, [r3, #0]
 8007fb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fba:	69db      	ldr	r3, [r3, #28]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d019      	beq.n	8007ff4 <PCD_EP_ISR_Handler+0x1e2>
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d015      	beq.n	8007ff4 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6818      	ldr	r0, [r3, #0]
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fce:	6959      	ldr	r1, [r3, #20]
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	f004 fea2 	bl	800cd22 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe0:	695a      	ldr	r2, [r3, #20]
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe4:	69db      	ldr	r3, [r3, #28]
 8007fe6:	441a      	add	r2, r3
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007fec:	2100      	movs	r1, #0
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f006 fdc8 	bl	800eb84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	881b      	ldrh	r3, [r3, #0]
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008000:	2b00      	cmp	r3, #0
 8008002:	f040 81e2 	bne.w	80083ca <PCD_EP_ISR_Handler+0x5b8>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	61bb      	str	r3, [r7, #24]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008014:	b29b      	uxth	r3, r3
 8008016:	461a      	mov	r2, r3
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	4413      	add	r3, r2
 800801c:	61bb      	str	r3, [r7, #24]
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008024:	617b      	str	r3, [r7, #20]
 8008026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d112      	bne.n	8008054 <PCD_EP_ISR_Handler+0x242>
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	881b      	ldrh	r3, [r3, #0]
 8008032:	b29b      	uxth	r3, r3
 8008034:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008038:	b29a      	uxth	r2, r3
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	801a      	strh	r2, [r3, #0]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	881b      	ldrh	r3, [r3, #0]
 8008042:	b29b      	uxth	r3, r3
 8008044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800804c:	b29a      	uxth	r2, r3
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	801a      	strh	r2, [r3, #0]
 8008052:	e02f      	b.n	80080b4 <PCD_EP_ISR_Handler+0x2a2>
 8008054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b3e      	cmp	r3, #62	; 0x3e
 800805a:	d813      	bhi.n	8008084 <PCD_EP_ISR_Handler+0x272>
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	085b      	lsrs	r3, r3, #1
 8008062:	633b      	str	r3, [r7, #48]	; 0x30
 8008064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <PCD_EP_ISR_Handler+0x264>
 8008070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008072:	3301      	adds	r3, #1
 8008074:	633b      	str	r3, [r7, #48]	; 0x30
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	b29b      	uxth	r3, r3
 800807a:	029b      	lsls	r3, r3, #10
 800807c:	b29a      	uxth	r2, r3
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	801a      	strh	r2, [r3, #0]
 8008082:	e017      	b.n	80080b4 <PCD_EP_ISR_Handler+0x2a2>
 8008084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	633b      	str	r3, [r7, #48]	; 0x30
 800808c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	f003 031f 	and.w	r3, r3, #31
 8008094:	2b00      	cmp	r3, #0
 8008096:	d102      	bne.n	800809e <PCD_EP_ISR_Handler+0x28c>
 8008098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809a:	3b01      	subs	r3, #1
 800809c:	633b      	str	r3, [r7, #48]	; 0x30
 800809e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	029b      	lsls	r3, r3, #10
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080ae:	b29a      	uxth	r2, r3
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	881b      	ldrh	r3, [r3, #0]
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080c4:	827b      	strh	r3, [r7, #18]
 80080c6:	8a7b      	ldrh	r3, [r7, #18]
 80080c8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80080cc:	827b      	strh	r3, [r7, #18]
 80080ce:	8a7b      	ldrh	r3, [r7, #18]
 80080d0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80080d4:	827b      	strh	r3, [r7, #18]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	8a7b      	ldrh	r3, [r7, #18]
 80080dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	8013      	strh	r3, [r2, #0]
 80080f0:	e16b      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	461a      	mov	r2, r3
 80080f8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	881b      	ldrh	r3, [r3, #0]
 8008102:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008104:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8008108:	2b00      	cmp	r3, #0
 800810a:	f280 80e4 	bge.w	80082d6 <PCD_EP_ISR_Handler+0x4c4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	881b      	ldrh	r3, [r3, #0]
 800811e:	b29a      	uxth	r2, r3
 8008120:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008124:	4013      	ands	r3, r2
 8008126:	853b      	strh	r3, [r7, #40]	; 0x28
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008138:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800813c:	b292      	uxth	r2, r2
 800813e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008140:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8008144:	4613      	mov	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	4413      	add	r3, r2
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	4413      	add	r3, r2
 8008154:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	7b1b      	ldrb	r3, [r3, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d120      	bne.n	80081a0 <PCD_EP_ISR_Handler+0x38e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008166:	b29b      	uxth	r3, r3
 8008168:	461a      	mov	r2, r3
 800816a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	4413      	add	r3, r2
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	6812      	ldr	r2, [r2, #0]
 8008176:	4413      	add	r3, r2
 8008178:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800817c:	881b      	ldrh	r3, [r3, #0]
 800817e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008182:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8008184:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008186:	2b00      	cmp	r3, #0
 8008188:	f000 8083 	beq.w	8008292 <PCD_EP_ISR_Handler+0x480>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6818      	ldr	r0, [r3, #0]
 8008190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008192:	6959      	ldr	r1, [r3, #20]
 8008194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008196:	88da      	ldrh	r2, [r3, #6]
 8008198:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800819a:	f004 fdc2 	bl	800cd22 <USB_ReadPMA>
 800819e:	e078      	b.n	8008292 <PCD_EP_ISR_Handler+0x480>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80081a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a2:	78db      	ldrb	r3, [r3, #3]
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d108      	bne.n	80081ba <PCD_EP_ISR_Handler+0x3a8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80081a8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80081aa:	461a      	mov	r2, r3
 80081ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f919 	bl	80083e6 <HAL_PCD_EP_DB_Receive>
 80081b4:	4603      	mov	r3, r0
 80081b6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80081b8:	e06b      	b.n	8008292 <PCD_EP_ISR_Handler+0x480>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	461a      	mov	r2, r3
 80081c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081d4:	847b      	strh	r3, [r7, #34]	; 0x22
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	441a      	add	r2, r3
 80081e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80081e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	4413      	add	r3, r2
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	b29b      	uxth	r3, r3
 800820c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d01f      	beq.n	8008254 <PCD_EP_ISR_Handler+0x442>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800821c:	b29b      	uxth	r3, r3
 800821e:	461a      	mov	r2, r3
 8008220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	4413      	add	r3, r2
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	6812      	ldr	r2, [r2, #0]
 800822c:	4413      	add	r3, r2
 800822e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008238:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800823a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800823c:	2b00      	cmp	r3, #0
 800823e:	d028      	beq.n	8008292 <PCD_EP_ISR_Handler+0x480>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6818      	ldr	r0, [r3, #0]
 8008244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008246:	6959      	ldr	r1, [r3, #20]
 8008248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824a:	891a      	ldrh	r2, [r3, #8]
 800824c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800824e:	f004 fd68 	bl	800cd22 <USB_ReadPMA>
 8008252:	e01e      	b.n	8008292 <PCD_EP_ISR_Handler+0x480>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800825c:	b29b      	uxth	r3, r3
 800825e:	461a      	mov	r2, r3
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	4413      	add	r3, r2
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	6812      	ldr	r2, [r2, #0]
 800826c:	4413      	add	r3, r2
 800826e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008272:	881b      	ldrh	r3, [r3, #0]
 8008274:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008278:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800827a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800827c:	2b00      	cmp	r3, #0
 800827e:	d008      	beq.n	8008292 <PCD_EP_ISR_Handler+0x480>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6818      	ldr	r0, [r3, #0]
 8008284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008286:	6959      	ldr	r1, [r3, #20]
 8008288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800828a:	895a      	ldrh	r2, [r3, #10]
 800828c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800828e:	f004 fd48 	bl	800cd22 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008294:	69da      	ldr	r2, [r3, #28]
 8008296:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008298:	441a      	add	r2, r3
 800829a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800829e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a0:	695a      	ldr	r2, [r3, #20]
 80082a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80082a4:	441a      	add	r2, r3
 80082a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80082aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ac:	699b      	ldr	r3, [r3, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d004      	beq.n	80082bc <PCD_EP_ISR_Handler+0x4aa>
 80082b2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	691b      	ldr	r3, [r3, #16]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d206      	bcs.n	80082ca <PCD_EP_ISR_Handler+0x4b8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80082bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	4619      	mov	r1, r3
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f006 fc5e 	bl	800eb84 <HAL_PCD_DataOutStageCallback>
 80082c8:	e005      	b.n	80082d6 <PCD_EP_ISR_Handler+0x4c4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80082d0:	4618      	mov	r0, r3
 80082d2:	f003 f8b9 	bl	800b448 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80082d6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80082d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d074      	beq.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
      {
        ep = &hpcd->IN_ep[epindex];
 80082e0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80082e4:	1c5a      	adds	r2, r3, #1
 80082e6:	4613      	mov	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	00db      	lsls	r3, r3, #3
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	4413      	add	r3, r2
 80082f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	461a      	mov	r2, r3
 80082fa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	881b      	ldrh	r3, [r3, #0]
 8008304:	b29b      	uxth	r3, r3
 8008306:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800830a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800830e:	843b      	strh	r3, [r7, #32]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	461a      	mov	r2, r3
 8008316:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	441a      	add	r2, r3
 800831e:	8c3b      	ldrh	r3, [r7, #32]
 8008320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008328:	b29b      	uxth	r3, r3
 800832a:	8013      	strh	r3, [r2, #0]

        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 800832c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832e:	78db      	ldrb	r3, [r3, #3]
 8008330:	2b02      	cmp	r3, #2
 8008332:	d144      	bne.n	80083be <PCD_EP_ISR_Handler+0x5ac>
 8008334:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8008336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800833a:	2b00      	cmp	r3, #0
 800833c:	d13f      	bne.n	80083be <PCD_EP_ISR_Handler+0x5ac>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008346:	b29b      	uxth	r3, r3
 8008348:	461a      	mov	r2, r3
 800834a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	00db      	lsls	r3, r3, #3
 8008350:	4413      	add	r3, r2
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	6812      	ldr	r2, [r2, #0]
 8008356:	4413      	add	r3, r2
 8008358:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800835c:	881b      	ldrh	r3, [r3, #0]
 800835e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008362:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8008364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008366:	699a      	ldr	r2, [r3, #24]
 8008368:	8bfb      	ldrh	r3, [r7, #30]
 800836a:	429a      	cmp	r2, r3
 800836c:	d906      	bls.n	800837c <PCD_EP_ISR_Handler+0x56a>
          {
            ep->xfer_len -= TxByteNbre;
 800836e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008370:	699a      	ldr	r2, [r3, #24]
 8008372:	8bfb      	ldrh	r3, [r7, #30]
 8008374:	1ad2      	subs	r2, r2, r3
 8008376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008378:	619a      	str	r2, [r3, #24]
 800837a:	e002      	b.n	8008382 <PCD_EP_ISR_Handler+0x570>
          }
          else
          {
            ep->xfer_len = 0U;
 800837c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837e:	2200      	movs	r2, #0
 8008380:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8008382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008384:	699b      	ldr	r3, [r3, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d106      	bne.n	8008398 <PCD_EP_ISR_Handler+0x586>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800838a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f006 fc12 	bl	800ebba <HAL_PCD_DataInStageCallback>
 8008396:	e018      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8008398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839a:	695a      	ldr	r2, [r3, #20]
 800839c:	8bfb      	ldrh	r3, [r7, #30]
 800839e:	441a      	add	r2, r3
 80083a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a2:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80083a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	8bfb      	ldrh	r3, [r7, #30]
 80083aa:	441a      	add	r2, r3
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80083b6:	4618      	mov	r0, r3
 80083b8:	f003 f846 	bl	800b448 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80083bc:	e005      	b.n	80083ca <PCD_EP_ISR_Handler+0x5b8>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80083be:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80083c0:	461a      	mov	r2, r3
 80083c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 f917 	bl	80085f8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	b21b      	sxth	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f6ff ad20 	blt.w	8007e1c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3738      	adds	r7, #56	; 0x38
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b088      	sub	sp, #32
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	4613      	mov	r3, r2
 80083f2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80083f4:	88fb      	ldrh	r3, [r7, #6]
 80083f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d07c      	beq.n	80084f8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008406:	b29b      	uxth	r3, r3
 8008408:	461a      	mov	r2, r3
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4413      	add	r3, r2
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	6812      	ldr	r2, [r2, #0]
 8008416:	4413      	add	r3, r2
 8008418:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800841c:	881b      	ldrh	r3, [r3, #0]
 800841e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008422:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	699a      	ldr	r2, [r3, #24]
 8008428:	8b7b      	ldrh	r3, [r7, #26]
 800842a:	429a      	cmp	r2, r3
 800842c:	d306      	bcc.n	800843c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	699a      	ldr	r2, [r3, #24]
 8008432:	8b7b      	ldrh	r3, [r7, #26]
 8008434:	1ad2      	subs	r2, r2, r3
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	619a      	str	r2, [r3, #24]
 800843a:	e002      	b.n	8008442 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	2200      	movs	r2, #0
 8008440:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d123      	bne.n	8008492 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	461a      	mov	r2, r3
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	4413      	add	r3, r2
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	b29b      	uxth	r3, r3
 800845c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008464:	833b      	strh	r3, [r7, #24]
 8008466:	8b3b      	ldrh	r3, [r7, #24]
 8008468:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800846c:	833b      	strh	r3, [r7, #24]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	461a      	mov	r2, r3
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	441a      	add	r2, r3
 800847c:	8b3b      	ldrh	r3, [r7, #24]
 800847e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008482:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800848a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800848e:	b29b      	uxth	r3, r3
 8008490:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008492:	88fb      	ldrh	r3, [r7, #6]
 8008494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008498:	2b00      	cmp	r3, #0
 800849a:	d01f      	beq.n	80084dc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	461a      	mov	r2, r3
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	4413      	add	r3, r2
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084b6:	82fb      	strh	r3, [r7, #22]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	461a      	mov	r2, r3
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	441a      	add	r2, r3
 80084c6:	8afb      	ldrh	r3, [r7, #22]
 80084c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80084d8:	b29b      	uxth	r3, r3
 80084da:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80084dc:	8b7b      	ldrh	r3, [r7, #26]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 8085 	beq.w	80085ee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6818      	ldr	r0, [r3, #0]
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	6959      	ldr	r1, [r3, #20]
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	891a      	ldrh	r2, [r3, #8]
 80084f0:	8b7b      	ldrh	r3, [r7, #26]
 80084f2:	f004 fc16 	bl	800cd22 <USB_ReadPMA>
 80084f6:	e07a      	b.n	80085ee <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008500:	b29b      	uxth	r3, r3
 8008502:	461a      	mov	r2, r3
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	00db      	lsls	r3, r3, #3
 800850a:	4413      	add	r3, r2
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	6812      	ldr	r2, [r2, #0]
 8008510:	4413      	add	r3, r2
 8008512:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008516:	881b      	ldrh	r3, [r3, #0]
 8008518:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800851c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	699a      	ldr	r2, [r3, #24]
 8008522:	8b7b      	ldrh	r3, [r7, #26]
 8008524:	429a      	cmp	r2, r3
 8008526:	d306      	bcc.n	8008536 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	699a      	ldr	r2, [r3, #24]
 800852c:	8b7b      	ldrh	r3, [r7, #26]
 800852e:	1ad2      	subs	r2, r2, r3
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	619a      	str	r2, [r3, #24]
 8008534:	e002      	b.n	800853c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	2200      	movs	r2, #0
 800853a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	699b      	ldr	r3, [r3, #24]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d123      	bne.n	800858c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	461a      	mov	r2, r3
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	4413      	add	r3, r2
 8008552:	881b      	ldrh	r3, [r3, #0]
 8008554:	b29b      	uxth	r3, r3
 8008556:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800855a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800855e:	83fb      	strh	r3, [r7, #30]
 8008560:	8bfb      	ldrh	r3, [r7, #30]
 8008562:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008566:	83fb      	strh	r3, [r7, #30]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	461a      	mov	r2, r3
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	441a      	add	r2, r3
 8008576:	8bfb      	ldrh	r3, [r7, #30]
 8008578:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800857c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008580:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008588:	b29b      	uxth	r3, r3
 800858a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800858c:	88fb      	ldrh	r3, [r7, #6]
 800858e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008592:	2b00      	cmp	r3, #0
 8008594:	d11f      	bne.n	80085d6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	461a      	mov	r2, r3
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	4413      	add	r3, r2
 80085a4:	881b      	ldrh	r3, [r3, #0]
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b0:	83bb      	strh	r3, [r7, #28]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	461a      	mov	r2, r3
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	441a      	add	r2, r3
 80085c0:	8bbb      	ldrh	r3, [r7, #28]
 80085c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80085d6:	8b7b      	ldrh	r3, [r7, #26]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d008      	beq.n	80085ee <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	6959      	ldr	r1, [r3, #20]
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	895a      	ldrh	r2, [r3, #10]
 80085e8:	8b7b      	ldrh	r3, [r7, #26]
 80085ea:	f004 fb9a 	bl	800cd22 <USB_ReadPMA>
    }
  }

  return count;
 80085ee:	8b7b      	ldrh	r3, [r7, #26]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3720      	adds	r7, #32
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b0a2      	sub	sp, #136	; 0x88
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4613      	mov	r3, r2
 8008604:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008606:	88fb      	ldrh	r3, [r7, #6]
 8008608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 81c5 	beq.w	800899c <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800861a:	b29b      	uxth	r3, r3
 800861c:	461a      	mov	r2, r3
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	00db      	lsls	r3, r3, #3
 8008624:	4413      	add	r3, r2
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	6812      	ldr	r2, [r2, #0]
 800862a:	4413      	add	r3, r2
 800862c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008636:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	699a      	ldr	r2, [r3, #24]
 800863e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008642:	429a      	cmp	r2, r3
 8008644:	d907      	bls.n	8008656 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxByteNbre;
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	699a      	ldr	r2, [r3, #24]
 800864a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800864e:	1ad2      	subs	r2, r2, r3
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	619a      	str	r2, [r3, #24]
 8008654:	e002      	b.n	800865c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2200      	movs	r2, #0
 800865a:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	2b00      	cmp	r3, #0
 8008662:	f040 80b9 	bne.w	80087d8 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	785b      	ldrb	r3, [r3, #1]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d126      	bne.n	80086bc <HAL_PCD_EP_DB_Transmit+0xc4>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	62bb      	str	r3, [r7, #40]	; 0x28
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800867c:	b29b      	uxth	r3, r3
 800867e:	461a      	mov	r2, r3
 8008680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008682:	4413      	add	r3, r2
 8008684:	62bb      	str	r3, [r7, #40]	; 0x28
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	00da      	lsls	r2, r3, #3
 800868c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868e:	4413      	add	r3, r2
 8008690:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008694:	627b      	str	r3, [r7, #36]	; 0x24
 8008696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008698:	881b      	ldrh	r3, [r3, #0]
 800869a:	b29b      	uxth	r3, r3
 800869c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a4:	801a      	strh	r2, [r3, #0]
 80086a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a8:	881b      	ldrh	r3, [r3, #0]
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	801a      	strh	r2, [r3, #0]
 80086ba:	e01a      	b.n	80086f2 <HAL_PCD_EP_DB_Transmit+0xfa>
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	785b      	ldrb	r3, [r3, #1]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d116      	bne.n	80086f2 <HAL_PCD_EP_DB_Transmit+0xfa>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	633b      	str	r3, [r7, #48]	; 0x30
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	461a      	mov	r2, r3
 80086d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d8:	4413      	add	r3, r2
 80086da:	633b      	str	r3, [r7, #48]	; 0x30
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	00da      	lsls	r2, r3, #3
 80086e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e4:	4413      	add	r3, r2
 80086e6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80086ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ee:	2200      	movs	r2, #0
 80086f0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	623b      	str	r3, [r7, #32]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	785b      	ldrb	r3, [r3, #1]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d126      	bne.n	800874e <HAL_PCD_EP_DB_Transmit+0x156>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	61bb      	str	r3, [r7, #24]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800870e:	b29b      	uxth	r3, r3
 8008710:	461a      	mov	r2, r3
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	4413      	add	r3, r2
 8008716:	61bb      	str	r3, [r7, #24]
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	00da      	lsls	r2, r3, #3
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	4413      	add	r3, r2
 8008722:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008726:	617b      	str	r3, [r7, #20]
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	881b      	ldrh	r3, [r3, #0]
 800872c:	b29b      	uxth	r3, r3
 800872e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008732:	b29a      	uxth	r2, r3
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	801a      	strh	r2, [r3, #0]
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	b29b      	uxth	r3, r3
 800873e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008742:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008746:	b29a      	uxth	r2, r3
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	801a      	strh	r2, [r3, #0]
 800874c:	e017      	b.n	800877e <HAL_PCD_EP_DB_Transmit+0x186>
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	785b      	ldrb	r3, [r3, #1]
 8008752:	2b01      	cmp	r3, #1
 8008754:	d113      	bne.n	800877e <HAL_PCD_EP_DB_Transmit+0x186>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800875e:	b29b      	uxth	r3, r3
 8008760:	461a      	mov	r2, r3
 8008762:	6a3b      	ldr	r3, [r7, #32]
 8008764:	4413      	add	r3, r2
 8008766:	623b      	str	r3, [r7, #32]
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	00da      	lsls	r2, r3, #3
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	4413      	add	r3, r2
 8008772:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008776:	61fb      	str	r3, [r7, #28]
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	2200      	movs	r2, #0
 800877c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	4619      	mov	r1, r3
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f006 fa18 	bl	800ebba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800878a:	88fb      	ldrh	r3, [r7, #6]
 800878c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008790:	2b00      	cmp	r3, #0
 8008792:	f000 82d2 	beq.w	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087b0:	827b      	strh	r3, [r7, #18]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	441a      	add	r2, r3
 80087c0:	8a7b      	ldrh	r3, [r7, #18]
 80087c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	8013      	strh	r3, [r2, #0]
 80087d6:	e2b0      	b.n	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80087d8:	88fb      	ldrh	r3, [r7, #6]
 80087da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d021      	beq.n	8008826 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	461a      	mov	r2, r3
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087fc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	009b      	lsls	r3, r3, #2
 800880c:	441a      	add	r2, r3
 800880e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008812:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008816:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800881a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800881e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008822:	b29b      	uxth	r3, r3
 8008824:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800882c:	2b01      	cmp	r3, #1
 800882e:	f040 8284 	bne.w	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxByteNbre;
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	695a      	ldr	r2, [r3, #20]
 8008836:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800883a:	441a      	add	r2, r3
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	69da      	ldr	r2, [r3, #28]
 8008844:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008848:	441a      	add	r2, r3
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	6a1a      	ldr	r2, [r3, #32]
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	429a      	cmp	r2, r3
 8008858:	d309      	bcc.n	800886e <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	6a1a      	ldr	r2, [r3, #32]
 8008864:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008866:	1ad2      	subs	r2, r2, r3
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	621a      	str	r2, [r3, #32]
 800886c:	e015      	b.n	800889a <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	6a1b      	ldr	r3, [r3, #32]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d107      	bne.n	8008886 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxByteNbre;
 8008876:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800887a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	2200      	movs	r2, #0
 8008880:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008884:	e009      	b.n	800889a <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2200      	movs	r2, #0
 8008898:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	785b      	ldrb	r3, [r3, #1]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d155      	bne.n	800894e <HAL_PCD_EP_DB_Transmit+0x356>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	461a      	mov	r2, r3
 80088b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b6:	4413      	add	r3, r2
 80088b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	00da      	lsls	r2, r3, #3
 80088c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c2:	4413      	add	r3, r2
 80088c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80088c8:	637b      	str	r3, [r7, #52]	; 0x34
 80088ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d112      	bne.n	80088f6 <HAL_PCD_EP_DB_Transmit+0x2fe>
 80088d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088d2:	881b      	ldrh	r3, [r3, #0]
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80088da:	b29a      	uxth	r2, r3
 80088dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088de:	801a      	strh	r2, [r3, #0]
 80088e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088ee:	b29a      	uxth	r2, r3
 80088f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088f2:	801a      	strh	r2, [r3, #0]
 80088f4:	e047      	b.n	8008986 <HAL_PCD_EP_DB_Transmit+0x38e>
 80088f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088f8:	2b3e      	cmp	r3, #62	; 0x3e
 80088fa:	d811      	bhi.n	8008920 <HAL_PCD_EP_DB_Transmit+0x328>
 80088fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088fe:	085b      	lsrs	r3, r3, #1
 8008900:	64bb      	str	r3, [r7, #72]	; 0x48
 8008902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	2b00      	cmp	r3, #0
 800890a:	d002      	beq.n	8008912 <HAL_PCD_EP_DB_Transmit+0x31a>
 800890c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800890e:	3301      	adds	r3, #1
 8008910:	64bb      	str	r3, [r7, #72]	; 0x48
 8008912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008914:	b29b      	uxth	r3, r3
 8008916:	029b      	lsls	r3, r3, #10
 8008918:	b29a      	uxth	r2, r3
 800891a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800891c:	801a      	strh	r2, [r3, #0]
 800891e:	e032      	b.n	8008986 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008920:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008922:	095b      	lsrs	r3, r3, #5
 8008924:	64bb      	str	r3, [r7, #72]	; 0x48
 8008926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008928:	f003 031f 	and.w	r3, r3, #31
 800892c:	2b00      	cmp	r3, #0
 800892e:	d102      	bne.n	8008936 <HAL_PCD_EP_DB_Transmit+0x33e>
 8008930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008932:	3b01      	subs	r3, #1
 8008934:	64bb      	str	r3, [r7, #72]	; 0x48
 8008936:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008938:	b29b      	uxth	r3, r3
 800893a:	029b      	lsls	r3, r3, #10
 800893c:	b29b      	uxth	r3, r3
 800893e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008942:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008946:	b29a      	uxth	r2, r3
 8008948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800894a:	801a      	strh	r2, [r3, #0]
 800894c:	e01b      	b.n	8008986 <HAL_PCD_EP_DB_Transmit+0x38e>
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	785b      	ldrb	r3, [r3, #1]
 8008952:	2b01      	cmp	r3, #1
 8008954:	d117      	bne.n	8008986 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	643b      	str	r3, [r7, #64]	; 0x40
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008964:	b29b      	uxth	r3, r3
 8008966:	461a      	mov	r2, r3
 8008968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800896a:	4413      	add	r3, r2
 800896c:	643b      	str	r3, [r7, #64]	; 0x40
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	00da      	lsls	r2, r3, #3
 8008974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008976:	4413      	add	r3, r2
 8008978:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800897c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800897e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008980:	b29a      	uxth	r2, r3
 8008982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008984:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6818      	ldr	r0, [r3, #0]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	6959      	ldr	r1, [r3, #20]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	891a      	ldrh	r2, [r3, #8]
 8008992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008994:	b29b      	uxth	r3, r3
 8008996:	f004 f983 	bl	800cca0 <USB_WritePMA>
 800899a:	e1ce      	b.n	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	461a      	mov	r2, r3
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	00db      	lsls	r3, r3, #3
 80089ae:	4413      	add	r3, r2
 80089b0:	68fa      	ldr	r2, [r7, #12]
 80089b2:	6812      	ldr	r2, [r2, #0]
 80089b4:	4413      	add	r3, r2
 80089b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80089ba:	881b      	ldrh	r3, [r3, #0]
 80089bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	699a      	ldr	r2, [r3, #24]
 80089c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d307      	bcc.n	80089e0 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxByteNbre;
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	699a      	ldr	r2, [r3, #24]
 80089d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80089d8:	1ad2      	subs	r2, r2, r3
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	619a      	str	r2, [r3, #24]
 80089de:	e002      	b.n	80089e6 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	2200      	movs	r2, #0
 80089e4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f040 80c4 	bne.w	8008b78 <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	785b      	ldrb	r3, [r3, #1]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d126      	bne.n	8008a46 <HAL_PCD_EP_DB_Transmit+0x44e>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	461a      	mov	r2, r3
 8008a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a0c:	4413      	add	r3, r2
 8008a0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	00da      	lsls	r2, r3, #3
 8008a16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a18:	4413      	add	r3, r2
 8008a1a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008a1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a22:	881b      	ldrh	r3, [r3, #0]
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a2a:	b29a      	uxth	r2, r3
 8008a2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a2e:	801a      	strh	r2, [r3, #0]
 8008a30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a32:	881b      	ldrh	r3, [r3, #0]
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a42:	801a      	strh	r2, [r3, #0]
 8008a44:	e01a      	b.n	8008a7c <HAL_PCD_EP_DB_Transmit+0x484>
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	785b      	ldrb	r3, [r3, #1]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d116      	bne.n	8008a7c <HAL_PCD_EP_DB_Transmit+0x484>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	677b      	str	r3, [r7, #116]	; 0x74
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	461a      	mov	r2, r3
 8008a60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a62:	4413      	add	r3, r2
 8008a64:	677b      	str	r3, [r7, #116]	; 0x74
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	00da      	lsls	r2, r3, #3
 8008a6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a6e:	4413      	add	r3, r2
 8008a70:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008a74:	673b      	str	r3, [r7, #112]	; 0x70
 8008a76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a78:	2200      	movs	r2, #0
 8008a7a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	67bb      	str	r3, [r7, #120]	; 0x78
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	785b      	ldrb	r3, [r3, #1]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d12f      	bne.n	8008aea <HAL_PCD_EP_DB_Transmit+0x4f2>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	00da      	lsls	r2, r3, #3
 8008aae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008ab8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ac0:	881b      	ldrh	r3, [r3, #0]
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ace:	801a      	strh	r2, [r3, #0]
 8008ad0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008adc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ae0:	b29a      	uxth	r2, r3
 8008ae2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ae6:	801a      	strh	r2, [r3, #0]
 8008ae8:	e017      	b.n	8008b1a <HAL_PCD_EP_DB_Transmit+0x522>
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	785b      	ldrb	r3, [r3, #1]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d113      	bne.n	8008b1a <HAL_PCD_EP_DB_Transmit+0x522>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	461a      	mov	r2, r3
 8008afe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b00:	4413      	add	r3, r2
 8008b02:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	00da      	lsls	r2, r3, #3
 8008b0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b0c:	4413      	add	r3, r2
 8008b0e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008b12:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008b14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008b16:	2200      	movs	r2, #0
 8008b18:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	4619      	mov	r1, r3
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f006 f84a 	bl	800ebba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008b26:	88fb      	ldrh	r3, [r7, #6]
 8008b28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f040 8104 	bne.w	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4413      	add	r3, r2
 8008b40:	881b      	ldrh	r3, [r3, #0]
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b4c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	461a      	mov	r2, r3
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	441a      	add	r2, r3
 8008b5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8008b62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008b6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	8013      	strh	r3, [r2, #0]
 8008b76:	e0e0      	b.n	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008b78:	88fb      	ldrh	r3, [r7, #6]
 8008b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d121      	bne.n	8008bc6 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	4413      	add	r3, r2
 8008b90:	881b      	ldrh	r3, [r3, #0]
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b9c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	441a      	add	r2, r3
 8008bae:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8008bb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008bb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008bba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	f040 80b4 	bne.w	8008d3a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxByteNbre;
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	695a      	ldr	r2, [r3, #20]
 8008bd6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008bda:	441a      	add	r2, r3
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	69da      	ldr	r2, [r3, #28]
 8008be4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008be8:	441a      	add	r2, r3
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	6a1a      	ldr	r2, [r3, #32]
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	691b      	ldr	r3, [r3, #16]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d309      	bcc.n	8008c0e <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	6a1a      	ldr	r2, [r3, #32]
 8008c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c06:	1ad2      	subs	r2, r2, r3
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	621a      	str	r2, [r3, #32]
 8008c0c:	e015      	b.n	8008c3a <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d107      	bne.n	8008c26 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxByteNbre;
 8008c16:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008c1a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008c24:	e009      	b.n	8008c3a <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	667b      	str	r3, [r7, #100]	; 0x64
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	785b      	ldrb	r3, [r3, #1]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d155      	bne.n	8008cf4 <HAL_PCD_EP_DB_Transmit+0x6fc>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	461a      	mov	r2, r3
 8008c5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c5c:	4413      	add	r3, r2
 8008c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	00da      	lsls	r2, r3, #3
 8008c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c68:	4413      	add	r3, r2
 8008c6a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008c6e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008c70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d112      	bne.n	8008c9c <HAL_PCD_EP_DB_Transmit+0x6a4>
 8008c76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c78:	881b      	ldrh	r3, [r3, #0]
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c84:	801a      	strh	r2, [r3, #0]
 8008c86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c98:	801a      	strh	r2, [r3, #0]
 8008c9a:	e044      	b.n	8008d26 <HAL_PCD_EP_DB_Transmit+0x72e>
 8008c9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c9e:	2b3e      	cmp	r3, #62	; 0x3e
 8008ca0:	d811      	bhi.n	8008cc6 <HAL_PCD_EP_DB_Transmit+0x6ce>
 8008ca2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ca4:	085b      	lsrs	r3, r3, #1
 8008ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8008ca8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d002      	beq.n	8008cb8 <HAL_PCD_EP_DB_Transmit+0x6c0>
 8008cb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	657b      	str	r3, [r7, #84]	; 0x54
 8008cb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	029b      	lsls	r3, r3, #10
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008cc2:	801a      	strh	r2, [r3, #0]
 8008cc4:	e02f      	b.n	8008d26 <HAL_PCD_EP_DB_Transmit+0x72e>
 8008cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cc8:	095b      	lsrs	r3, r3, #5
 8008cca:	657b      	str	r3, [r7, #84]	; 0x54
 8008ccc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cce:	f003 031f 	and.w	r3, r3, #31
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d102      	bne.n	8008cdc <HAL_PCD_EP_DB_Transmit+0x6e4>
 8008cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	657b      	str	r3, [r7, #84]	; 0x54
 8008cdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	029b      	lsls	r3, r3, #10
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008cf0:	801a      	strh	r2, [r3, #0]
 8008cf2:	e018      	b.n	8008d26 <HAL_PCD_EP_DB_Transmit+0x72e>
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	785b      	ldrb	r3, [r3, #1]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d114      	bne.n	8008d26 <HAL_PCD_EP_DB_Transmit+0x72e>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	461a      	mov	r2, r3
 8008d08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d0a:	4413      	add	r3, r2
 8008d0c:	667b      	str	r3, [r7, #100]	; 0x64
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	00da      	lsls	r2, r3, #3
 8008d14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d16:	4413      	add	r3, r2
 8008d18:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008d1c:	663b      	str	r3, [r7, #96]	; 0x60
 8008d1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d24:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6818      	ldr	r0, [r3, #0]
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	6959      	ldr	r1, [r3, #20]
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	895a      	ldrh	r2, [r3, #10]
 8008d32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	f003 ffb3 	bl	800cca0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	4413      	add	r3, r2
 8008d48:	881b      	ldrh	r3, [r3, #0]
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d54:	823b      	strh	r3, [r7, #16]
 8008d56:	8a3b      	ldrh	r3, [r7, #16]
 8008d58:	f083 0310 	eor.w	r3, r3, #16
 8008d5c:	823b      	strh	r3, [r7, #16]
 8008d5e:	8a3b      	ldrh	r3, [r7, #16]
 8008d60:	f083 0320 	eor.w	r3, r3, #32
 8008d64:	823b      	strh	r3, [r7, #16]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	441a      	add	r2, r3
 8008d74:	8a3b      	ldrh	r3, [r7, #16]
 8008d76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3788      	adds	r7, #136	; 0x88
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b087      	sub	sp, #28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	607b      	str	r3, [r7, #4]
 8008d9e:	460b      	mov	r3, r1
 8008da0:	817b      	strh	r3, [r7, #10]
 8008da2:	4613      	mov	r3, r2
 8008da4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008da6:	897b      	ldrh	r3, [r7, #10]
 8008da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00b      	beq.n	8008dca <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008db2:	897b      	ldrh	r3, [r7, #10]
 8008db4:	f003 0307 	and.w	r3, r3, #7
 8008db8:	1c5a      	adds	r2, r3, #1
 8008dba:	4613      	mov	r3, r2
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	00db      	lsls	r3, r3, #3
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	617b      	str	r3, [r7, #20]
 8008dc8:	e009      	b.n	8008dde <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008dca:	897a      	ldrh	r2, [r7, #10]
 8008dcc:	4613      	mov	r3, r2
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	00db      	lsls	r3, r3, #3
 8008dd4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	4413      	add	r3, r2
 8008ddc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008dde:	893b      	ldrh	r3, [r7, #8]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d107      	bne.n	8008df4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	2200      	movs	r2, #0
 8008de8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	80da      	strh	r2, [r3, #6]
 8008df2:	e00b      	b.n	8008e0c <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	2201      	movs	r2, #1
 8008df8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	b29a      	uxth	r2, r3
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	0c1b      	lsrs	r3, r3, #16
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	371c      	adds	r7, #28
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bc80      	pop	{r7}
 8008e16:	4770      	bx	lr

08008e18 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	f043 0301 	orr.w	r3, r3, #1
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	f043 0302 	orr.w	r3, r3, #2
 8008e56:	b29a      	uxth	r2, r3
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bc80      	pop	{r7}
 8008e68:	4770      	bx	lr

08008e6a <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 8008e6e:	bf00      	nop
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bc80      	pop	{r7}
 8008e74:	4770      	bx	lr
	...

08008e78 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 8008e7c:	4b1c      	ldr	r3, [pc, #112]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d005      	beq.n	8008e94 <HAL_PWREx_PVD_PVM_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8008e88:	f7ff ffef 	bl	8008e6a <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8008e8c:	4b18      	ldr	r3, [pc, #96]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008e8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e92:	615a      	str	r2, [r3, #20]
  }
  /* Next, successively check PVMx exti flags */
#if defined(PWR_CR2_PVME1)
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U)
 8008e94:	4b16      	ldr	r3, [pc, #88]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e98:	f003 0308 	and.w	r3, r3, #8
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d004      	beq.n	8008eaa <HAL_PWREx_PVD_PVM_IRQHandler+0x32>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 8008ea0:	f000 f828 	bl	8008ef4 <HAL_PWREx_PVM1Callback>

    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8008ea4:	4b12      	ldr	r3, [pc, #72]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ea6:	2208      	movs	r2, #8
 8008ea8:	635a      	str	r2, [r3, #52]	; 0x34
  }
#endif /* PWR_CR2_PVME1 */
#if defined(PWR_CR2_PVME2)
  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0U)
 8008eaa:	4b11      	ldr	r3, [pc, #68]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eae:	f003 0310 	and.w	r3, r3, #16
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d004      	beq.n	8008ec0 <HAL_PWREx_PVD_PVM_IRQHandler+0x48>
  {
    /* PWR PVM2 interrupt user callback */
    HAL_PWREx_PVM2Callback();
 8008eb6:	f000 f823 	bl	8008f00 <HAL_PWREx_PVM2Callback>

    /* Clear PVM2 exti pending bit */
    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 8008eba:	4b0d      	ldr	r3, [pc, #52]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ebc:	2210      	movs	r2, #16
 8008ebe:	635a      	str	r2, [r3, #52]	; 0x34
  }
#endif /* PWR_CR2_PVME2 */
  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U)
 8008ec0:	4b0b      	ldr	r3, [pc, #44]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec4:	f003 0320 	and.w	r3, r3, #32
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d004      	beq.n	8008ed6 <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 8008ecc:	f000 f81e 	bl	8008f0c <HAL_PWREx_PVM3Callback>

    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 8008ed0:	4b07      	ldr	r3, [pc, #28]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ed2:	2220      	movs	r2, #32
 8008ed4:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0U)
 8008ed6:	4b06      	ldr	r3, [pc, #24]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d004      	beq.n	8008eec <HAL_PWREx_PVD_PVM_IRQHandler+0x74>
  {
    /* PWR PVM4 interrupt user callback */
    HAL_PWREx_PVM4Callback();
 8008ee2:	f000 f819 	bl	8008f18 <HAL_PWREx_PVM4Callback>

    /* Clear PVM4 exti pending bit */
    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 8008ee6:	4b02      	ldr	r3, [pc, #8]	; (8008ef0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8008ee8:	2240      	movs	r2, #64	; 0x40
 8008eea:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 8008eec:	bf00      	nop
 8008eee:	bd80      	pop	{r7, pc}
 8008ef0:	40010400 	.word	0x40010400

08008ef4 <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 8008ef8:	bf00      	nop
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bc80      	pop	{r7}
 8008efe:	4770      	bx	lr

08008f00 <HAL_PWREx_PVM2Callback>:
/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
{
 8008f00:	b480      	push	{r7}
 8008f02:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM2Callback() API can be implemented in the user file
   */
}
 8008f04:	bf00      	nop
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bc80      	pop	{r7}
 8008f0a:	4770      	bx	lr

08008f0c <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 8008f10:	bf00      	nop
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bc80      	pop	{r7}
 8008f16:	4770      	bx	lr

08008f18 <HAL_PWREx_PVM4Callback>:
/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM4Callback() API can be implemented in the user file
   */
}
 8008f1c:	bf00      	nop
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bc80      	pop	{r7}
 8008f22:	4770      	bx	lr

08008f24 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008f24:	b480      	push	{r7}
 8008f26:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008f28:	4b04      	ldr	r3, [pc, #16]	; (8008f3c <HAL_PWREx_DisableUCPDDeadBattery+0x18>)
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	4a03      	ldr	r2, [pc, #12]	; (8008f3c <HAL_PWREx_DisableUCPDDeadBattery+0x18>)
 8008f2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008f32:	6093      	str	r3, [r2, #8]
}
 8008f34:	bf00      	nop
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bc80      	pop	{r7}
 8008f3a:	4770      	bx	lr
 8008f3c:	40007000 	.word	0x40007000

08008f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e049      	b.n	8008fe6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d106      	bne.n	8008f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f7fb f91c 	bl	80041a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2202      	movs	r2, #2
 8008f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	3304      	adds	r3, #4
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	4610      	mov	r0, r2
 8008f80:	f000 fefe 	bl	8009d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3708      	adds	r7, #8
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
	...

08008ff0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b01      	cmp	r3, #1
 8009002:	d001      	beq.n	8009008 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	e042      	b.n	800908e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2202      	movs	r2, #2
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a20      	ldr	r2, [pc, #128]	; (8009098 <HAL_TIM_Base_Start+0xa8>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d018      	beq.n	800904c <HAL_TIM_Base_Start+0x5c>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009022:	d013      	beq.n	800904c <HAL_TIM_Base_Start+0x5c>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a1c      	ldr	r2, [pc, #112]	; (800909c <HAL_TIM_Base_Start+0xac>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d00e      	beq.n	800904c <HAL_TIM_Base_Start+0x5c>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a1b      	ldr	r2, [pc, #108]	; (80090a0 <HAL_TIM_Base_Start+0xb0>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d009      	beq.n	800904c <HAL_TIM_Base_Start+0x5c>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a19      	ldr	r2, [pc, #100]	; (80090a4 <HAL_TIM_Base_Start+0xb4>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d004      	beq.n	800904c <HAL_TIM_Base_Start+0x5c>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a18      	ldr	r2, [pc, #96]	; (80090a8 <HAL_TIM_Base_Start+0xb8>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d115      	bne.n	8009078 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689a      	ldr	r2, [r3, #8]
 8009052:	4b16      	ldr	r3, [pc, #88]	; (80090ac <HAL_TIM_Base_Start+0xbc>)
 8009054:	4013      	ands	r3, r2
 8009056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2b06      	cmp	r3, #6
 800905c:	d015      	beq.n	800908a <HAL_TIM_Base_Start+0x9a>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009064:	d011      	beq.n	800908a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681a      	ldr	r2, [r3, #0]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f042 0201 	orr.w	r2, r2, #1
 8009074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009076:	e008      	b.n	800908a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]
 8009088:	e000      	b.n	800908c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800908a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	bc80      	pop	{r7}
 8009096:	4770      	bx	lr
 8009098:	40012c00 	.word	0x40012c00
 800909c:	40000400 	.word	0x40000400
 80090a0:	40000800 	.word	0x40000800
 80090a4:	40013400 	.word	0x40013400
 80090a8:	40014000 	.word	0x40014000
 80090ac:	00010007 	.word	0x00010007

080090b0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	6a1a      	ldr	r2, [r3, #32]
 80090be:	f241 1311 	movw	r3, #4369	; 0x1111
 80090c2:	4013      	ands	r3, r2
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10f      	bne.n	80090e8 <HAL_TIM_Base_Stop+0x38>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	6a1a      	ldr	r2, [r3, #32]
 80090ce:	f244 4344 	movw	r3, #17476	; 0x4444
 80090d2:	4013      	ands	r3, r2
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d107      	bne.n	80090e8 <HAL_TIM_Base_Stop+0x38>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 0201 	bic.w	r2, r2, #1
 80090e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	370c      	adds	r7, #12
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bc80      	pop	{r7}
 80090fa:	4770      	bx	lr

080090fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800910a:	b2db      	uxtb	r3, r3
 800910c:	2b01      	cmp	r3, #1
 800910e:	d001      	beq.n	8009114 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009110:	2301      	movs	r3, #1
 8009112:	e04a      	b.n	80091aa <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2202      	movs	r2, #2
 8009118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68da      	ldr	r2, [r3, #12]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f042 0201 	orr.w	r2, r2, #1
 800912a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a20      	ldr	r2, [pc, #128]	; (80091b4 <HAL_TIM_Base_Start_IT+0xb8>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d018      	beq.n	8009168 <HAL_TIM_Base_Start_IT+0x6c>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800913e:	d013      	beq.n	8009168 <HAL_TIM_Base_Start_IT+0x6c>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a1c      	ldr	r2, [pc, #112]	; (80091b8 <HAL_TIM_Base_Start_IT+0xbc>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d00e      	beq.n	8009168 <HAL_TIM_Base_Start_IT+0x6c>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a1b      	ldr	r2, [pc, #108]	; (80091bc <HAL_TIM_Base_Start_IT+0xc0>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d009      	beq.n	8009168 <HAL_TIM_Base_Start_IT+0x6c>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a19      	ldr	r2, [pc, #100]	; (80091c0 <HAL_TIM_Base_Start_IT+0xc4>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d004      	beq.n	8009168 <HAL_TIM_Base_Start_IT+0x6c>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a18      	ldr	r2, [pc, #96]	; (80091c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d115      	bne.n	8009194 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	689a      	ldr	r2, [r3, #8]
 800916e:	4b16      	ldr	r3, [pc, #88]	; (80091c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8009170:	4013      	ands	r3, r2
 8009172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2b06      	cmp	r3, #6
 8009178:	d015      	beq.n	80091a6 <HAL_TIM_Base_Start_IT+0xaa>
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009180:	d011      	beq.n	80091a6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f042 0201 	orr.w	r2, r2, #1
 8009190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009192:	e008      	b.n	80091a6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f042 0201 	orr.w	r2, r2, #1
 80091a2:	601a      	str	r2, [r3, #0]
 80091a4:	e000      	b.n	80091a8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3714      	adds	r7, #20
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bc80      	pop	{r7}
 80091b2:	4770      	bx	lr
 80091b4:	40012c00 	.word	0x40012c00
 80091b8:	40000400 	.word	0x40000400
 80091bc:	40000800 	.word	0x40000800
 80091c0:	40013400 	.word	0x40013400
 80091c4:	40014000 	.word	0x40014000
 80091c8:	00010007 	.word	0x00010007

080091cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d101      	bne.n	80091de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	e049      	b.n	8009272 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d106      	bne.n	80091f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7fb f84c 	bl	8004290 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2202      	movs	r2, #2
 80091fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	3304      	adds	r3, #4
 8009208:	4619      	mov	r1, r3
 800920a:	4610      	mov	r0, r2
 800920c:	f000 fdb8 	bl	8009d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2201      	movs	r2, #1
 800923c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2201      	movs	r2, #1
 800925c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2201      	movs	r2, #1
 800926c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
	...

0800927c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d109      	bne.n	80092a0 <HAL_TIM_PWM_Start+0x24>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b01      	cmp	r3, #1
 8009296:	bf14      	ite	ne
 8009298:	2301      	movne	r3, #1
 800929a:	2300      	moveq	r3, #0
 800929c:	b2db      	uxtb	r3, r3
 800929e:	e03c      	b.n	800931a <HAL_TIM_PWM_Start+0x9e>
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	2b04      	cmp	r3, #4
 80092a4:	d109      	bne.n	80092ba <HAL_TIM_PWM_Start+0x3e>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	bf14      	ite	ne
 80092b2:	2301      	movne	r3, #1
 80092b4:	2300      	moveq	r3, #0
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	e02f      	b.n	800931a <HAL_TIM_PWM_Start+0x9e>
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	2b08      	cmp	r3, #8
 80092be:	d109      	bne.n	80092d4 <HAL_TIM_PWM_Start+0x58>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	bf14      	ite	ne
 80092cc:	2301      	movne	r3, #1
 80092ce:	2300      	moveq	r3, #0
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	e022      	b.n	800931a <HAL_TIM_PWM_Start+0x9e>
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	2b0c      	cmp	r3, #12
 80092d8:	d109      	bne.n	80092ee <HAL_TIM_PWM_Start+0x72>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	bf14      	ite	ne
 80092e6:	2301      	movne	r3, #1
 80092e8:	2300      	moveq	r3, #0
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	e015      	b.n	800931a <HAL_TIM_PWM_Start+0x9e>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	2b10      	cmp	r3, #16
 80092f2:	d109      	bne.n	8009308 <HAL_TIM_PWM_Start+0x8c>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	bf14      	ite	ne
 8009300:	2301      	movne	r3, #1
 8009302:	2300      	moveq	r3, #0
 8009304:	b2db      	uxtb	r3, r3
 8009306:	e008      	b.n	800931a <HAL_TIM_PWM_Start+0x9e>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b01      	cmp	r3, #1
 8009312:	bf14      	ite	ne
 8009314:	2301      	movne	r3, #1
 8009316:	2300      	moveq	r3, #0
 8009318:	b2db      	uxtb	r3, r3
 800931a:	2b00      	cmp	r3, #0
 800931c:	d001      	beq.n	8009322 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	e097      	b.n	8009452 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d104      	bne.n	8009332 <HAL_TIM_PWM_Start+0xb6>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2202      	movs	r2, #2
 800932c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009330:	e023      	b.n	800937a <HAL_TIM_PWM_Start+0xfe>
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	2b04      	cmp	r3, #4
 8009336:	d104      	bne.n	8009342 <HAL_TIM_PWM_Start+0xc6>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009340:	e01b      	b.n	800937a <HAL_TIM_PWM_Start+0xfe>
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	2b08      	cmp	r3, #8
 8009346:	d104      	bne.n	8009352 <HAL_TIM_PWM_Start+0xd6>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2202      	movs	r2, #2
 800934c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009350:	e013      	b.n	800937a <HAL_TIM_PWM_Start+0xfe>
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	2b0c      	cmp	r3, #12
 8009356:	d104      	bne.n	8009362 <HAL_TIM_PWM_Start+0xe6>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2202      	movs	r2, #2
 800935c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009360:	e00b      	b.n	800937a <HAL_TIM_PWM_Start+0xfe>
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	2b10      	cmp	r3, #16
 8009366:	d104      	bne.n	8009372 <HAL_TIM_PWM_Start+0xf6>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2202      	movs	r2, #2
 800936c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009370:	e003      	b.n	800937a <HAL_TIM_PWM_Start+0xfe>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2202      	movs	r2, #2
 8009376:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2201      	movs	r2, #1
 8009380:	6839      	ldr	r1, [r7, #0]
 8009382:	4618      	mov	r0, r3
 8009384:	f001 f9d2 	bl	800a72c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a33      	ldr	r2, [pc, #204]	; (800945c <HAL_TIM_PWM_Start+0x1e0>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d013      	beq.n	80093ba <HAL_TIM_PWM_Start+0x13e>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a32      	ldr	r2, [pc, #200]	; (8009460 <HAL_TIM_PWM_Start+0x1e4>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d00e      	beq.n	80093ba <HAL_TIM_PWM_Start+0x13e>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a30      	ldr	r2, [pc, #192]	; (8009464 <HAL_TIM_PWM_Start+0x1e8>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d009      	beq.n	80093ba <HAL_TIM_PWM_Start+0x13e>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a2f      	ldr	r2, [pc, #188]	; (8009468 <HAL_TIM_PWM_Start+0x1ec>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d004      	beq.n	80093ba <HAL_TIM_PWM_Start+0x13e>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a2d      	ldr	r2, [pc, #180]	; (800946c <HAL_TIM_PWM_Start+0x1f0>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d101      	bne.n	80093be <HAL_TIM_PWM_Start+0x142>
 80093ba:	2301      	movs	r3, #1
 80093bc:	e000      	b.n	80093c0 <HAL_TIM_PWM_Start+0x144>
 80093be:	2300      	movs	r3, #0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d007      	beq.n	80093d4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80093d2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a20      	ldr	r2, [pc, #128]	; (800945c <HAL_TIM_PWM_Start+0x1e0>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d018      	beq.n	8009410 <HAL_TIM_PWM_Start+0x194>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e6:	d013      	beq.n	8009410 <HAL_TIM_PWM_Start+0x194>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a20      	ldr	r2, [pc, #128]	; (8009470 <HAL_TIM_PWM_Start+0x1f4>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d00e      	beq.n	8009410 <HAL_TIM_PWM_Start+0x194>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a1f      	ldr	r2, [pc, #124]	; (8009474 <HAL_TIM_PWM_Start+0x1f8>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d009      	beq.n	8009410 <HAL_TIM_PWM_Start+0x194>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a17      	ldr	r2, [pc, #92]	; (8009460 <HAL_TIM_PWM_Start+0x1e4>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d004      	beq.n	8009410 <HAL_TIM_PWM_Start+0x194>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a16      	ldr	r2, [pc, #88]	; (8009464 <HAL_TIM_PWM_Start+0x1e8>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d115      	bne.n	800943c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	689a      	ldr	r2, [r3, #8]
 8009416:	4b18      	ldr	r3, [pc, #96]	; (8009478 <HAL_TIM_PWM_Start+0x1fc>)
 8009418:	4013      	ands	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b06      	cmp	r3, #6
 8009420:	d015      	beq.n	800944e <HAL_TIM_PWM_Start+0x1d2>
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009428:	d011      	beq.n	800944e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f042 0201 	orr.w	r2, r2, #1
 8009438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800943a:	e008      	b.n	800944e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f042 0201 	orr.w	r2, r2, #1
 800944a:	601a      	str	r2, [r3, #0]
 800944c:	e000      	b.n	8009450 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800944e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	40012c00 	.word	0x40012c00
 8009460:	40013400 	.word	0x40013400
 8009464:	40014000 	.word	0x40014000
 8009468:	40014400 	.word	0x40014400
 800946c:	40014800 	.word	0x40014800
 8009470:	40000400 	.word	0x40000400
 8009474:	40000800 	.word	0x40000800
 8009478:	00010007 	.word	0x00010007

0800947c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	2200      	movs	r2, #0
 800948c:	6839      	ldr	r1, [r7, #0]
 800948e:	4618      	mov	r0, r3
 8009490:	f001 f94c 	bl	800a72c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a3e      	ldr	r2, [pc, #248]	; (8009594 <HAL_TIM_PWM_Stop+0x118>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d013      	beq.n	80094c6 <HAL_TIM_PWM_Stop+0x4a>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a3d      	ldr	r2, [pc, #244]	; (8009598 <HAL_TIM_PWM_Stop+0x11c>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00e      	beq.n	80094c6 <HAL_TIM_PWM_Stop+0x4a>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a3b      	ldr	r2, [pc, #236]	; (800959c <HAL_TIM_PWM_Stop+0x120>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d009      	beq.n	80094c6 <HAL_TIM_PWM_Stop+0x4a>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a3a      	ldr	r2, [pc, #232]	; (80095a0 <HAL_TIM_PWM_Stop+0x124>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d004      	beq.n	80094c6 <HAL_TIM_PWM_Stop+0x4a>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a38      	ldr	r2, [pc, #224]	; (80095a4 <HAL_TIM_PWM_Stop+0x128>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d101      	bne.n	80094ca <HAL_TIM_PWM_Stop+0x4e>
 80094c6:	2301      	movs	r3, #1
 80094c8:	e000      	b.n	80094cc <HAL_TIM_PWM_Stop+0x50>
 80094ca:	2300      	movs	r3, #0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d017      	beq.n	8009500 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	6a1a      	ldr	r2, [r3, #32]
 80094d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80094da:	4013      	ands	r3, r2
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10f      	bne.n	8009500 <HAL_TIM_PWM_Stop+0x84>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	6a1a      	ldr	r2, [r3, #32]
 80094e6:	f244 4344 	movw	r3, #17476	; 0x4444
 80094ea:	4013      	ands	r3, r2
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d107      	bne.n	8009500 <HAL_TIM_PWM_Stop+0x84>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80094fe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	6a1a      	ldr	r2, [r3, #32]
 8009506:	f241 1311 	movw	r3, #4369	; 0x1111
 800950a:	4013      	ands	r3, r2
 800950c:	2b00      	cmp	r3, #0
 800950e:	d10f      	bne.n	8009530 <HAL_TIM_PWM_Stop+0xb4>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	6a1a      	ldr	r2, [r3, #32]
 8009516:	f244 4344 	movw	r3, #17476	; 0x4444
 800951a:	4013      	ands	r3, r2
 800951c:	2b00      	cmp	r3, #0
 800951e:	d107      	bne.n	8009530 <HAL_TIM_PWM_Stop+0xb4>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f022 0201 	bic.w	r2, r2, #1
 800952e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d104      	bne.n	8009540 <HAL_TIM_PWM_Stop+0xc4>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2201      	movs	r2, #1
 800953a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800953e:	e023      	b.n	8009588 <HAL_TIM_PWM_Stop+0x10c>
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	2b04      	cmp	r3, #4
 8009544:	d104      	bne.n	8009550 <HAL_TIM_PWM_Stop+0xd4>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2201      	movs	r2, #1
 800954a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800954e:	e01b      	b.n	8009588 <HAL_TIM_PWM_Stop+0x10c>
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	2b08      	cmp	r3, #8
 8009554:	d104      	bne.n	8009560 <HAL_TIM_PWM_Stop+0xe4>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2201      	movs	r2, #1
 800955a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800955e:	e013      	b.n	8009588 <HAL_TIM_PWM_Stop+0x10c>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	2b0c      	cmp	r3, #12
 8009564:	d104      	bne.n	8009570 <HAL_TIM_PWM_Stop+0xf4>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800956e:	e00b      	b.n	8009588 <HAL_TIM_PWM_Stop+0x10c>
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b10      	cmp	r3, #16
 8009574:	d104      	bne.n	8009580 <HAL_TIM_PWM_Stop+0x104>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800957e:	e003      	b.n	8009588 <HAL_TIM_PWM_Stop+0x10c>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	3708      	adds	r7, #8
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}
 8009592:	bf00      	nop
 8009594:	40012c00 	.word	0x40012c00
 8009598:	40013400 	.word	0x40013400
 800959c:	40014000 	.word	0x40014000
 80095a0:	40014400 	.word	0x40014400
 80095a4:	40014800 	.word	0x40014800

080095a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d122      	bne.n	8009604 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	f003 0302 	and.w	r3, r3, #2
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	d11b      	bne.n	8009604 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f06f 0202 	mvn.w	r2, #2
 80095d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2201      	movs	r2, #1
 80095da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	699b      	ldr	r3, [r3, #24]
 80095e2:	f003 0303 	and.w	r3, r3, #3
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d003      	beq.n	80095f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 fbad 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 80095f0:	e005      	b.n	80095fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fba0 	bl	8009d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 fbaf 	bl	8009d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	f003 0304 	and.w	r3, r3, #4
 800960e:	2b04      	cmp	r3, #4
 8009610:	d122      	bne.n	8009658 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	f003 0304 	and.w	r3, r3, #4
 800961c:	2b04      	cmp	r3, #4
 800961e:	d11b      	bne.n	8009658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f06f 0204 	mvn.w	r2, #4
 8009628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2202      	movs	r2, #2
 800962e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 fb83 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 8009644:	e005      	b.n	8009652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fb76 	bl	8009d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 fb85 	bl	8009d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	f003 0308 	and.w	r3, r3, #8
 8009662:	2b08      	cmp	r3, #8
 8009664:	d122      	bne.n	80096ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f003 0308 	and.w	r3, r3, #8
 8009670:	2b08      	cmp	r3, #8
 8009672:	d11b      	bne.n	80096ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f06f 0208 	mvn.w	r2, #8
 800967c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2204      	movs	r2, #4
 8009682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	69db      	ldr	r3, [r3, #28]
 800968a:	f003 0303 	and.w	r3, r3, #3
 800968e:	2b00      	cmp	r3, #0
 8009690:	d003      	beq.n	800969a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fb59 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 8009698:	e005      	b.n	80096a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 fb4c 	bl	8009d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fb5b 	bl	8009d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	691b      	ldr	r3, [r3, #16]
 80096b2:	f003 0310 	and.w	r3, r3, #16
 80096b6:	2b10      	cmp	r3, #16
 80096b8:	d122      	bne.n	8009700 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 0310 	and.w	r3, r3, #16
 80096c4:	2b10      	cmp	r3, #16
 80096c6:	d11b      	bne.n	8009700 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f06f 0210 	mvn.w	r2, #16
 80096d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2208      	movs	r2, #8
 80096d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fb2f 	bl	8009d4a <HAL_TIM_IC_CaptureCallback>
 80096ec:	e005      	b.n	80096fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fb22 	bl	8009d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fb31 	bl	8009d5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b01      	cmp	r3, #1
 800970c:	d10e      	bne.n	800972c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b01      	cmp	r3, #1
 800971a:	d107      	bne.n	800972c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f06f 0201 	mvn.w	r2, #1
 8009724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7f8 fdbe 	bl	80022a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009736:	2b80      	cmp	r3, #128	; 0x80
 8009738:	d10e      	bne.n	8009758 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009744:	2b80      	cmp	r3, #128	; 0x80
 8009746:	d107      	bne.n	8009758 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 f899 	bl	800a88a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	691b      	ldr	r3, [r3, #16]
 800975e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009766:	d10e      	bne.n	8009786 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009772:	2b80      	cmp	r3, #128	; 0x80
 8009774:	d107      	bne.n	8009786 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800977e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f001 f88b 	bl	800a89c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009790:	2b40      	cmp	r3, #64	; 0x40
 8009792:	d10e      	bne.n	80097b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979e:	2b40      	cmp	r3, #64	; 0x40
 80097a0:	d107      	bne.n	80097b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80097aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fade 	bl	8009d6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	691b      	ldr	r3, [r3, #16]
 80097b8:	f003 0320 	and.w	r3, r3, #32
 80097bc:	2b20      	cmp	r3, #32
 80097be:	d10e      	bne.n	80097de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	f003 0320 	and.w	r3, r3, #32
 80097ca:	2b20      	cmp	r3, #32
 80097cc:	d107      	bne.n	80097de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f06f 0220 	mvn.w	r2, #32
 80097d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f001 f84d 	bl	800a878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80097e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097ec:	d10f      	bne.n	800980e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80097f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097fc:	d107      	bne.n	800980e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f001 f850 	bl	800a8ae <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800981c:	d10f      	bne.n	800983e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009828:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800982c:	d107      	bne.n	800983e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8009836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f001 f841 	bl	800a8c0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	691b      	ldr	r3, [r3, #16]
 8009844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009848:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800984c:	d10f      	bne.n	800986e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800985c:	d107      	bne.n	800986e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8009866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f001 f832 	bl	800a8d2 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	691b      	ldr	r3, [r3, #16]
 8009874:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009878:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800987c:	d10f      	bne.n	800989e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009888:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800988c:	d107      	bne.n	800989e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8009896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f001 f823 	bl	800a8e4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800989e:	bf00      	nop
 80098a0:	3708      	adds	r7, #8
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
	...

080098a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	60b9      	str	r1, [r7, #8]
 80098b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d101      	bne.n	80098c2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80098be:	2302      	movs	r3, #2
 80098c0:	e0fd      	b.n	8009abe <HAL_TIM_PWM_ConfigChannel+0x216>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2201      	movs	r2, #1
 80098c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2b14      	cmp	r3, #20
 80098ce:	f200 80f0 	bhi.w	8009ab2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80098d2:	a201      	add	r2, pc, #4	; (adr r2, 80098d8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80098d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d8:	0800992d 	.word	0x0800992d
 80098dc:	08009ab3 	.word	0x08009ab3
 80098e0:	08009ab3 	.word	0x08009ab3
 80098e4:	08009ab3 	.word	0x08009ab3
 80098e8:	0800996d 	.word	0x0800996d
 80098ec:	08009ab3 	.word	0x08009ab3
 80098f0:	08009ab3 	.word	0x08009ab3
 80098f4:	08009ab3 	.word	0x08009ab3
 80098f8:	080099af 	.word	0x080099af
 80098fc:	08009ab3 	.word	0x08009ab3
 8009900:	08009ab3 	.word	0x08009ab3
 8009904:	08009ab3 	.word	0x08009ab3
 8009908:	080099ef 	.word	0x080099ef
 800990c:	08009ab3 	.word	0x08009ab3
 8009910:	08009ab3 	.word	0x08009ab3
 8009914:	08009ab3 	.word	0x08009ab3
 8009918:	08009a31 	.word	0x08009a31
 800991c:	08009ab3 	.word	0x08009ab3
 8009920:	08009ab3 	.word	0x08009ab3
 8009924:	08009ab3 	.word	0x08009ab3
 8009928:	08009a71 	.word	0x08009a71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	68b9      	ldr	r1, [r7, #8]
 8009932:	4618      	mov	r0, r3
 8009934:	f000 fab2 	bl	8009e9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	699a      	ldr	r2, [r3, #24]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f042 0208 	orr.w	r2, r2, #8
 8009946:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	699a      	ldr	r2, [r3, #24]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f022 0204 	bic.w	r2, r2, #4
 8009956:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	6999      	ldr	r1, [r3, #24]
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	691a      	ldr	r2, [r3, #16]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	430a      	orrs	r2, r1
 8009968:	619a      	str	r2, [r3, #24]
      break;
 800996a:	e0a3      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68b9      	ldr	r1, [r7, #8]
 8009972:	4618      	mov	r0, r3
 8009974:	f000 fb22 	bl	8009fbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	699a      	ldr	r2, [r3, #24]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	699a      	ldr	r2, [r3, #24]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	6999      	ldr	r1, [r3, #24]
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	021a      	lsls	r2, r3, #8
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	430a      	orrs	r2, r1
 80099aa:	619a      	str	r2, [r3, #24]
      break;
 80099ac:	e082      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68b9      	ldr	r1, [r7, #8]
 80099b4:	4618      	mov	r0, r3
 80099b6:	f000 fb89 	bl	800a0cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	69da      	ldr	r2, [r3, #28]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f042 0208 	orr.w	r2, r2, #8
 80099c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	69da      	ldr	r2, [r3, #28]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f022 0204 	bic.w	r2, r2, #4
 80099d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	69d9      	ldr	r1, [r3, #28]
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	691a      	ldr	r2, [r3, #16]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	430a      	orrs	r2, r1
 80099ea:	61da      	str	r2, [r3, #28]
      break;
 80099ec:	e062      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68b9      	ldr	r1, [r7, #8]
 80099f4:	4618      	mov	r0, r3
 80099f6:	f000 fbf1 	bl	800a1dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	69da      	ldr	r2, [r3, #28]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	69da      	ldr	r2, [r3, #28]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	69d9      	ldr	r1, [r3, #28]
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	021a      	lsls	r2, r3, #8
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	430a      	orrs	r2, r1
 8009a2c:	61da      	str	r2, [r3, #28]
      break;
 8009a2e:	e041      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	68b9      	ldr	r1, [r7, #8]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 fc58 	bl	800a2ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f042 0208 	orr.w	r2, r2, #8
 8009a4a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f022 0204 	bic.w	r2, r2, #4
 8009a5a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	691a      	ldr	r2, [r3, #16]
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	430a      	orrs	r2, r1
 8009a6c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8009a6e:	e021      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	68b9      	ldr	r1, [r7, #8]
 8009a76:	4618      	mov	r0, r3
 8009a78:	f000 fc9c 	bl	800a3b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a8a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a9a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	021a      	lsls	r2, r3, #8
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	430a      	orrs	r2, r1
 8009aae:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8009ab0:	e000      	b.n	8009ab4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8009ab2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009abc:	2300      	movs	r3, #0
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop

08009ac8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b084      	sub	sp, #16
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d101      	bne.n	8009ae0 <HAL_TIM_ConfigClockSource+0x18>
 8009adc:	2302      	movs	r3, #2
 8009ade:	e0dd      	b.n	8009c9c <HAL_TIM_ConfigClockSource+0x1d4>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2202      	movs	r2, #2
 8009aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8009afe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009b02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a62      	ldr	r2, [pc, #392]	; (8009ca4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	f000 80a9 	beq.w	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b20:	4a60      	ldr	r2, [pc, #384]	; (8009ca4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	f200 80ae 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b28:	4a5f      	ldr	r2, [pc, #380]	; (8009ca8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	f000 80a1 	beq.w	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b30:	4a5d      	ldr	r2, [pc, #372]	; (8009ca8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	f200 80a6 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b38:	4a5c      	ldr	r2, [pc, #368]	; (8009cac <HAL_TIM_ConfigClockSource+0x1e4>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	f000 8099 	beq.w	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b40:	4a5a      	ldr	r2, [pc, #360]	; (8009cac <HAL_TIM_ConfigClockSource+0x1e4>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	f200 809e 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b48:	4a59      	ldr	r2, [pc, #356]	; (8009cb0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	f000 8091 	beq.w	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b50:	4a57      	ldr	r2, [pc, #348]	; (8009cb0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	f200 8096 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b58:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009b5c:	f000 8089 	beq.w	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b60:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009b64:	f200 808e 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b6c:	d03e      	beq.n	8009bec <HAL_TIM_ConfigClockSource+0x124>
 8009b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b72:	f200 8087 	bhi.w	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b7a:	f000 8085 	beq.w	8009c88 <HAL_TIM_ConfigClockSource+0x1c0>
 8009b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b82:	d87f      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b84:	2b70      	cmp	r3, #112	; 0x70
 8009b86:	d01a      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0xf6>
 8009b88:	2b70      	cmp	r3, #112	; 0x70
 8009b8a:	d87b      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b8c:	2b60      	cmp	r3, #96	; 0x60
 8009b8e:	d050      	beq.n	8009c32 <HAL_TIM_ConfigClockSource+0x16a>
 8009b90:	2b60      	cmp	r3, #96	; 0x60
 8009b92:	d877      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b94:	2b50      	cmp	r3, #80	; 0x50
 8009b96:	d03c      	beq.n	8009c12 <HAL_TIM_ConfigClockSource+0x14a>
 8009b98:	2b50      	cmp	r3, #80	; 0x50
 8009b9a:	d873      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b9c:	2b40      	cmp	r3, #64	; 0x40
 8009b9e:	d058      	beq.n	8009c52 <HAL_TIM_ConfigClockSource+0x18a>
 8009ba0:	2b40      	cmp	r3, #64	; 0x40
 8009ba2:	d86f      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ba4:	2b30      	cmp	r3, #48	; 0x30
 8009ba6:	d064      	beq.n	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ba8:	2b30      	cmp	r3, #48	; 0x30
 8009baa:	d86b      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009bac:	2b20      	cmp	r3, #32
 8009bae:	d060      	beq.n	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009bb0:	2b20      	cmp	r3, #32
 8009bb2:	d867      	bhi.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d05c      	beq.n	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
 8009bb8:	2b10      	cmp	r3, #16
 8009bba:	d05a      	beq.n	8009c72 <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009bbc:	e062      	b.n	8009c84 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6818      	ldr	r0, [r3, #0]
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	6899      	ldr	r1, [r3, #8]
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	685a      	ldr	r2, [r3, #4]
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	f000 fd8e 	bl	800a6ee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009be0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	68fa      	ldr	r2, [r7, #12]
 8009be8:	609a      	str	r2, [r3, #8]
      break;
 8009bea:	e04e      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6818      	ldr	r0, [r3, #0]
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	6899      	ldr	r1, [r3, #8]
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	685a      	ldr	r2, [r3, #4]
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	68db      	ldr	r3, [r3, #12]
 8009bfc:	f000 fd77 	bl	800a6ee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	689a      	ldr	r2, [r3, #8]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c0e:	609a      	str	r2, [r3, #8]
      break;
 8009c10:	e03b      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6818      	ldr	r0, [r3, #0]
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	6859      	ldr	r1, [r3, #4]
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	68db      	ldr	r3, [r3, #12]
 8009c1e:	461a      	mov	r2, r3
 8009c20:	f000 fcec 	bl	800a5fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2150      	movs	r1, #80	; 0x50
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f000 fd43 	bl	800a6b6 <TIM_ITRx_SetConfig>
      break;
 8009c30:	e02b      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6818      	ldr	r0, [r3, #0]
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	6859      	ldr	r1, [r3, #4]
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	461a      	mov	r2, r3
 8009c40:	f000 fd0a 	bl	800a658 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2160      	movs	r1, #96	; 0x60
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f000 fd33 	bl	800a6b6 <TIM_ITRx_SetConfig>
      break;
 8009c50:	e01b      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6818      	ldr	r0, [r3, #0]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	6859      	ldr	r1, [r3, #4]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	f000 fccc 	bl	800a5fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2140      	movs	r1, #64	; 0x40
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f000 fd23 	bl	800a6b6 <TIM_ITRx_SetConfig>
      break;
 8009c70:	e00b      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	f000 fd1a 	bl	800a6b6 <TIM_ITRx_SetConfig>
        break;
 8009c82:	e002      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8009c84:	bf00      	nop
 8009c86:	e000      	b.n	8009c8a <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8009c88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	00100070 	.word	0x00100070
 8009ca8:	00100040 	.word	0x00100040
 8009cac:	00100030 	.word	0x00100030
 8009cb0:	00100020 	.word	0x00100020

08009cb4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d101      	bne.n	8009ccc <HAL_TIM_SlaveConfigSynchro+0x18>
 8009cc8:	2302      	movs	r3, #2
 8009cca:	e031      	b.n	8009d30 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2201      	movs	r2, #1
 8009cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2202      	movs	r2, #2
 8009cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009cdc:	6839      	ldr	r1, [r7, #0]
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fbcc 	bl	800a47c <TIM_SlaveTimer_SetConfig>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d009      	beq.n	8009cfe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2201      	movs	r2, #1
 8009cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e018      	b.n	8009d30 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	68da      	ldr	r2, [r3, #12]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d0c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68da      	ldr	r2, [r3, #12]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009d1c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2201      	movs	r2, #1
 8009d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d40:	bf00      	nop
 8009d42:	370c      	adds	r7, #12
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bc80      	pop	{r7}
 8009d48:	4770      	bx	lr

08009d4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	b083      	sub	sp, #12
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d52:	bf00      	nop
 8009d54:	370c      	adds	r7, #12
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bc80      	pop	{r7}
 8009d5a:	4770      	bx	lr

08009d5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d64:	bf00      	nop
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bc80      	pop	{r7}
 8009d6c:	4770      	bx	lr

08009d6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d6e:	b480      	push	{r7}
 8009d70:	b083      	sub	sp, #12
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d76:	bf00      	nop
 8009d78:	370c      	adds	r7, #12
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bc80      	pop	{r7}
 8009d7e:	4770      	bx	lr

08009d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b085      	sub	sp, #20
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4a3b      	ldr	r2, [pc, #236]	; (8009e80 <TIM_Base_SetConfig+0x100>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d00f      	beq.n	8009db8 <TIM_Base_SetConfig+0x38>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d9e:	d00b      	beq.n	8009db8 <TIM_Base_SetConfig+0x38>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	4a38      	ldr	r2, [pc, #224]	; (8009e84 <TIM_Base_SetConfig+0x104>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d007      	beq.n	8009db8 <TIM_Base_SetConfig+0x38>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a37      	ldr	r2, [pc, #220]	; (8009e88 <TIM_Base_SetConfig+0x108>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d003      	beq.n	8009db8 <TIM_Base_SetConfig+0x38>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a36      	ldr	r2, [pc, #216]	; (8009e8c <TIM_Base_SetConfig+0x10c>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d108      	bne.n	8009dca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a2c      	ldr	r2, [pc, #176]	; (8009e80 <TIM_Base_SetConfig+0x100>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d01b      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dd8:	d017      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a29      	ldr	r2, [pc, #164]	; (8009e84 <TIM_Base_SetConfig+0x104>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d013      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a28      	ldr	r2, [pc, #160]	; (8009e88 <TIM_Base_SetConfig+0x108>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d00f      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a27      	ldr	r2, [pc, #156]	; (8009e8c <TIM_Base_SetConfig+0x10c>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d00b      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a26      	ldr	r2, [pc, #152]	; (8009e90 <TIM_Base_SetConfig+0x110>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d007      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a25      	ldr	r2, [pc, #148]	; (8009e94 <TIM_Base_SetConfig+0x114>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d003      	beq.n	8009e0a <TIM_Base_SetConfig+0x8a>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a24      	ldr	r2, [pc, #144]	; (8009e98 <TIM_Base_SetConfig+0x118>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d108      	bne.n	8009e1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	695b      	ldr	r3, [r3, #20]
 8009e26:	4313      	orrs	r3, r2
 8009e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68fa      	ldr	r2, [r7, #12]
 8009e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	689a      	ldr	r2, [r3, #8]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	681a      	ldr	r2, [r3, #0]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	4a0f      	ldr	r2, [pc, #60]	; (8009e80 <TIM_Base_SetConfig+0x100>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d00f      	beq.n	8009e68 <TIM_Base_SetConfig+0xe8>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	4a10      	ldr	r2, [pc, #64]	; (8009e8c <TIM_Base_SetConfig+0x10c>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d00b      	beq.n	8009e68 <TIM_Base_SetConfig+0xe8>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	4a0f      	ldr	r2, [pc, #60]	; (8009e90 <TIM_Base_SetConfig+0x110>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d007      	beq.n	8009e68 <TIM_Base_SetConfig+0xe8>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4a0e      	ldr	r2, [pc, #56]	; (8009e94 <TIM_Base_SetConfig+0x114>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d003      	beq.n	8009e68 <TIM_Base_SetConfig+0xe8>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	4a0d      	ldr	r2, [pc, #52]	; (8009e98 <TIM_Base_SetConfig+0x118>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d103      	bne.n	8009e70 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	691a      	ldr	r2, [r3, #16]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	615a      	str	r2, [r3, #20]
}
 8009e76:	bf00      	nop
 8009e78:	3714      	adds	r7, #20
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bc80      	pop	{r7}
 8009e7e:	4770      	bx	lr
 8009e80:	40012c00 	.word	0x40012c00
 8009e84:	40000400 	.word	0x40000400
 8009e88:	40000800 	.word	0x40000800
 8009e8c:	40013400 	.word	0x40013400
 8009e90:	40014000 	.word	0x40014000
 8009e94:	40014400 	.word	0x40014400
 8009e98:	40014800 	.word	0x40014800

08009e9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b087      	sub	sp, #28
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6a1b      	ldr	r3, [r3, #32]
 8009eaa:	f023 0201 	bic.w	r2, r3, #1
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f023 0303 	bic.w	r3, r3, #3
 8009ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	f023 0302 	bic.w	r3, r3, #2
 8009ee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	697a      	ldr	r2, [r7, #20]
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a2c      	ldr	r2, [pc, #176]	; (8009fa8 <TIM_OC1_SetConfig+0x10c>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d00f      	beq.n	8009f1c <TIM_OC1_SetConfig+0x80>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a2b      	ldr	r2, [pc, #172]	; (8009fac <TIM_OC1_SetConfig+0x110>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d00b      	beq.n	8009f1c <TIM_OC1_SetConfig+0x80>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a2a      	ldr	r2, [pc, #168]	; (8009fb0 <TIM_OC1_SetConfig+0x114>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d007      	beq.n	8009f1c <TIM_OC1_SetConfig+0x80>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a29      	ldr	r2, [pc, #164]	; (8009fb4 <TIM_OC1_SetConfig+0x118>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d003      	beq.n	8009f1c <TIM_OC1_SetConfig+0x80>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a28      	ldr	r2, [pc, #160]	; (8009fb8 <TIM_OC1_SetConfig+0x11c>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d10c      	bne.n	8009f36 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	f023 0308 	bic.w	r3, r3, #8
 8009f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	697a      	ldr	r2, [r7, #20]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f023 0304 	bic.w	r3, r3, #4
 8009f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a1b      	ldr	r2, [pc, #108]	; (8009fa8 <TIM_OC1_SetConfig+0x10c>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d00f      	beq.n	8009f5e <TIM_OC1_SetConfig+0xc2>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4a1a      	ldr	r2, [pc, #104]	; (8009fac <TIM_OC1_SetConfig+0x110>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d00b      	beq.n	8009f5e <TIM_OC1_SetConfig+0xc2>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a19      	ldr	r2, [pc, #100]	; (8009fb0 <TIM_OC1_SetConfig+0x114>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d007      	beq.n	8009f5e <TIM_OC1_SetConfig+0xc2>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a18      	ldr	r2, [pc, #96]	; (8009fb4 <TIM_OC1_SetConfig+0x118>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d003      	beq.n	8009f5e <TIM_OC1_SetConfig+0xc2>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a17      	ldr	r2, [pc, #92]	; (8009fb8 <TIM_OC1_SetConfig+0x11c>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d111      	bne.n	8009f82 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	693a      	ldr	r2, [r7, #16]
 8009f74:	4313      	orrs	r3, r2
 8009f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	699b      	ldr	r3, [r3, #24]
 8009f7c:	693a      	ldr	r2, [r7, #16]
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	693a      	ldr	r2, [r7, #16]
 8009f86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	685a      	ldr	r2, [r3, #4]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	697a      	ldr	r2, [r7, #20]
 8009f9a:	621a      	str	r2, [r3, #32]
}
 8009f9c:	bf00      	nop
 8009f9e:	371c      	adds	r7, #28
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bc80      	pop	{r7}
 8009fa4:	4770      	bx	lr
 8009fa6:	bf00      	nop
 8009fa8:	40012c00 	.word	0x40012c00
 8009fac:	40013400 	.word	0x40013400
 8009fb0:	40014000 	.word	0x40014000
 8009fb4:	40014400 	.word	0x40014400
 8009fb8:	40014800 	.word	0x40014800

08009fbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a1b      	ldr	r3, [r3, #32]
 8009fca:	f023 0210 	bic.w	r2, r3, #16
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6a1b      	ldr	r3, [r3, #32]
 8009fd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	699b      	ldr	r3, [r3, #24]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	021b      	lsls	r3, r3, #8
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	4313      	orrs	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	f023 0320 	bic.w	r3, r3, #32
 800a00a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	011b      	lsls	r3, r3, #4
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	4313      	orrs	r3, r2
 800a016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	4a27      	ldr	r2, [pc, #156]	; (800a0b8 <TIM_OC2_SetConfig+0xfc>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d003      	beq.n	800a028 <TIM_OC2_SetConfig+0x6c>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a26      	ldr	r2, [pc, #152]	; (800a0bc <TIM_OC2_SetConfig+0x100>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d10d      	bne.n	800a044 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a02e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	011b      	lsls	r3, r3, #4
 800a036:	697a      	ldr	r2, [r7, #20]
 800a038:	4313      	orrs	r3, r2
 800a03a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a042:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a1c      	ldr	r2, [pc, #112]	; (800a0b8 <TIM_OC2_SetConfig+0xfc>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d00f      	beq.n	800a06c <TIM_OC2_SetConfig+0xb0>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a1b      	ldr	r2, [pc, #108]	; (800a0bc <TIM_OC2_SetConfig+0x100>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d00b      	beq.n	800a06c <TIM_OC2_SetConfig+0xb0>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a1a      	ldr	r2, [pc, #104]	; (800a0c0 <TIM_OC2_SetConfig+0x104>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d007      	beq.n	800a06c <TIM_OC2_SetConfig+0xb0>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	4a19      	ldr	r2, [pc, #100]	; (800a0c4 <TIM_OC2_SetConfig+0x108>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d003      	beq.n	800a06c <TIM_OC2_SetConfig+0xb0>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a18      	ldr	r2, [pc, #96]	; (800a0c8 <TIM_OC2_SetConfig+0x10c>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d113      	bne.n	800a094 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a072:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a07a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	695b      	ldr	r3, [r3, #20]
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	693a      	ldr	r2, [r7, #16]
 800a084:	4313      	orrs	r3, r2
 800a086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	699b      	ldr	r3, [r3, #24]
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	4313      	orrs	r3, r2
 800a092:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	693a      	ldr	r2, [r7, #16]
 800a098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	685a      	ldr	r2, [r3, #4]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	621a      	str	r2, [r3, #32]
}
 800a0ae:	bf00      	nop
 800a0b0:	371c      	adds	r7, #28
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bc80      	pop	{r7}
 800a0b6:	4770      	bx	lr
 800a0b8:	40012c00 	.word	0x40012c00
 800a0bc:	40013400 	.word	0x40013400
 800a0c0:	40014000 	.word	0x40014000
 800a0c4:	40014400 	.word	0x40014400
 800a0c8:	40014800 	.word	0x40014800

0800a0cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b087      	sub	sp, #28
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a1b      	ldr	r3, [r3, #32]
 800a0da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f023 0303 	bic.w	r3, r3, #3
 800a106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68fa      	ldr	r2, [r7, #12]
 800a10e:	4313      	orrs	r3, r2
 800a110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	021b      	lsls	r3, r3, #8
 800a120:	697a      	ldr	r2, [r7, #20]
 800a122:	4313      	orrs	r3, r2
 800a124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	4a27      	ldr	r2, [pc, #156]	; (800a1c8 <TIM_OC3_SetConfig+0xfc>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d003      	beq.n	800a136 <TIM_OC3_SetConfig+0x6a>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	4a26      	ldr	r2, [pc, #152]	; (800a1cc <TIM_OC3_SetConfig+0x100>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d10d      	bne.n	800a152 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a13c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	021b      	lsls	r3, r3, #8
 800a144:	697a      	ldr	r2, [r7, #20]
 800a146:	4313      	orrs	r3, r2
 800a148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	4a1c      	ldr	r2, [pc, #112]	; (800a1c8 <TIM_OC3_SetConfig+0xfc>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d00f      	beq.n	800a17a <TIM_OC3_SetConfig+0xae>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a1b      	ldr	r2, [pc, #108]	; (800a1cc <TIM_OC3_SetConfig+0x100>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d00b      	beq.n	800a17a <TIM_OC3_SetConfig+0xae>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a1a      	ldr	r2, [pc, #104]	; (800a1d0 <TIM_OC3_SetConfig+0x104>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d007      	beq.n	800a17a <TIM_OC3_SetConfig+0xae>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4a19      	ldr	r2, [pc, #100]	; (800a1d4 <TIM_OC3_SetConfig+0x108>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d003      	beq.n	800a17a <TIM_OC3_SetConfig+0xae>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a18      	ldr	r2, [pc, #96]	; (800a1d8 <TIM_OC3_SetConfig+0x10c>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d113      	bne.n	800a1a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a180:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a188:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	695b      	ldr	r3, [r3, #20]
 800a18e:	011b      	lsls	r3, r3, #4
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	4313      	orrs	r3, r2
 800a194:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	699b      	ldr	r3, [r3, #24]
 800a19a:	011b      	lsls	r3, r3, #4
 800a19c:	693a      	ldr	r2, [r7, #16]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	685a      	ldr	r2, [r3, #4]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	697a      	ldr	r2, [r7, #20]
 800a1ba:	621a      	str	r2, [r3, #32]
}
 800a1bc:	bf00      	nop
 800a1be:	371c      	adds	r7, #28
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bc80      	pop	{r7}
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	40012c00 	.word	0x40012c00
 800a1cc:	40013400 	.word	0x40013400
 800a1d0:	40014000 	.word	0x40014000
 800a1d4:	40014400 	.word	0x40014400
 800a1d8:	40014800 	.word	0x40014800

0800a1dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b087      	sub	sp, #28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a1b      	ldr	r3, [r3, #32]
 800a1ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a1b      	ldr	r3, [r3, #32]
 800a1f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	69db      	ldr	r3, [r3, #28]
 800a202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a20a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a20e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	68fa      	ldr	r2, [r7, #12]
 800a220:	4313      	orrs	r3, r2
 800a222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a22a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	031b      	lsls	r3, r3, #12
 800a232:	697a      	ldr	r2, [r7, #20]
 800a234:	4313      	orrs	r3, r2
 800a236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	4a27      	ldr	r2, [pc, #156]	; (800a2d8 <TIM_OC4_SetConfig+0xfc>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d003      	beq.n	800a248 <TIM_OC4_SetConfig+0x6c>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a26      	ldr	r2, [pc, #152]	; (800a2dc <TIM_OC4_SetConfig+0x100>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d10d      	bne.n	800a264 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a24e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	031b      	lsls	r3, r3, #12
 800a256:	697a      	ldr	r2, [r7, #20]
 800a258:	4313      	orrs	r3, r2
 800a25a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a262:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a1c      	ldr	r2, [pc, #112]	; (800a2d8 <TIM_OC4_SetConfig+0xfc>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d00f      	beq.n	800a28c <TIM_OC4_SetConfig+0xb0>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a1b      	ldr	r2, [pc, #108]	; (800a2dc <TIM_OC4_SetConfig+0x100>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d00b      	beq.n	800a28c <TIM_OC4_SetConfig+0xb0>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a1a      	ldr	r2, [pc, #104]	; (800a2e0 <TIM_OC4_SetConfig+0x104>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d007      	beq.n	800a28c <TIM_OC4_SetConfig+0xb0>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4a19      	ldr	r2, [pc, #100]	; (800a2e4 <TIM_OC4_SetConfig+0x108>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d003      	beq.n	800a28c <TIM_OC4_SetConfig+0xb0>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a18      	ldr	r2, [pc, #96]	; (800a2e8 <TIM_OC4_SetConfig+0x10c>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d113      	bne.n	800a2b4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a292:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a29a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	695b      	ldr	r3, [r3, #20]
 800a2a0:	019b      	lsls	r3, r3, #6
 800a2a2:	693a      	ldr	r2, [r7, #16]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	699b      	ldr	r3, [r3, #24]
 800a2ac:	019b      	lsls	r3, r3, #6
 800a2ae:	693a      	ldr	r2, [r7, #16]
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	693a      	ldr	r2, [r7, #16]
 800a2b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	685a      	ldr	r2, [r3, #4]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	697a      	ldr	r2, [r7, #20]
 800a2cc:	621a      	str	r2, [r3, #32]
}
 800a2ce:	bf00      	nop
 800a2d0:	371c      	adds	r7, #28
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bc80      	pop	{r7}
 800a2d6:	4770      	bx	lr
 800a2d8:	40012c00 	.word	0x40012c00
 800a2dc:	40013400 	.word	0x40013400
 800a2e0:	40014000 	.word	0x40014000
 800a2e4:	40014400 	.word	0x40014400
 800a2e8:	40014800 	.word	0x40014800

0800a2ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b087      	sub	sp, #28
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6a1b      	ldr	r3, [r3, #32]
 800a2fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a1b      	ldr	r3, [r3, #32]
 800a306:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a31a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a31e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	68fa      	ldr	r2, [r7, #12]
 800a326:	4313      	orrs	r3, r2
 800a328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a330:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	041b      	lsls	r3, r3, #16
 800a338:	693a      	ldr	r2, [r7, #16]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a17      	ldr	r2, [pc, #92]	; (800a3a0 <TIM_OC5_SetConfig+0xb4>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d00f      	beq.n	800a366 <TIM_OC5_SetConfig+0x7a>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a16      	ldr	r2, [pc, #88]	; (800a3a4 <TIM_OC5_SetConfig+0xb8>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d00b      	beq.n	800a366 <TIM_OC5_SetConfig+0x7a>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a15      	ldr	r2, [pc, #84]	; (800a3a8 <TIM_OC5_SetConfig+0xbc>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d007      	beq.n	800a366 <TIM_OC5_SetConfig+0x7a>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a14      	ldr	r2, [pc, #80]	; (800a3ac <TIM_OC5_SetConfig+0xc0>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d003      	beq.n	800a366 <TIM_OC5_SetConfig+0x7a>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	4a13      	ldr	r2, [pc, #76]	; (800a3b0 <TIM_OC5_SetConfig+0xc4>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d109      	bne.n	800a37a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a36c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	695b      	ldr	r3, [r3, #20]
 800a372:	021b      	lsls	r3, r3, #8
 800a374:	697a      	ldr	r2, [r7, #20]
 800a376:	4313      	orrs	r3, r2
 800a378:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	697a      	ldr	r2, [r7, #20]
 800a37e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	68fa      	ldr	r2, [r7, #12]
 800a384:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	685a      	ldr	r2, [r3, #4]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	621a      	str	r2, [r3, #32]
}
 800a394:	bf00      	nop
 800a396:	371c      	adds	r7, #28
 800a398:	46bd      	mov	sp, r7
 800a39a:	bc80      	pop	{r7}
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop
 800a3a0:	40012c00 	.word	0x40012c00
 800a3a4:	40013400 	.word	0x40013400
 800a3a8:	40014000 	.word	0x40014000
 800a3ac:	40014400 	.word	0x40014400
 800a3b0:	40014800 	.word	0x40014800

0800a3b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a3e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	021b      	lsls	r3, r3, #8
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a3fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	051b      	lsls	r3, r3, #20
 800a402:	693a      	ldr	r2, [r7, #16]
 800a404:	4313      	orrs	r3, r2
 800a406:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a17      	ldr	r2, [pc, #92]	; (800a468 <TIM_OC6_SetConfig+0xb4>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d00f      	beq.n	800a430 <TIM_OC6_SetConfig+0x7c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a16      	ldr	r2, [pc, #88]	; (800a46c <TIM_OC6_SetConfig+0xb8>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d00b      	beq.n	800a430 <TIM_OC6_SetConfig+0x7c>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a15      	ldr	r2, [pc, #84]	; (800a470 <TIM_OC6_SetConfig+0xbc>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d007      	beq.n	800a430 <TIM_OC6_SetConfig+0x7c>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a14      	ldr	r2, [pc, #80]	; (800a474 <TIM_OC6_SetConfig+0xc0>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d003      	beq.n	800a430 <TIM_OC6_SetConfig+0x7c>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a13      	ldr	r2, [pc, #76]	; (800a478 <TIM_OC6_SetConfig+0xc4>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d109      	bne.n	800a444 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a436:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	695b      	ldr	r3, [r3, #20]
 800a43c:	029b      	lsls	r3, r3, #10
 800a43e:	697a      	ldr	r2, [r7, #20]
 800a440:	4313      	orrs	r3, r2
 800a442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	68fa      	ldr	r2, [r7, #12]
 800a44e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	693a      	ldr	r2, [r7, #16]
 800a45c:	621a      	str	r2, [r3, #32]
}
 800a45e:	bf00      	nop
 800a460:	371c      	adds	r7, #28
 800a462:	46bd      	mov	sp, r7
 800a464:	bc80      	pop	{r7}
 800a466:	4770      	bx	lr
 800a468:	40012c00 	.word	0x40012c00
 800a46c:	40013400 	.word	0x40013400
 800a470:	40014000 	.word	0x40014000
 800a474:	40014400 	.word	0x40014400
 800a478:	40014800 	.word	0x40014800

0800a47c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a498:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4aa:	f023 0307 	bic.w	r3, r3, #7
 800a4ae:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	697a      	ldr	r2, [r7, #20]
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	4a49      	ldr	r2, [pc, #292]	; (800a5ec <TIM_SlaveTimer_SetConfig+0x170>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	f000 8086 	beq.w	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a4ce:	4a47      	ldr	r2, [pc, #284]	; (800a5ec <TIM_SlaveTimer_SetConfig+0x170>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	f200 8084 	bhi.w	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a4d6:	4a46      	ldr	r2, [pc, #280]	; (800a5f0 <TIM_SlaveTimer_SetConfig+0x174>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d07e      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a4dc:	4a44      	ldr	r2, [pc, #272]	; (800a5f0 <TIM_SlaveTimer_SetConfig+0x174>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d87d      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a4e2:	4a44      	ldr	r2, [pc, #272]	; (800a5f4 <TIM_SlaveTimer_SetConfig+0x178>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d078      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a4e8:	4a42      	ldr	r2, [pc, #264]	; (800a5f4 <TIM_SlaveTimer_SetConfig+0x178>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d877      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a4ee:	4a42      	ldr	r2, [pc, #264]	; (800a5f8 <TIM_SlaveTimer_SetConfig+0x17c>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d072      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a4f4:	4a40      	ldr	r2, [pc, #256]	; (800a5f8 <TIM_SlaveTimer_SetConfig+0x17c>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d871      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a4fa:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a4fe:	d06c      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a500:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a504:	d86b      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a506:	2b70      	cmp	r3, #112	; 0x70
 800a508:	d01a      	beq.n	800a540 <TIM_SlaveTimer_SetConfig+0xc4>
 800a50a:	2b70      	cmp	r3, #112	; 0x70
 800a50c:	d867      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a50e:	2b60      	cmp	r3, #96	; 0x60
 800a510:	d059      	beq.n	800a5c6 <TIM_SlaveTimer_SetConfig+0x14a>
 800a512:	2b60      	cmp	r3, #96	; 0x60
 800a514:	d863      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a516:	2b50      	cmp	r3, #80	; 0x50
 800a518:	d04b      	beq.n	800a5b2 <TIM_SlaveTimer_SetConfig+0x136>
 800a51a:	2b50      	cmp	r3, #80	; 0x50
 800a51c:	d85f      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a51e:	2b40      	cmp	r3, #64	; 0x40
 800a520:	d019      	beq.n	800a556 <TIM_SlaveTimer_SetConfig+0xda>
 800a522:	2b40      	cmp	r3, #64	; 0x40
 800a524:	d85b      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a526:	2b30      	cmp	r3, #48	; 0x30
 800a528:	d057      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a52a:	2b30      	cmp	r3, #48	; 0x30
 800a52c:	d857      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a52e:	2b20      	cmp	r3, #32
 800a530:	d053      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a532:	2b20      	cmp	r3, #32
 800a534:	d853      	bhi.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
 800a536:	2b00      	cmp	r3, #0
 800a538:	d04f      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
 800a53a:	2b10      	cmp	r3, #16
 800a53c:	d04d      	beq.n	800a5da <TIM_SlaveTimer_SetConfig+0x15e>
        assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
        break;
      }

    default:
      break;
 800a53e:	e04e      	b.n	800a5de <TIM_SlaveTimer_SetConfig+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6818      	ldr	r0, [r3, #0]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	68d9      	ldr	r1, [r3, #12]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	689a      	ldr	r2, [r3, #8]
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	f000 f8cd 	bl	800a6ee <TIM_ETR_SetConfig>
      break;
 800a554:	e044      	b.n	800a5e0 <TIM_SlaveTimer_SetConfig+0x164>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b05      	cmp	r3, #5
 800a55c:	d004      	beq.n	800a568 <TIM_SlaveTimer_SetConfig+0xec>
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800a566:	d101      	bne.n	800a56c <TIM_SlaveTimer_SetConfig+0xf0>
        return HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	e03a      	b.n	800a5e2 <TIM_SlaveTimer_SetConfig+0x166>
      tmpccer = htim->Instance->CCER;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	6a1b      	ldr	r3, [r3, #32]
 800a572:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	6a1a      	ldr	r2, [r3, #32]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f022 0201 	bic.w	r2, r2, #1
 800a582:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	699b      	ldr	r3, [r3, #24]
 800a58a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a592:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	691b      	ldr	r3, [r3, #16]
 800a598:	011b      	lsls	r3, r3, #4
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	693a      	ldr	r2, [r7, #16]
 800a5ae:	621a      	str	r2, [r3, #32]
      break;
 800a5b0:	e016      	b.n	800a5e0 <TIM_SlaveTimer_SetConfig+0x164>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6818      	ldr	r0, [r3, #0]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	6899      	ldr	r1, [r3, #8]
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	691b      	ldr	r3, [r3, #16]
 800a5be:	461a      	mov	r2, r3
 800a5c0:	f000 f81c 	bl	800a5fc <TIM_TI1_ConfigInputStage>
      break;
 800a5c4:	e00c      	b.n	800a5e0 <TIM_SlaveTimer_SetConfig+0x164>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6818      	ldr	r0, [r3, #0]
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	6899      	ldr	r1, [r3, #8]
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	691b      	ldr	r3, [r3, #16]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f000 f840 	bl	800a658 <TIM_TI2_ConfigInputStage>
      break;
 800a5d8:	e002      	b.n	800a5e0 <TIM_SlaveTimer_SetConfig+0x164>
        break;
 800a5da:	bf00      	nop
 800a5dc:	e000      	b.n	800a5e0 <TIM_SlaveTimer_SetConfig+0x164>
      break;
 800a5de:	bf00      	nop
  }
  return HAL_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3718      	adds	r7, #24
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	00100070 	.word	0x00100070
 800a5f0:	00100040 	.word	0x00100040
 800a5f4:	00100030 	.word	0x00100030
 800a5f8:	00100020 	.word	0x00100020

0800a5fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b087      	sub	sp, #28
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	60b9      	str	r1, [r7, #8]
 800a606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6a1b      	ldr	r3, [r3, #32]
 800a60c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	f023 0201 	bic.w	r2, r3, #1
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	699b      	ldr	r3, [r3, #24]
 800a61e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	011b      	lsls	r3, r3, #4
 800a62c:	693a      	ldr	r2, [r7, #16]
 800a62e:	4313      	orrs	r3, r2
 800a630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	f023 030a 	bic.w	r3, r3, #10
 800a638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a63a:	697a      	ldr	r2, [r7, #20]
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	4313      	orrs	r3, r2
 800a640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	697a      	ldr	r2, [r7, #20]
 800a64c:	621a      	str	r2, [r3, #32]
}
 800a64e:	bf00      	nop
 800a650:	371c      	adds	r7, #28
 800a652:	46bd      	mov	sp, r7
 800a654:	bc80      	pop	{r7}
 800a656:	4770      	bx	lr

0800a658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a658:	b480      	push	{r7}
 800a65a:	b087      	sub	sp, #28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	60b9      	str	r1, [r7, #8]
 800a662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6a1b      	ldr	r3, [r3, #32]
 800a668:	f023 0210 	bic.w	r2, r3, #16
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6a1b      	ldr	r3, [r3, #32]
 800a67a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a682:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	031b      	lsls	r3, r3, #12
 800a688:	697a      	ldr	r2, [r7, #20]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a694:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	011b      	lsls	r3, r3, #4
 800a69a:	693a      	ldr	r2, [r7, #16]
 800a69c:	4313      	orrs	r3, r2
 800a69e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	697a      	ldr	r2, [r7, #20]
 800a6a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	693a      	ldr	r2, [r7, #16]
 800a6aa:	621a      	str	r2, [r3, #32]
}
 800a6ac:	bf00      	nop
 800a6ae:	371c      	adds	r7, #28
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bc80      	pop	{r7}
 800a6b4:	4770      	bx	lr

0800a6b6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6b6:	b480      	push	{r7}
 800a6b8:	b085      	sub	sp, #20
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a6cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a6d2:	683a      	ldr	r2, [r7, #0]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	f043 0307 	orr.w	r3, r3, #7
 800a6dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68fa      	ldr	r2, [r7, #12]
 800a6e2:	609a      	str	r2, [r3, #8]
}
 800a6e4:	bf00      	nop
 800a6e6:	3714      	adds	r7, #20
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bc80      	pop	{r7}
 800a6ec:	4770      	bx	lr

0800a6ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b087      	sub	sp, #28
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	60f8      	str	r0, [r7, #12]
 800a6f6:	60b9      	str	r1, [r7, #8]
 800a6f8:	607a      	str	r2, [r7, #4]
 800a6fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a708:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	021a      	lsls	r2, r3, #8
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	431a      	orrs	r2, r3
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	4313      	orrs	r3, r2
 800a716:	697a      	ldr	r2, [r7, #20]
 800a718:	4313      	orrs	r3, r2
 800a71a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	697a      	ldr	r2, [r7, #20]
 800a720:	609a      	str	r2, [r3, #8]
}
 800a722:	bf00      	nop
 800a724:	371c      	adds	r7, #28
 800a726:	46bd      	mov	sp, r7
 800a728:	bc80      	pop	{r7}
 800a72a:	4770      	bx	lr

0800a72c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b087      	sub	sp, #28
 800a730:	af00      	add	r7, sp, #0
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	f003 031f 	and.w	r3, r3, #31
 800a73e:	2201      	movs	r2, #1
 800a740:	fa02 f303 	lsl.w	r3, r2, r3
 800a744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6a1a      	ldr	r2, [r3, #32]
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	43db      	mvns	r3, r3
 800a74e:	401a      	ands	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	6a1a      	ldr	r2, [r3, #32]
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	f003 031f 	and.w	r3, r3, #31
 800a75e:	6879      	ldr	r1, [r7, #4]
 800a760:	fa01 f303 	lsl.w	r3, r1, r3
 800a764:	431a      	orrs	r2, r3
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	621a      	str	r2, [r3, #32]
}
 800a76a:	bf00      	nop
 800a76c:	371c      	adds	r7, #28
 800a76e:	46bd      	mov	sp, r7
 800a770:	bc80      	pop	{r7}
 800a772:	4770      	bx	lr

0800a774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a774:	b480      	push	{r7}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a784:	2b01      	cmp	r3, #1
 800a786:	d101      	bne.n	800a78c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a788:	2302      	movs	r3, #2
 800a78a:	e065      	b.n	800a858 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2202      	movs	r2, #2
 800a798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a2c      	ldr	r2, [pc, #176]	; (800a864 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d004      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a2b      	ldr	r2, [pc, #172]	; (800a868 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d108      	bne.n	800a7d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a7c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a7d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4a1b      	ldr	r2, [pc, #108]	; (800a864 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d018      	beq.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a802:	d013      	beq.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a18      	ldr	r2, [pc, #96]	; (800a86c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d00e      	beq.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a17      	ldr	r2, [pc, #92]	; (800a870 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d009      	beq.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a12      	ldr	r2, [pc, #72]	; (800a868 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d004      	beq.n	800a82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4a13      	ldr	r2, [pc, #76]	; (800a874 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	d10c      	bne.n	800a846 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a832:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	68ba      	ldr	r2, [r7, #8]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	68ba      	ldr	r2, [r7, #8]
 800a844:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a856:	2300      	movs	r3, #0
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3714      	adds	r7, #20
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bc80      	pop	{r7}
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	40012c00 	.word	0x40012c00
 800a868:	40013400 	.word	0x40013400
 800a86c:	40000400 	.word	0x40000400
 800a870:	40000800 	.word	0x40000800
 800a874:	40014000 	.word	0x40014000

0800a878 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	bc80      	pop	{r7}
 800a888:	4770      	bx	lr

0800a88a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b083      	sub	sp, #12
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a892:	bf00      	nop
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	bc80      	pop	{r7}
 800a89a:	4770      	bx	lr

0800a89c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8a4:	bf00      	nop
 800a8a6:	370c      	adds	r7, #12
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bc80      	pop	{r7}
 800a8ac:	4770      	bx	lr

0800a8ae <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a8ae:	b480      	push	{r7}
 800a8b0:	b083      	sub	sp, #12
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a8b6:	bf00      	nop
 800a8b8:	370c      	adds	r7, #12
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bc80      	pop	{r7}
 800a8be:	4770      	bx	lr

0800a8c0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bc80      	pop	{r7}
 800a8d0:	4770      	bx	lr

0800a8d2 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b083      	sub	sp, #12
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a8da:	bf00      	nop
 800a8dc:	370c      	adds	r7, #12
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bc80      	pop	{r7}
 800a8e2:	4770      	bx	lr

0800a8e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a8ec:	bf00      	nop
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bc80      	pop	{r7}
 800a8f4:	4770      	bx	lr

0800a8f6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b085      	sub	sp, #20
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a906:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800a90a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	b29a      	uxth	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3714      	adds	r7, #20
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bc80      	pop	{r7}
 800a920:	4770      	bx	lr

0800a922 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a922:	b480      	push	{r7}
 800a924:	b085      	sub	sp, #20
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a92a:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800a92e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a936:	b29a      	uxth	r2, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	b29b      	uxth	r3, r3
 800a93c:	43db      	mvns	r3, r3
 800a93e:	b29b      	uxth	r3, r3
 800a940:	4013      	ands	r3, r2
 800a942:	b29a      	uxth	r2, r3
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3714      	adds	r7, #20
 800a950:	46bd      	mov	sp, r7
 800a952:	bc80      	pop	{r7}
 800a954:	4770      	bx	lr

0800a956 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a956:	b084      	sub	sp, #16
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	f107 0014 	add.w	r0, r7, #20
 800a964:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	370c      	adds	r7, #12
 800a98e:	46bd      	mov	sp, r7
 800a990:	bc80      	pop	{r7}
 800a992:	b004      	add	sp, #16
 800a994:	4770      	bx	lr
	...

0800a998 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a998:	b480      	push	{r7}
 800a99a:	b09b      	sub	sp, #108	; 0x6c
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	4413      	add	r3, r2
 800a9b2:	881b      	ldrh	r3, [r3, #0]
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800a9ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9be:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	78db      	ldrb	r3, [r3, #3]
 800a9c6:	2b03      	cmp	r3, #3
 800a9c8:	d81f      	bhi.n	800aa0a <USB_ActivateEndpoint+0x72>
 800a9ca:	a201      	add	r2, pc, #4	; (adr r2, 800a9d0 <USB_ActivateEndpoint+0x38>)
 800a9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d0:	0800a9e1 	.word	0x0800a9e1
 800a9d4:	0800a9fd 	.word	0x0800a9fd
 800a9d8:	0800aa13 	.word	0x0800aa13
 800a9dc:	0800a9ef 	.word	0x0800a9ef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a9e0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a9e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9e8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a9ec:	e012      	b.n	800aa14 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a9ee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a9f2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800a9f6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a9fa:	e00b      	b.n	800aa14 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a9fc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800aa00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aa04:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800aa08:	e004      	b.n	800aa14 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800aa10:	e000      	b.n	800aa14 <USB_ActivateEndpoint+0x7c>
      break;
 800aa12:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	441a      	add	r2, r3
 800aa1e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800aa22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	009b      	lsls	r3, r3, #2
 800aa3e:	4413      	add	r3, r2
 800aa40:	881b      	ldrh	r3, [r3, #0]
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	b21b      	sxth	r3, r3
 800aa46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa4e:	b21a      	sxth	r2, r3
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	b21b      	sxth	r3, r3
 800aa56:	4313      	orrs	r3, r2
 800aa58:	b21b      	sxth	r3, r3
 800aa5a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	009b      	lsls	r3, r3, #2
 800aa66:	441a      	add	r2, r3
 800aa68:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800aa6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	7b1b      	ldrb	r3, [r3, #12]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	f040 8149 	bne.w	800ad1c <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	785b      	ldrb	r3, [r3, #1]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	f000 8084 	beq.w	800ab9c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	617b      	str	r3, [r7, #20]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa9e:	b29b      	uxth	r3, r3
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	617b      	str	r3, [r7, #20]
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	00da      	lsls	r2, r3, #3
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	4413      	add	r3, r2
 800aab2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aab6:	613b      	str	r3, [r7, #16]
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	88db      	ldrh	r3, [r3, #6]
 800aabc:	085b      	lsrs	r3, r3, #1
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	005b      	lsls	r3, r3, #1
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	009b      	lsls	r3, r3, #2
 800aad0:	4413      	add	r3, r2
 800aad2:	881b      	ldrh	r3, [r3, #0]
 800aad4:	81fb      	strh	r3, [r7, #14]
 800aad6:	89fb      	ldrh	r3, [r7, #14]
 800aad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d01b      	beq.n	800ab18 <USB_ActivateEndpoint+0x180>
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	009b      	lsls	r3, r3, #2
 800aae8:	4413      	add	r3, r2
 800aaea:	881b      	ldrh	r3, [r3, #0]
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aaf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aaf6:	81bb      	strh	r3, [r7, #12]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	441a      	add	r2, r3
 800ab02:	89bb      	ldrh	r3, [r7, #12]
 800ab04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab10:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ab14:	b29b      	uxth	r3, r3
 800ab16:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	78db      	ldrb	r3, [r3, #3]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d020      	beq.n	800ab62 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ab20:	687a      	ldr	r2, [r7, #4]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	4413      	add	r3, r2
 800ab2a:	881b      	ldrh	r3, [r3, #0]
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab36:	813b      	strh	r3, [r7, #8]
 800ab38:	893b      	ldrh	r3, [r7, #8]
 800ab3a:	f083 0320 	eor.w	r3, r3, #32
 800ab3e:	813b      	strh	r3, [r7, #8]
 800ab40:	687a      	ldr	r2, [r7, #4]
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	009b      	lsls	r3, r3, #2
 800ab48:	441a      	add	r2, r3
 800ab4a:	893b      	ldrh	r3, [r7, #8]
 800ab4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	8013      	strh	r3, [r2, #0]
 800ab60:	e27f      	b.n	800b062 <USB_ActivateEndpoint+0x6ca>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	4413      	add	r3, r2
 800ab6c:	881b      	ldrh	r3, [r3, #0]
 800ab6e:	b29b      	uxth	r3, r3
 800ab70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab78:	817b      	strh	r3, [r7, #10]
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	441a      	add	r2, r3
 800ab84:	897b      	ldrh	r3, [r7, #10]
 800ab86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	8013      	strh	r3, [r2, #0]
 800ab9a:	e262      	b.n	800b062 <USB_ActivateEndpoint+0x6ca>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	461a      	mov	r2, r3
 800abaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abac:	4413      	add	r3, r2
 800abae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	00da      	lsls	r2, r3, #3
 800abb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abb8:	4413      	add	r3, r2
 800abba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800abbe:	62bb      	str	r3, [r7, #40]	; 0x28
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	88db      	ldrh	r3, [r3, #6]
 800abc4:	085b      	lsrs	r3, r3, #1
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	005b      	lsls	r3, r3, #1
 800abca:	b29a      	uxth	r2, r3
 800abcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abce:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	627b      	str	r3, [r7, #36]	; 0x24
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800abda:	b29b      	uxth	r3, r3
 800abdc:	461a      	mov	r2, r3
 800abde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abe0:	4413      	add	r3, r2
 800abe2:	627b      	str	r3, [r7, #36]	; 0x24
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	00da      	lsls	r2, r3, #3
 800abea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abec:	4413      	add	r3, r2
 800abee:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800abf2:	623b      	str	r3, [r7, #32]
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d112      	bne.n	800ac22 <USB_ActivateEndpoint+0x28a>
 800abfc:	6a3b      	ldr	r3, [r7, #32]
 800abfe:	881b      	ldrh	r3, [r3, #0]
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ac06:	b29a      	uxth	r2, r3
 800ac08:	6a3b      	ldr	r3, [r7, #32]
 800ac0a:	801a      	strh	r2, [r3, #0]
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	881b      	ldrh	r3, [r3, #0]
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	6a3b      	ldr	r3, [r7, #32]
 800ac1e:	801a      	strh	r2, [r3, #0]
 800ac20:	e02f      	b.n	800ac82 <USB_ActivateEndpoint+0x2ea>
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	691b      	ldr	r3, [r3, #16]
 800ac26:	2b3e      	cmp	r3, #62	; 0x3e
 800ac28:	d813      	bhi.n	800ac52 <USB_ActivateEndpoint+0x2ba>
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	691b      	ldr	r3, [r3, #16]
 800ac2e:	085b      	lsrs	r3, r3, #1
 800ac30:	663b      	str	r3, [r7, #96]	; 0x60
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	691b      	ldr	r3, [r3, #16]
 800ac36:	f003 0301 	and.w	r3, r3, #1
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d002      	beq.n	800ac44 <USB_ActivateEndpoint+0x2ac>
 800ac3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac40:	3301      	adds	r3, #1
 800ac42:	663b      	str	r3, [r7, #96]	; 0x60
 800ac44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	029b      	lsls	r3, r3, #10
 800ac4a:	b29a      	uxth	r2, r3
 800ac4c:	6a3b      	ldr	r3, [r7, #32]
 800ac4e:	801a      	strh	r2, [r3, #0]
 800ac50:	e017      	b.n	800ac82 <USB_ActivateEndpoint+0x2ea>
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	095b      	lsrs	r3, r3, #5
 800ac58:	663b      	str	r3, [r7, #96]	; 0x60
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	f003 031f 	and.w	r3, r3, #31
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d102      	bne.n	800ac6c <USB_ActivateEndpoint+0x2d4>
 800ac66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac68:	3b01      	subs	r3, #1
 800ac6a:	663b      	str	r3, [r7, #96]	; 0x60
 800ac6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	029b      	lsls	r3, r3, #10
 800ac72:	b29b      	uxth	r3, r3
 800ac74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac7c:	b29a      	uxth	r2, r3
 800ac7e:	6a3b      	ldr	r3, [r7, #32]
 800ac80:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	4413      	add	r3, r2
 800ac8c:	881b      	ldrh	r3, [r3, #0]
 800ac8e:	83fb      	strh	r3, [r7, #30]
 800ac90:	8bfb      	ldrh	r3, [r7, #30]
 800ac92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d01b      	beq.n	800acd2 <USB_ActivateEndpoint+0x33a>
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4413      	add	r3, r2
 800aca4:	881b      	ldrh	r3, [r3, #0]
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acb0:	83bb      	strh	r3, [r7, #28]
 800acb2:	687a      	ldr	r2, [r7, #4]
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	441a      	add	r2, r3
 800acbc:	8bbb      	ldrh	r3, [r7, #28]
 800acbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acc6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800acca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acce:	b29b      	uxth	r3, r3
 800acd0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	4413      	add	r3, r2
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ace4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ace8:	837b      	strh	r3, [r7, #26]
 800acea:	8b7b      	ldrh	r3, [r7, #26]
 800acec:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800acf0:	837b      	strh	r3, [r7, #26]
 800acf2:	8b7b      	ldrh	r3, [r7, #26]
 800acf4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800acf8:	837b      	strh	r3, [r7, #26]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	009b      	lsls	r3, r3, #2
 800ad02:	441a      	add	r2, r3
 800ad04:	8b7b      	ldrh	r3, [r7, #26]
 800ad06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	8013      	strh	r3, [r2, #0]
 800ad1a:	e1a2      	b.n	800b062 <USB_ActivateEndpoint+0x6ca>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	4413      	add	r3, r2
 800ad26:	881b      	ldrh	r3, [r3, #0]
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad32:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	441a      	add	r2, r3
 800ad40:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800ad44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad4c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800ad50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	461a      	mov	r2, r3
 800ad66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ad68:	4413      	add	r3, r2
 800ad6a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	00da      	lsls	r2, r3, #3
 800ad72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ad74:	4413      	add	r3, r2
 800ad76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad7a:	657b      	str	r3, [r7, #84]	; 0x54
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	891b      	ldrh	r3, [r3, #8]
 800ad80:	085b      	lsrs	r3, r3, #1
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	005b      	lsls	r3, r3, #1
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad8a:	801a      	strh	r2, [r3, #0]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	653b      	str	r3, [r7, #80]	; 0x50
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	461a      	mov	r2, r3
 800ad9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad9c:	4413      	add	r3, r2
 800ad9e:	653b      	str	r3, [r7, #80]	; 0x50
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	00da      	lsls	r2, r3, #3
 800ada6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ada8:	4413      	add	r3, r2
 800adaa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800adae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	895b      	ldrh	r3, [r3, #10]
 800adb4:	085b      	lsrs	r3, r3, #1
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	005b      	lsls	r3, r3, #1
 800adba:	b29a      	uxth	r2, r3
 800adbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adbe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	785b      	ldrb	r3, [r3, #1]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	f040 8091 	bne.w	800aeec <USB_ActivateEndpoint+0x554>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800adca:	687a      	ldr	r2, [r7, #4]
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	4413      	add	r3, r2
 800add4:	881b      	ldrh	r3, [r3, #0]
 800add6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800add8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800adda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d01b      	beq.n	800ae1a <USB_ActivateEndpoint+0x482>
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	4413      	add	r3, r2
 800adec:	881b      	ldrh	r3, [r3, #0]
 800adee:	b29b      	uxth	r3, r3
 800adf0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adf8:	877b      	strh	r3, [r7, #58]	; 0x3a
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	009b      	lsls	r3, r3, #2
 800ae02:	441a      	add	r2, r3
 800ae04:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ae06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ae12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae1a:	687a      	ldr	r2, [r7, #4]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	009b      	lsls	r3, r3, #2
 800ae22:	4413      	add	r3, r2
 800ae24:	881b      	ldrh	r3, [r3, #0]
 800ae26:	873b      	strh	r3, [r7, #56]	; 0x38
 800ae28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ae2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d01b      	beq.n	800ae6a <USB_ActivateEndpoint+0x4d2>
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	781b      	ldrb	r3, [r3, #0]
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	4413      	add	r3, r2
 800ae3c:	881b      	ldrh	r3, [r3, #0]
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae48:	86fb      	strh	r3, [r7, #54]	; 0x36
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	009b      	lsls	r3, r3, #2
 800ae52:	441a      	add	r2, r3
 800ae54:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ae56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	009b      	lsls	r3, r3, #2
 800ae72:	4413      	add	r3, r2
 800ae74:	881b      	ldrh	r3, [r3, #0]
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ae7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae80:	86bb      	strh	r3, [r7, #52]	; 0x34
 800ae82:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ae84:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ae88:	86bb      	strh	r3, [r7, #52]	; 0x34
 800ae8a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ae8c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ae90:	86bb      	strh	r3, [r7, #52]	; 0x34
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	441a      	add	r2, r3
 800ae9c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ae9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aea2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aea6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	781b      	ldrb	r3, [r3, #0]
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	4413      	add	r3, r2
 800aebc:	881b      	ldrh	r3, [r3, #0]
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aec8:	867b      	strh	r3, [r7, #50]	; 0x32
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	441a      	add	r2, r3
 800aed4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800aed6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aeda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aee2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	8013      	strh	r3, [r2, #0]
 800aeea:	e0ba      	b.n	800b062 <USB_ActivateEndpoint+0x6ca>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	781b      	ldrb	r3, [r3, #0]
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	4413      	add	r3, r2
 800aef6:	881b      	ldrh	r3, [r3, #0]
 800aef8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800aefc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800af00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af04:	2b00      	cmp	r3, #0
 800af06:	d01d      	beq.n	800af44 <USB_ActivateEndpoint+0x5ac>
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	781b      	ldrb	r3, [r3, #0]
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	881b      	ldrh	r3, [r3, #0]
 800af14:	b29b      	uxth	r3, r3
 800af16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af1e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	009b      	lsls	r3, r3, #2
 800af2a:	441a      	add	r2, r3
 800af2c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800af30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af40:	b29b      	uxth	r3, r3
 800af42:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	4413      	add	r3, r2
 800af4e:	881b      	ldrh	r3, [r3, #0]
 800af50:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800af54:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800af58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d01d      	beq.n	800af9c <USB_ActivateEndpoint+0x604>
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	4413      	add	r3, r2
 800af6a:	881b      	ldrh	r3, [r3, #0]
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af76:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	441a      	add	r2, r3
 800af84:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800af88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af94:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af98:	b29b      	uxth	r3, r3
 800af9a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	78db      	ldrb	r3, [r3, #3]
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d024      	beq.n	800afee <USB_ActivateEndpoint+0x656>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	4413      	add	r3, r2
 800afae:	881b      	ldrh	r3, [r3, #0]
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800afbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800afc2:	f083 0320 	eor.w	r3, r3, #32
 800afc6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	441a      	add	r2, r3
 800afd4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800afd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afe0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afe8:	b29b      	uxth	r3, r3
 800afea:	8013      	strh	r3, [r2, #0]
 800afec:	e01d      	b.n	800b02a <USB_ActivateEndpoint+0x692>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	4413      	add	r3, r2
 800aff8:	881b      	ldrh	r3, [r3, #0]
 800affa:	b29b      	uxth	r3, r3
 800affc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b004:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	009b      	lsls	r3, r3, #2
 800b010:	441a      	add	r2, r3
 800b012:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b016:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b01a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b01e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b026:	b29b      	uxth	r3, r3
 800b028:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	b29b      	uxth	r3, r3
 800b038:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b03c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b040:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b042:	687a      	ldr	r2, [r7, #4]
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	441a      	add	r2, r3
 800b04c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b04e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b052:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b056:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b05a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b05e:	b29b      	uxth	r3, r3
 800b060:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800b062:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800b066:	4618      	mov	r0, r3
 800b068:	376c      	adds	r7, #108	; 0x6c
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bc80      	pop	{r7}
 800b06e:	4770      	bx	lr

0800b070 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b070:	b480      	push	{r7}
 800b072:	b08d      	sub	sp, #52	; 0x34
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	7b1b      	ldrb	r3, [r3, #12]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	f040 808e 	bne.w	800b1a0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	785b      	ldrb	r3, [r3, #1]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d044      	beq.n	800b116 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	009b      	lsls	r3, r3, #2
 800b094:	4413      	add	r3, r2
 800b096:	881b      	ldrh	r3, [r3, #0]
 800b098:	81bb      	strh	r3, [r7, #12]
 800b09a:	89bb      	ldrh	r3, [r7, #12]
 800b09c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d01b      	beq.n	800b0dc <USB_DeactivateEndpoint+0x6c>
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	4413      	add	r3, r2
 800b0ae:	881b      	ldrh	r3, [r3, #0]
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0ba:	817b      	strh	r3, [r7, #10]
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	441a      	add	r2, r3
 800b0c6:	897b      	ldrh	r3, [r7, #10]
 800b0c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	4413      	add	r3, r2
 800b0e6:	881b      	ldrh	r3, [r3, #0]
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0f2:	813b      	strh	r3, [r7, #8]
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	441a      	add	r2, r3
 800b0fe:	893b      	ldrh	r3, [r7, #8]
 800b100:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b104:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b108:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b110:	b29b      	uxth	r3, r3
 800b112:	8013      	strh	r3, [r2, #0]
 800b114:	e192      	b.n	800b43c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	4413      	add	r3, r2
 800b120:	881b      	ldrh	r3, [r3, #0]
 800b122:	827b      	strh	r3, [r7, #18]
 800b124:	8a7b      	ldrh	r3, [r7, #18]
 800b126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d01b      	beq.n	800b166 <USB_DeactivateEndpoint+0xf6>
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	4413      	add	r3, r2
 800b138:	881b      	ldrh	r3, [r3, #0]
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b144:	823b      	strh	r3, [r7, #16]
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	441a      	add	r2, r3
 800b150:	8a3b      	ldrh	r3, [r7, #16]
 800b152:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b156:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b15a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b15e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b162:	b29b      	uxth	r3, r3
 800b164:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b166:	687a      	ldr	r2, [r7, #4]
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	881b      	ldrh	r3, [r3, #0]
 800b172:	b29b      	uxth	r3, r3
 800b174:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b178:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b17c:	81fb      	strh	r3, [r7, #14]
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	441a      	add	r2, r3
 800b188:	89fb      	ldrh	r3, [r7, #14]
 800b18a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b18e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	8013      	strh	r3, [r2, #0]
 800b19e:	e14d      	b.n	800b43c <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	785b      	ldrb	r3, [r3, #1]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f040 80a5 	bne.w	800b2f4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	009b      	lsls	r3, r3, #2
 800b1b2:	4413      	add	r3, r2
 800b1b4:	881b      	ldrh	r3, [r3, #0]
 800b1b6:	843b      	strh	r3, [r7, #32]
 800b1b8:	8c3b      	ldrh	r3, [r7, #32]
 800b1ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d01b      	beq.n	800b1fa <USB_DeactivateEndpoint+0x18a>
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	4413      	add	r3, r2
 800b1cc:	881b      	ldrh	r3, [r3, #0]
 800b1ce:	b29b      	uxth	r3, r3
 800b1d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1d8:	83fb      	strh	r3, [r7, #30]
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	441a      	add	r2, r3
 800b1e4:	8bfb      	ldrh	r3, [r7, #30]
 800b1e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b1f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b1fa:	687a      	ldr	r2, [r7, #4]
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	4413      	add	r3, r2
 800b204:	881b      	ldrh	r3, [r3, #0]
 800b206:	83bb      	strh	r3, [r7, #28]
 800b208:	8bbb      	ldrh	r3, [r7, #28]
 800b20a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d01b      	beq.n	800b24a <USB_DeactivateEndpoint+0x1da>
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	781b      	ldrb	r3, [r3, #0]
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	4413      	add	r3, r2
 800b21c:	881b      	ldrh	r3, [r3, #0]
 800b21e:	b29b      	uxth	r3, r3
 800b220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b228:	837b      	strh	r3, [r7, #26]
 800b22a:	687a      	ldr	r2, [r7, #4]
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	009b      	lsls	r3, r3, #2
 800b232:	441a      	add	r2, r3
 800b234:	8b7b      	ldrh	r3, [r7, #26]
 800b236:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b23a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b23e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b242:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b246:	b29b      	uxth	r3, r3
 800b248:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	4413      	add	r3, r2
 800b254:	881b      	ldrh	r3, [r3, #0]
 800b256:	b29b      	uxth	r3, r3
 800b258:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b25c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b260:	833b      	strh	r3, [r7, #24]
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	009b      	lsls	r3, r3, #2
 800b26a:	441a      	add	r2, r3
 800b26c:	8b3b      	ldrh	r3, [r7, #24]
 800b26e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b272:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b276:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b27a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b27e:	b29b      	uxth	r3, r3
 800b280:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	009b      	lsls	r3, r3, #2
 800b28a:	4413      	add	r3, r2
 800b28c:	881b      	ldrh	r3, [r3, #0]
 800b28e:	b29b      	uxth	r3, r3
 800b290:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b298:	82fb      	strh	r3, [r7, #22]
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	781b      	ldrb	r3, [r3, #0]
 800b2a0:	009b      	lsls	r3, r3, #2
 800b2a2:	441a      	add	r2, r3
 800b2a4:	8afb      	ldrh	r3, [r7, #22]
 800b2a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	009b      	lsls	r3, r3, #2
 800b2c2:	4413      	add	r3, r2
 800b2c4:	881b      	ldrh	r3, [r3, #0]
 800b2c6:	b29b      	uxth	r3, r3
 800b2c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b2d0:	82bb      	strh	r3, [r7, #20]
 800b2d2:	687a      	ldr	r2, [r7, #4]
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	009b      	lsls	r3, r3, #2
 800b2da:	441a      	add	r2, r3
 800b2dc:	8abb      	ldrh	r3, [r7, #20]
 800b2de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	8013      	strh	r3, [r2, #0]
 800b2f2:	e0a3      	b.n	800b43c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	009b      	lsls	r3, r3, #2
 800b2fc:	4413      	add	r3, r2
 800b2fe:	881b      	ldrh	r3, [r3, #0]
 800b300:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800b302:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b304:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d01b      	beq.n	800b344 <USB_DeactivateEndpoint+0x2d4>
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	4413      	add	r3, r2
 800b316:	881b      	ldrh	r3, [r3, #0]
 800b318:	b29b      	uxth	r3, r3
 800b31a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b31e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b322:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	441a      	add	r2, r3
 800b32e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b330:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b334:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b338:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b33c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b340:	b29b      	uxth	r3, r3
 800b342:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	4413      	add	r3, r2
 800b34e:	881b      	ldrh	r3, [r3, #0]
 800b350:	857b      	strh	r3, [r7, #42]	; 0x2a
 800b352:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d01b      	beq.n	800b394 <USB_DeactivateEndpoint+0x324>
 800b35c:	687a      	ldr	r2, [r7, #4]
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	009b      	lsls	r3, r3, #2
 800b364:	4413      	add	r3, r2
 800b366:	881b      	ldrh	r3, [r3, #0]
 800b368:	b29b      	uxth	r3, r3
 800b36a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b36e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b372:	853b      	strh	r3, [r7, #40]	; 0x28
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	441a      	add	r2, r3
 800b37e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b380:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b38c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b390:	b29b      	uxth	r3, r3
 800b392:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	4413      	add	r3, r2
 800b39e:	881b      	ldrh	r3, [r3, #0]
 800b3a0:	b29b      	uxth	r3, r3
 800b3a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3aa:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	441a      	add	r2, r3
 800b3b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b3b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b3c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3c8:	b29b      	uxth	r3, r3
 800b3ca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	4413      	add	r3, r2
 800b3d6:	881b      	ldrh	r3, [r3, #0]
 800b3d8:	b29b      	uxth	r3, r3
 800b3da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3e2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	441a      	add	r2, r3
 800b3ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b400:	b29b      	uxth	r3, r3
 800b402:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	009b      	lsls	r3, r3, #2
 800b40c:	4413      	add	r3, r2
 800b40e:	881b      	ldrh	r3, [r3, #0]
 800b410:	b29b      	uxth	r3, r3
 800b412:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b41a:	847b      	strh	r3, [r7, #34]	; 0x22
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	441a      	add	r2, r3
 800b426:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b428:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b42c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b430:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b438:	b29b      	uxth	r3, r3
 800b43a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b43c:	2300      	movs	r3, #0
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3734      	adds	r7, #52	; 0x34
 800b442:	46bd      	mov	sp, r7
 800b444:	bc80      	pop	{r7}
 800b446:	4770      	bx	lr

0800b448 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b0cc      	sub	sp, #304	; 0x130
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	1d3b      	adds	r3, r7, #4
 800b450:	6018      	str	r0, [r3, #0]
 800b452:	463b      	mov	r3, r7
 800b454:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b456:	463b      	mov	r3, r7
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	785b      	ldrb	r3, [r3, #1]
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	f040 872e 	bne.w	800c2be <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b462:	463b      	mov	r3, r7
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	699a      	ldr	r2, [r3, #24]
 800b468:	463b      	mov	r3, r7
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	691b      	ldr	r3, [r3, #16]
 800b46e:	429a      	cmp	r2, r3
 800b470:	d905      	bls.n	800b47e <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800b472:	463b      	mov	r3, r7
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	691b      	ldr	r3, [r3, #16]
 800b478:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800b47c:	e004      	b.n	800b488 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800b47e:	463b      	mov	r3, r7
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b488:	463b      	mov	r3, r7
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	7b1b      	ldrb	r3, [r3, #12]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d134      	bne.n	800b4fc <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b492:	463b      	mov	r3, r7
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	6959      	ldr	r1, [r3, #20]
 800b498:	463b      	mov	r3, r7
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	88da      	ldrh	r2, [r3, #6]
 800b49e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	1d38      	adds	r0, r7, #4
 800b4a6:	6800      	ldr	r0, [r0, #0]
 800b4a8:	f001 fbfa 	bl	800cca0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b4ac:	f107 0310 	add.w	r3, r7, #16
 800b4b0:	1d3a      	adds	r2, r7, #4
 800b4b2:	6812      	ldr	r2, [r2, #0]
 800b4b4:	601a      	str	r2, [r3, #0]
 800b4b6:	1d3b      	adds	r3, r7, #4
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4be:	b29b      	uxth	r3, r3
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	f107 0310 	add.w	r3, r7, #16
 800b4c6:	f107 0210 	add.w	r2, r7, #16
 800b4ca:	6812      	ldr	r2, [r2, #0]
 800b4cc:	440a      	add	r2, r1
 800b4ce:	601a      	str	r2, [r3, #0]
 800b4d0:	463b      	mov	r3, r7
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	00da      	lsls	r2, r3, #3
 800b4d8:	f107 0310 	add.w	r3, r7, #16
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4413      	add	r3, r2
 800b4e0:	f203 4202 	addw	r2, r3, #1026	; 0x402
 800b4e4:	f107 030c 	add.w	r3, r7, #12
 800b4e8:	601a      	str	r2, [r3, #0]
 800b4ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b4ee:	b29a      	uxth	r2, r3
 800b4f0:	f107 030c 	add.w	r3, r7, #12
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	801a      	strh	r2, [r3, #0]
 800b4f8:	f000 beac 	b.w	800c254 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b4fc:	463b      	mov	r3, r7
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	78db      	ldrb	r3, [r3, #3]
 800b502:	2b02      	cmp	r3, #2
 800b504:	f040 838c 	bne.w	800bc20 <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b508:	463b      	mov	r3, r7
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	6a1a      	ldr	r2, [r3, #32]
 800b50e:	463b      	mov	r3, r7
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	691b      	ldr	r3, [r3, #16]
 800b514:	429a      	cmp	r2, r3
 800b516:	f240 8330 	bls.w	800bb7a <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800b51a:	1d3b      	adds	r3, r7, #4
 800b51c:	681a      	ldr	r2, [r3, #0]
 800b51e:	463b      	mov	r3, r7
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	781b      	ldrb	r3, [r3, #0]
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	4413      	add	r3, r2
 800b528:	881b      	ldrh	r3, [r3, #0]
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b534:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b538:	1d3b      	adds	r3, r7, #4
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	463b      	mov	r3, r7
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	009b      	lsls	r3, r3, #2
 800b544:	441a      	add	r2, r3
 800b546:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b54a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b54e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b552:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b556:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b55a:	b29b      	uxth	r3, r3
 800b55c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b55e:	463b      	mov	r3, r7
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	6a1a      	ldr	r2, [r3, #32]
 800b564:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b568:	1ad2      	subs	r2, r2, r3
 800b56a:	463b      	mov	r3, r7
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b570:	1d3b      	adds	r3, r7, #4
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	463b      	mov	r3, r7
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	781b      	ldrb	r3, [r3, #0]
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	4413      	add	r3, r2
 800b57e:	881b      	ldrh	r3, [r3, #0]
 800b580:	b29b      	uxth	r3, r3
 800b582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b586:	2b00      	cmp	r3, #0
 800b588:	f000 819e 	beq.w	800b8c8 <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b58c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b590:	1d3a      	adds	r2, r7, #4
 800b592:	6812      	ldr	r2, [r2, #0]
 800b594:	601a      	str	r2, [r3, #0]
 800b596:	463b      	mov	r3, r7
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	785b      	ldrb	r3, [r3, #1]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d17a      	bne.n	800b696 <USB_EPStartXfer+0x24e>
 800b5a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b5a4:	1d3a      	adds	r2, r7, #4
 800b5a6:	6812      	ldr	r2, [r2, #0]
 800b5a8:	601a      	str	r2, [r3, #0]
 800b5aa:	1d3b      	adds	r3, r7, #4
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b5ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b5be:	6812      	ldr	r2, [r2, #0]
 800b5c0:	440a      	add	r2, r1
 800b5c2:	601a      	str	r2, [r3, #0]
 800b5c4:	463b      	mov	r3, r7
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	00da      	lsls	r2, r3, #3
 800b5cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	f203 4206 	addw	r2, r3, #1030	; 0x406
 800b5d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b5dc:	601a      	str	r2, [r3, #0]
 800b5de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d11a      	bne.n	800b61c <USB_EPStartXfer+0x1d4>
 800b5e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	881b      	ldrh	r3, [r3, #0]
 800b5ee:	b29b      	uxth	r3, r3
 800b5f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b5f4:	b29a      	uxth	r2, r3
 800b5f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	801a      	strh	r2, [r3, #0]
 800b5fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	881b      	ldrh	r3, [r3, #0]
 800b606:	b29b      	uxth	r3, r3
 800b608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b60c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b610:	b29a      	uxth	r2, r3
 800b612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	801a      	strh	r2, [r3, #0]
 800b61a:	e062      	b.n	800b6e2 <USB_EPStartXfer+0x29a>
 800b61c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b620:	2b3e      	cmp	r3, #62	; 0x3e
 800b622:	d819      	bhi.n	800b658 <USB_EPStartXfer+0x210>
 800b624:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b628:	085b      	lsrs	r3, r3, #1
 800b62a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b62e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b632:	f003 0301 	and.w	r3, r3, #1
 800b636:	2b00      	cmp	r3, #0
 800b638:	d004      	beq.n	800b644 <USB_EPStartXfer+0x1fc>
 800b63a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b63e:	3301      	adds	r3, #1
 800b640:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b644:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b648:	b29b      	uxth	r3, r3
 800b64a:	029b      	lsls	r3, r3, #10
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	801a      	strh	r2, [r3, #0]
 800b656:	e044      	b.n	800b6e2 <USB_EPStartXfer+0x29a>
 800b658:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b65c:	095b      	lsrs	r3, r3, #5
 800b65e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b662:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b666:	f003 031f 	and.w	r3, r3, #31
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d104      	bne.n	800b678 <USB_EPStartXfer+0x230>
 800b66e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b672:	3b01      	subs	r3, #1
 800b674:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b678:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	029b      	lsls	r3, r3, #10
 800b680:	b29b      	uxth	r3, r3
 800b682:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b686:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b68a:	b29a      	uxth	r2, r3
 800b68c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	801a      	strh	r2, [r3, #0]
 800b694:	e025      	b.n	800b6e2 <USB_EPStartXfer+0x29a>
 800b696:	463b      	mov	r3, r7
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	785b      	ldrb	r3, [r3, #1]
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d120      	bne.n	800b6e2 <USB_EPStartXfer+0x29a>
 800b6a0:	1d3b      	adds	r3, r7, #4
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b6b0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800b6b4:	6812      	ldr	r2, [r2, #0]
 800b6b6:	440a      	add	r2, r1
 800b6b8:	601a      	str	r2, [r3, #0]
 800b6ba:	463b      	mov	r3, r7
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	00da      	lsls	r2, r3, #3
 800b6c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	f203 4206 	addw	r2, r3, #1030	; 0x406
 800b6ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6d2:	601a      	str	r2, [r3, #0]
 800b6d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6d8:	b29a      	uxth	r2, r3
 800b6da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b6e2:	463b      	mov	r3, r7
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	895b      	ldrh	r3, [r3, #10]
 800b6e8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b6ec:	463b      	mov	r3, r7
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6959      	ldr	r1, [r3, #20]
 800b6f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b6fc:	1d38      	adds	r0, r7, #4
 800b6fe:	6800      	ldr	r0, [r0, #0]
 800b700:	f001 face 	bl	800cca0 <USB_WritePMA>
            ep->xfer_buff += len;
 800b704:	463b      	mov	r3, r7
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	695a      	ldr	r2, [r3, #20]
 800b70a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b70e:	441a      	add	r2, r3
 800b710:	463b      	mov	r3, r7
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b716:	463b      	mov	r3, r7
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	6a1a      	ldr	r2, [r3, #32]
 800b71c:	463b      	mov	r3, r7
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	429a      	cmp	r2, r3
 800b724:	d909      	bls.n	800b73a <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 800b726:	463b      	mov	r3, r7
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	6a1a      	ldr	r2, [r3, #32]
 800b72c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b730:	1ad2      	subs	r2, r2, r3
 800b732:	463b      	mov	r3, r7
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	621a      	str	r2, [r3, #32]
 800b738:	e008      	b.n	800b74c <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 800b73a:	463b      	mov	r3, r7
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800b744:	463b      	mov	r3, r7
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	2200      	movs	r2, #0
 800b74a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b74c:	463b      	mov	r3, r7
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	785b      	ldrb	r3, [r3, #1]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d17a      	bne.n	800b84c <USB_EPStartXfer+0x404>
 800b756:	f107 0318 	add.w	r3, r7, #24
 800b75a:	1d3a      	adds	r2, r7, #4
 800b75c:	6812      	ldr	r2, [r2, #0]
 800b75e:	601a      	str	r2, [r3, #0]
 800b760:	1d3b      	adds	r3, r7, #4
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b768:	b29b      	uxth	r3, r3
 800b76a:	4619      	mov	r1, r3
 800b76c:	f107 0318 	add.w	r3, r7, #24
 800b770:	f107 0218 	add.w	r2, r7, #24
 800b774:	6812      	ldr	r2, [r2, #0]
 800b776:	440a      	add	r2, r1
 800b778:	601a      	str	r2, [r3, #0]
 800b77a:	463b      	mov	r3, r7
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	00da      	lsls	r2, r3, #3
 800b782:	f107 0318 	add.w	r3, r7, #24
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4413      	add	r3, r2
 800b78a:	f203 4202 	addw	r2, r3, #1026	; 0x402
 800b78e:	f107 0314 	add.w	r3, r7, #20
 800b792:	601a      	str	r2, [r3, #0]
 800b794:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d11a      	bne.n	800b7d2 <USB_EPStartXfer+0x38a>
 800b79c:	f107 0314 	add.w	r3, r7, #20
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	881b      	ldrh	r3, [r3, #0]
 800b7a4:	b29b      	uxth	r3, r3
 800b7a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	f107 0314 	add.w	r3, r7, #20
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	801a      	strh	r2, [r3, #0]
 800b7b4:	f107 0314 	add.w	r3, r7, #20
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	881b      	ldrh	r3, [r3, #0]
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7c6:	b29a      	uxth	r2, r3
 800b7c8:	f107 0314 	add.w	r3, r7, #20
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	801a      	strh	r2, [r3, #0]
 800b7d0:	e067      	b.n	800b8a2 <USB_EPStartXfer+0x45a>
 800b7d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7d6:	2b3e      	cmp	r3, #62	; 0x3e
 800b7d8:	d819      	bhi.n	800b80e <USB_EPStartXfer+0x3c6>
 800b7da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7de:	085b      	lsrs	r3, r3, #1
 800b7e0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b7e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7e8:	f003 0301 	and.w	r3, r3, #1
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d004      	beq.n	800b7fa <USB_EPStartXfer+0x3b2>
 800b7f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b7fa:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	029b      	lsls	r3, r3, #10
 800b802:	b29a      	uxth	r2, r3
 800b804:	f107 0314 	add.w	r3, r7, #20
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	801a      	strh	r2, [r3, #0]
 800b80c:	e049      	b.n	800b8a2 <USB_EPStartXfer+0x45a>
 800b80e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b812:	095b      	lsrs	r3, r3, #5
 800b814:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b818:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b81c:	f003 031f 	and.w	r3, r3, #31
 800b820:	2b00      	cmp	r3, #0
 800b822:	d104      	bne.n	800b82e <USB_EPStartXfer+0x3e6>
 800b824:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b828:	3b01      	subs	r3, #1
 800b82a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b82e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b832:	b29b      	uxth	r3, r3
 800b834:	029b      	lsls	r3, r3, #10
 800b836:	b29b      	uxth	r3, r3
 800b838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b83c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b840:	b29a      	uxth	r2, r3
 800b842:	f107 0314 	add.w	r3, r7, #20
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	801a      	strh	r2, [r3, #0]
 800b84a:	e02a      	b.n	800b8a2 <USB_EPStartXfer+0x45a>
 800b84c:	463b      	mov	r3, r7
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	785b      	ldrb	r3, [r3, #1]
 800b852:	2b01      	cmp	r3, #1
 800b854:	d125      	bne.n	800b8a2 <USB_EPStartXfer+0x45a>
 800b856:	f107 0320 	add.w	r3, r7, #32
 800b85a:	1d3a      	adds	r2, r7, #4
 800b85c:	6812      	ldr	r2, [r2, #0]
 800b85e:	601a      	str	r2, [r3, #0]
 800b860:	1d3b      	adds	r3, r7, #4
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b868:	b29b      	uxth	r3, r3
 800b86a:	4619      	mov	r1, r3
 800b86c:	f107 0320 	add.w	r3, r7, #32
 800b870:	f107 0220 	add.w	r2, r7, #32
 800b874:	6812      	ldr	r2, [r2, #0]
 800b876:	440a      	add	r2, r1
 800b878:	601a      	str	r2, [r3, #0]
 800b87a:	463b      	mov	r3, r7
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	00da      	lsls	r2, r3, #3
 800b882:	f107 0320 	add.w	r3, r7, #32
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	4413      	add	r3, r2
 800b88a:	f203 4202 	addw	r2, r3, #1026	; 0x402
 800b88e:	f107 031c 	add.w	r3, r7, #28
 800b892:	601a      	str	r2, [r3, #0]
 800b894:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b898:	b29a      	uxth	r2, r3
 800b89a:	f107 031c 	add.w	r3, r7, #28
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b8a2:	463b      	mov	r3, r7
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	891b      	ldrh	r3, [r3, #8]
 800b8a8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b8ac:	463b      	mov	r3, r7
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	6959      	ldr	r1, [r3, #20]
 800b8b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b8bc:	1d38      	adds	r0, r7, #4
 800b8be:	6800      	ldr	r0, [r0, #0]
 800b8c0:	f001 f9ee 	bl	800cca0 <USB_WritePMA>
 800b8c4:	f000 bcc6 	b.w	800c254 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b8c8:	463b      	mov	r3, r7
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	785b      	ldrb	r3, [r3, #1]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d164      	bne.n	800b99c <USB_EPStartXfer+0x554>
 800b8d2:	1d3b      	adds	r3, r7, #4
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8d8:	1d3b      	adds	r3, r7, #4
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	461a      	mov	r2, r3
 800b8e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8e6:	4413      	add	r3, r2
 800b8e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8ea:	463b      	mov	r3, r7
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	00da      	lsls	r2, r3, #3
 800b8f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8f4:	4413      	add	r3, r2
 800b8f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b8fa:	647b      	str	r3, [r7, #68]	; 0x44
 800b8fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b900:	2b00      	cmp	r3, #0
 800b902:	d112      	bne.n	800b92a <USB_EPStartXfer+0x4e2>
 800b904:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b906:	881b      	ldrh	r3, [r3, #0]
 800b908:	b29b      	uxth	r3, r3
 800b90a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b90e:	b29a      	uxth	r2, r3
 800b910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b912:	801a      	strh	r2, [r3, #0]
 800b914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b916:	881b      	ldrh	r3, [r3, #0]
 800b918:	b29b      	uxth	r3, r3
 800b91a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b91e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b922:	b29a      	uxth	r2, r3
 800b924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b926:	801a      	strh	r2, [r3, #0]
 800b928:	e057      	b.n	800b9da <USB_EPStartXfer+0x592>
 800b92a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b92e:	2b3e      	cmp	r3, #62	; 0x3e
 800b930:	d817      	bhi.n	800b962 <USB_EPStartXfer+0x51a>
 800b932:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b936:	085b      	lsrs	r3, r3, #1
 800b938:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b93c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b940:	f003 0301 	and.w	r3, r3, #1
 800b944:	2b00      	cmp	r3, #0
 800b946:	d004      	beq.n	800b952 <USB_EPStartXfer+0x50a>
 800b948:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b94c:	3301      	adds	r3, #1
 800b94e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b952:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b956:	b29b      	uxth	r3, r3
 800b958:	029b      	lsls	r3, r3, #10
 800b95a:	b29a      	uxth	r2, r3
 800b95c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b95e:	801a      	strh	r2, [r3, #0]
 800b960:	e03b      	b.n	800b9da <USB_EPStartXfer+0x592>
 800b962:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b966:	095b      	lsrs	r3, r3, #5
 800b968:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b96c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b970:	f003 031f 	and.w	r3, r3, #31
 800b974:	2b00      	cmp	r3, #0
 800b976:	d104      	bne.n	800b982 <USB_EPStartXfer+0x53a>
 800b978:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b97c:	3b01      	subs	r3, #1
 800b97e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b982:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b986:	b29b      	uxth	r3, r3
 800b988:	029b      	lsls	r3, r3, #10
 800b98a:	b29b      	uxth	r3, r3
 800b98c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b994:	b29a      	uxth	r2, r3
 800b996:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b998:	801a      	strh	r2, [r3, #0]
 800b99a:	e01e      	b.n	800b9da <USB_EPStartXfer+0x592>
 800b99c:	463b      	mov	r3, r7
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	785b      	ldrb	r3, [r3, #1]
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	d119      	bne.n	800b9da <USB_EPStartXfer+0x592>
 800b9a6:	1d3b      	adds	r3, r7, #4
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	653b      	str	r3, [r7, #80]	; 0x50
 800b9ac:	1d3b      	adds	r3, r7, #4
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9ba:	4413      	add	r3, r2
 800b9bc:	653b      	str	r3, [r7, #80]	; 0x50
 800b9be:	463b      	mov	r3, r7
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	781b      	ldrb	r3, [r3, #0]
 800b9c4:	00da      	lsls	r2, r3, #3
 800b9c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9c8:	4413      	add	r3, r2
 800b9ca:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b9ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b9d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9d4:	b29a      	uxth	r2, r3
 800b9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b9da:	463b      	mov	r3, r7
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	891b      	ldrh	r3, [r3, #8]
 800b9e0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9e4:	463b      	mov	r3, r7
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	6959      	ldr	r1, [r3, #20]
 800b9ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b9f4:	1d38      	adds	r0, r7, #4
 800b9f6:	6800      	ldr	r0, [r0, #0]
 800b9f8:	f001 f952 	bl	800cca0 <USB_WritePMA>
            ep->xfer_buff += len;
 800b9fc:	463b      	mov	r3, r7
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	695a      	ldr	r2, [r3, #20]
 800ba02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba06:	441a      	add	r2, r3
 800ba08:	463b      	mov	r3, r7
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ba0e:	463b      	mov	r3, r7
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	6a1a      	ldr	r2, [r3, #32]
 800ba14:	463b      	mov	r3, r7
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d909      	bls.n	800ba32 <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 800ba1e:	463b      	mov	r3, r7
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	6a1a      	ldr	r2, [r3, #32]
 800ba24:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba28:	1ad2      	subs	r2, r2, r3
 800ba2a:	463b      	mov	r3, r7
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	621a      	str	r2, [r3, #32]
 800ba30:	e008      	b.n	800ba44 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 800ba32:	463b      	mov	r3, r7
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	6a1b      	ldr	r3, [r3, #32]
 800ba38:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800ba3c:	463b      	mov	r3, r7
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2200      	movs	r2, #0
 800ba42:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba44:	1d3b      	adds	r3, r7, #4
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	643b      	str	r3, [r7, #64]	; 0x40
 800ba4a:	463b      	mov	r3, r7
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	785b      	ldrb	r3, [r3, #1]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d164      	bne.n	800bb1e <USB_EPStartXfer+0x6d6>
 800ba54:	1d3b      	adds	r3, r7, #4
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba5a:	1d3b      	adds	r3, r7, #4
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	461a      	mov	r2, r3
 800ba66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba68:	4413      	add	r3, r2
 800ba6a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba6c:	463b      	mov	r3, r7
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	00da      	lsls	r2, r3, #3
 800ba74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba76:	4413      	add	r3, r2
 800ba78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ba7c:	637b      	str	r3, [r7, #52]	; 0x34
 800ba7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d112      	bne.n	800baac <USB_EPStartXfer+0x664>
 800ba86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba88:	881b      	ldrh	r3, [r3, #0]
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ba90:	b29a      	uxth	r2, r3
 800ba92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba94:	801a      	strh	r2, [r3, #0]
 800ba96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba98:	881b      	ldrh	r3, [r3, #0]
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baa8:	801a      	strh	r2, [r3, #0]
 800baaa:	e054      	b.n	800bb56 <USB_EPStartXfer+0x70e>
 800baac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bab0:	2b3e      	cmp	r3, #62	; 0x3e
 800bab2:	d817      	bhi.n	800bae4 <USB_EPStartXfer+0x69c>
 800bab4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bab8:	085b      	lsrs	r3, r3, #1
 800baba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800babe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bac2:	f003 0301 	and.w	r3, r3, #1
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d004      	beq.n	800bad4 <USB_EPStartXfer+0x68c>
 800baca:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800bace:	3301      	adds	r3, #1
 800bad0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800bad4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800bad8:	b29b      	uxth	r3, r3
 800bada:	029b      	lsls	r3, r3, #10
 800badc:	b29a      	uxth	r2, r3
 800bade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bae0:	801a      	strh	r2, [r3, #0]
 800bae2:	e038      	b.n	800bb56 <USB_EPStartXfer+0x70e>
 800bae4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bae8:	095b      	lsrs	r3, r3, #5
 800baea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800baee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800baf2:	f003 031f 	and.w	r3, r3, #31
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d104      	bne.n	800bb04 <USB_EPStartXfer+0x6bc>
 800bafa:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800bafe:	3b01      	subs	r3, #1
 800bb00:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800bb04:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	029b      	lsls	r3, r3, #10
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb16:	b29a      	uxth	r2, r3
 800bb18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb1a:	801a      	strh	r2, [r3, #0]
 800bb1c:	e01b      	b.n	800bb56 <USB_EPStartXfer+0x70e>
 800bb1e:	463b      	mov	r3, r7
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	785b      	ldrb	r3, [r3, #1]
 800bb24:	2b01      	cmp	r3, #1
 800bb26:	d116      	bne.n	800bb56 <USB_EPStartXfer+0x70e>
 800bb28:	1d3b      	adds	r3, r7, #4
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	461a      	mov	r2, r3
 800bb34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb36:	4413      	add	r3, r2
 800bb38:	643b      	str	r3, [r7, #64]	; 0x40
 800bb3a:	463b      	mov	r3, r7
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	00da      	lsls	r2, r3, #3
 800bb42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb44:	4413      	add	r3, r2
 800bb46:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bb4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb50:	b29a      	uxth	r2, r3
 800bb52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bb56:	463b      	mov	r3, r7
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	895b      	ldrh	r3, [r3, #10]
 800bb5c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb60:	463b      	mov	r3, r7
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	6959      	ldr	r1, [r3, #20]
 800bb66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bb70:	1d38      	adds	r0, r7, #4
 800bb72:	6800      	ldr	r0, [r0, #0]
 800bb74:	f001 f894 	bl	800cca0 <USB_WritePMA>
 800bb78:	e36c      	b.n	800c254 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bb7a:	463b      	mov	r3, r7
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	6a1b      	ldr	r3, [r3, #32]
 800bb80:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800bb84:	1d3b      	adds	r3, r7, #4
 800bb86:	681a      	ldr	r2, [r3, #0]
 800bb88:	463b      	mov	r3, r7
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	781b      	ldrb	r3, [r3, #0]
 800bb8e:	009b      	lsls	r3, r3, #2
 800bb90:	4413      	add	r3, r2
 800bb92:	881b      	ldrh	r3, [r3, #0]
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bb9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb9e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bba2:	1d3b      	adds	r3, r7, #4
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	463b      	mov	r3, r7
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	441a      	add	r2, r3
 800bbb0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800bbb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bbb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bbbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bbc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bbc8:	1d3b      	adds	r3, r7, #4
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbce:	1d3b      	adds	r3, r7, #4
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	461a      	mov	r2, r3
 800bbda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbdc:	4413      	add	r3, r2
 800bbde:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbe0:	463b      	mov	r3, r7
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	00da      	lsls	r2, r3, #3
 800bbe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbea:	4413      	add	r3, r2
 800bbec:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bbf0:	65bb      	str	r3, [r7, #88]	; 0x58
 800bbf2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbf6:	b29a      	uxth	r2, r3
 800bbf8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bbfa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bbfc:	463b      	mov	r3, r7
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	891b      	ldrh	r3, [r3, #8]
 800bc02:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc06:	463b      	mov	r3, r7
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	6959      	ldr	r1, [r3, #20]
 800bc0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bc16:	1d38      	adds	r0, r7, #4
 800bc18:	6800      	ldr	r0, [r0, #0]
 800bc1a:	f001 f841 	bl	800cca0 <USB_WritePMA>
 800bc1e:	e319      	b.n	800c254 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800bc20:	1d3b      	adds	r3, r7, #4
 800bc22:	681a      	ldr	r2, [r3, #0]
 800bc24:	463b      	mov	r3, r7
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	009b      	lsls	r3, r3, #2
 800bc2c:	4413      	add	r3, r2
 800bc2e:	881b      	ldrh	r3, [r3, #0]
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc3a:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800bc3e:	1d3b      	adds	r3, r7, #4
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	463b      	mov	r3, r7
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	009b      	lsls	r3, r3, #2
 800bc4a:	441a      	add	r2, r3
 800bc4c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800bc50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc58:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800bc5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc60:	b29b      	uxth	r3, r3
 800bc62:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bc64:	463b      	mov	r3, r7
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	6a1a      	ldr	r2, [r3, #32]
 800bc6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc6e:	1ad2      	subs	r2, r2, r3
 800bc70:	463b      	mov	r3, r7
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bc76:	1d3b      	adds	r3, r7, #4
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	463b      	mov	r3, r7
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	009b      	lsls	r3, r3, #2
 800bc82:	4413      	add	r3, r2
 800bc84:	881b      	ldrh	r3, [r3, #0]
 800bc86:	b29b      	uxth	r3, r3
 800bc88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	f000 8162 	beq.w	800bf56 <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bc92:	1d3b      	adds	r3, r7, #4
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	785b      	ldrb	r3, [r3, #1]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d164      	bne.n	800bd6e <USB_EPStartXfer+0x926>
 800bca4:	1d3b      	adds	r3, r7, #4
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	67bb      	str	r3, [r7, #120]	; 0x78
 800bcaa:	1d3b      	adds	r3, r7, #4
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bcb2:	b29b      	uxth	r3, r3
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bcb8:	4413      	add	r3, r2
 800bcba:	67bb      	str	r3, [r7, #120]	; 0x78
 800bcbc:	463b      	mov	r3, r7
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	00da      	lsls	r2, r3, #3
 800bcc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bcc6:	4413      	add	r3, r2
 800bcc8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bccc:	677b      	str	r3, [r7, #116]	; 0x74
 800bcce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d112      	bne.n	800bcfc <USB_EPStartXfer+0x8b4>
 800bcd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bcd8:	881b      	ldrh	r3, [r3, #0]
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bce0:	b29a      	uxth	r2, r3
 800bce2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bce4:	801a      	strh	r2, [r3, #0]
 800bce6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bce8:	881b      	ldrh	r3, [r3, #0]
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bcf8:	801a      	strh	r2, [r3, #0]
 800bcfa:	e057      	b.n	800bdac <USB_EPStartXfer+0x964>
 800bcfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd00:	2b3e      	cmp	r3, #62	; 0x3e
 800bd02:	d817      	bhi.n	800bd34 <USB_EPStartXfer+0x8ec>
 800bd04:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd08:	085b      	lsrs	r3, r3, #1
 800bd0a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd12:	f003 0301 	and.w	r3, r3, #1
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d004      	beq.n	800bd24 <USB_EPStartXfer+0x8dc>
 800bd1a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd1e:	3301      	adds	r3, #1
 800bd20:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd24:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd28:	b29b      	uxth	r3, r3
 800bd2a:	029b      	lsls	r3, r3, #10
 800bd2c:	b29a      	uxth	r2, r3
 800bd2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd30:	801a      	strh	r2, [r3, #0]
 800bd32:	e03b      	b.n	800bdac <USB_EPStartXfer+0x964>
 800bd34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd38:	095b      	lsrs	r3, r3, #5
 800bd3a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd42:	f003 031f 	and.w	r3, r3, #31
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d104      	bne.n	800bd54 <USB_EPStartXfer+0x90c>
 800bd4a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd54:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	029b      	lsls	r3, r3, #10
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd66:	b29a      	uxth	r2, r3
 800bd68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd6a:	801a      	strh	r2, [r3, #0]
 800bd6c:	e01e      	b.n	800bdac <USB_EPStartXfer+0x964>
 800bd6e:	463b      	mov	r3, r7
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	785b      	ldrb	r3, [r3, #1]
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d119      	bne.n	800bdac <USB_EPStartXfer+0x964>
 800bd78:	1d3b      	adds	r3, r7, #4
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	461a      	mov	r2, r3
 800bd84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bd88:	4413      	add	r3, r2
 800bd8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bd8e:	463b      	mov	r3, r7
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	00da      	lsls	r2, r3, #3
 800bd96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bda0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bda2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bda6:	b29a      	uxth	r2, r3
 800bda8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bdaa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bdac:	463b      	mov	r3, r7
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	895b      	ldrh	r3, [r3, #10]
 800bdb2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bdb6:	463b      	mov	r3, r7
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	6959      	ldr	r1, [r3, #20]
 800bdbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bdc6:	1d38      	adds	r0, r7, #4
 800bdc8:	6800      	ldr	r0, [r0, #0]
 800bdca:	f000 ff69 	bl	800cca0 <USB_WritePMA>
          ep->xfer_buff += len;
 800bdce:	463b      	mov	r3, r7
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	695a      	ldr	r2, [r3, #20]
 800bdd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bdd8:	441a      	add	r2, r3
 800bdda:	463b      	mov	r3, r7
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800bde0:	463b      	mov	r3, r7
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	6a1a      	ldr	r2, [r3, #32]
 800bde6:	463b      	mov	r3, r7
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	691b      	ldr	r3, [r3, #16]
 800bdec:	429a      	cmp	r2, r3
 800bdee:	d909      	bls.n	800be04 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 800bdf0:	463b      	mov	r3, r7
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6a1a      	ldr	r2, [r3, #32]
 800bdf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bdfa:	1ad2      	subs	r2, r2, r3
 800bdfc:	463b      	mov	r3, r7
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	621a      	str	r2, [r3, #32]
 800be02:	e008      	b.n	800be16 <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 800be04:	463b      	mov	r3, r7
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	6a1b      	ldr	r3, [r3, #32]
 800be0a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800be0e:	463b      	mov	r3, r7
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	2200      	movs	r2, #0
 800be14:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800be16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	f000 821a 	beq.w	800c254 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800be20:	463b      	mov	r3, r7
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	785b      	ldrb	r3, [r3, #1]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d164      	bne.n	800bef4 <USB_EPStartXfer+0xaac>
 800be2a:	1d3b      	adds	r3, r7, #4
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	66bb      	str	r3, [r7, #104]	; 0x68
 800be30:	1d3b      	adds	r3, r7, #4
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be38:	b29b      	uxth	r3, r3
 800be3a:	461a      	mov	r2, r3
 800be3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be3e:	4413      	add	r3, r2
 800be40:	66bb      	str	r3, [r7, #104]	; 0x68
 800be42:	463b      	mov	r3, r7
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	781b      	ldrb	r3, [r3, #0]
 800be48:	00da      	lsls	r2, r3, #3
 800be4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800be4c:	4413      	add	r3, r2
 800be4e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800be52:	667b      	str	r3, [r7, #100]	; 0x64
 800be54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d112      	bne.n	800be82 <USB_EPStartXfer+0xa3a>
 800be5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be5e:	881b      	ldrh	r3, [r3, #0]
 800be60:	b29b      	uxth	r3, r3
 800be62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800be66:	b29a      	uxth	r2, r3
 800be68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be6a:	801a      	strh	r2, [r3, #0]
 800be6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be6e:	881b      	ldrh	r3, [r3, #0]
 800be70:	b29b      	uxth	r3, r3
 800be72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be7e:	801a      	strh	r2, [r3, #0]
 800be80:	e057      	b.n	800bf32 <USB_EPStartXfer+0xaea>
 800be82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be86:	2b3e      	cmp	r3, #62	; 0x3e
 800be88:	d817      	bhi.n	800beba <USB_EPStartXfer+0xa72>
 800be8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be8e:	085b      	lsrs	r3, r3, #1
 800be90:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800be94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be98:	f003 0301 	and.w	r3, r3, #1
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d004      	beq.n	800beaa <USB_EPStartXfer+0xa62>
 800bea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bea4:	3301      	adds	r3, #1
 800bea6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800beaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beae:	b29b      	uxth	r3, r3
 800beb0:	029b      	lsls	r3, r3, #10
 800beb2:	b29a      	uxth	r2, r3
 800beb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800beb6:	801a      	strh	r2, [r3, #0]
 800beb8:	e03b      	b.n	800bf32 <USB_EPStartXfer+0xaea>
 800beba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bebe:	095b      	lsrs	r3, r3, #5
 800bec0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bec8:	f003 031f 	and.w	r3, r3, #31
 800becc:	2b00      	cmp	r3, #0
 800bece:	d104      	bne.n	800beda <USB_EPStartXfer+0xa92>
 800bed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bed4:	3b01      	subs	r3, #1
 800bed6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800beda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bede:	b29b      	uxth	r3, r3
 800bee0:	029b      	lsls	r3, r3, #10
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bee8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800beec:	b29a      	uxth	r2, r3
 800beee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bef0:	801a      	strh	r2, [r3, #0]
 800bef2:	e01e      	b.n	800bf32 <USB_EPStartXfer+0xaea>
 800bef4:	463b      	mov	r3, r7
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	785b      	ldrb	r3, [r3, #1]
 800befa:	2b01      	cmp	r3, #1
 800befc:	d119      	bne.n	800bf32 <USB_EPStartXfer+0xaea>
 800befe:	1d3b      	adds	r3, r7, #4
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	673b      	str	r3, [r7, #112]	; 0x70
 800bf04:	1d3b      	adds	r3, r7, #4
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	461a      	mov	r2, r3
 800bf10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bf12:	4413      	add	r3, r2
 800bf14:	673b      	str	r3, [r7, #112]	; 0x70
 800bf16:	463b      	mov	r3, r7
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	00da      	lsls	r2, r3, #3
 800bf1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bf20:	4413      	add	r3, r2
 800bf22:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bf26:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bf28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf2c:	b29a      	uxth	r2, r3
 800bf2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bf32:	463b      	mov	r3, r7
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	891b      	ldrh	r3, [r3, #8]
 800bf38:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf3c:	463b      	mov	r3, r7
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	6959      	ldr	r1, [r3, #20]
 800bf42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bf4c:	1d38      	adds	r0, r7, #4
 800bf4e:	6800      	ldr	r0, [r0, #0]
 800bf50:	f000 fea6 	bl	800cca0 <USB_WritePMA>
 800bf54:	e17e      	b.n	800c254 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bf56:	463b      	mov	r3, r7
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	785b      	ldrb	r3, [r3, #1]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d16f      	bne.n	800c040 <USB_EPStartXfer+0xbf8>
 800bf60:	1d3b      	adds	r3, r7, #4
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bf68:	1d3b      	adds	r3, r7, #4
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	461a      	mov	r2, r3
 800bf74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bf78:	4413      	add	r3, r2
 800bf7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bf7e:	463b      	mov	r3, r7
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	00da      	lsls	r2, r3, #3
 800bf86:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bf8a:	4413      	add	r3, r2
 800bf8c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bf90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bf94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d116      	bne.n	800bfca <USB_EPStartXfer+0xb82>
 800bf9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	b29b      	uxth	r3, r3
 800bfa4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bfa8:	b29a      	uxth	r2, r3
 800bfaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bfae:	801a      	strh	r2, [r3, #0]
 800bfb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bfb4:	881b      	ldrh	r3, [r3, #0]
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfc0:	b29a      	uxth	r2, r3
 800bfc2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bfc6:	801a      	strh	r2, [r3, #0]
 800bfc8:	e05f      	b.n	800c08a <USB_EPStartXfer+0xc42>
 800bfca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfce:	2b3e      	cmp	r3, #62	; 0x3e
 800bfd0:	d818      	bhi.n	800c004 <USB_EPStartXfer+0xbbc>
 800bfd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfd6:	085b      	lsrs	r3, r3, #1
 800bfd8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800bfdc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfe0:	f003 0301 	and.w	r3, r3, #1
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d004      	beq.n	800bff2 <USB_EPStartXfer+0xbaa>
 800bfe8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bfec:	3301      	adds	r3, #1
 800bfee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800bff2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bff6:	b29b      	uxth	r3, r3
 800bff8:	029b      	lsls	r3, r3, #10
 800bffa:	b29a      	uxth	r2, r3
 800bffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c000:	801a      	strh	r2, [r3, #0]
 800c002:	e042      	b.n	800c08a <USB_EPStartXfer+0xc42>
 800c004:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c008:	095b      	lsrs	r3, r3, #5
 800c00a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c00e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c012:	f003 031f 	and.w	r3, r3, #31
 800c016:	2b00      	cmp	r3, #0
 800c018:	d104      	bne.n	800c024 <USB_EPStartXfer+0xbdc>
 800c01a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c01e:	3b01      	subs	r3, #1
 800c020:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c024:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c028:	b29b      	uxth	r3, r3
 800c02a:	029b      	lsls	r3, r3, #10
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c032:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c036:	b29a      	uxth	r2, r3
 800c038:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c03c:	801a      	strh	r2, [r3, #0]
 800c03e:	e024      	b.n	800c08a <USB_EPStartXfer+0xc42>
 800c040:	463b      	mov	r3, r7
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	785b      	ldrb	r3, [r3, #1]
 800c046:	2b01      	cmp	r3, #1
 800c048:	d11f      	bne.n	800c08a <USB_EPStartXfer+0xc42>
 800c04a:	1d3b      	adds	r3, r7, #4
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c052:	1d3b      	adds	r3, r7, #4
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	461a      	mov	r2, r3
 800c05e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c062:	4413      	add	r3, r2
 800c064:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c068:	463b      	mov	r3, r7
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	781b      	ldrb	r3, [r3, #0]
 800c06e:	00da      	lsls	r2, r3, #3
 800c070:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c074:	4413      	add	r3, r2
 800c076:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c07a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c07e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c082:	b29a      	uxth	r2, r3
 800c084:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c088:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c08a:	463b      	mov	r3, r7
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	891b      	ldrh	r3, [r3, #8]
 800c090:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c094:	463b      	mov	r3, r7
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	6959      	ldr	r1, [r3, #20]
 800c09a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800c0a4:	1d38      	adds	r0, r7, #4
 800c0a6:	6800      	ldr	r0, [r0, #0]
 800c0a8:	f000 fdfa 	bl	800cca0 <USB_WritePMA>
          ep->xfer_buff += len;
 800c0ac:	463b      	mov	r3, r7
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	695a      	ldr	r2, [r3, #20]
 800c0b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0b6:	441a      	add	r2, r3
 800c0b8:	463b      	mov	r3, r7
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800c0be:	463b      	mov	r3, r7
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	6a1a      	ldr	r2, [r3, #32]
 800c0c4:	463b      	mov	r3, r7
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	691b      	ldr	r3, [r3, #16]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d909      	bls.n	800c0e2 <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 800c0ce:	463b      	mov	r3, r7
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	6a1a      	ldr	r2, [r3, #32]
 800c0d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0d8:	1ad2      	subs	r2, r2, r3
 800c0da:	463b      	mov	r3, r7
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	621a      	str	r2, [r3, #32]
 800c0e0:	e008      	b.n	800c0f4 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 800c0e2:	463b      	mov	r3, r7
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	6a1b      	ldr	r3, [r3, #32]
 800c0e8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800c0ec:	463b      	mov	r3, r7
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800c0f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	f000 80ab 	beq.w	800c254 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c0fe:	1d3b      	adds	r3, r7, #4
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c106:	463b      	mov	r3, r7
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	785b      	ldrb	r3, [r3, #1]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d16f      	bne.n	800c1f0 <USB_EPStartXfer+0xda8>
 800c110:	1d3b      	adds	r3, r7, #4
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c118:	1d3b      	adds	r3, r7, #4
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c120:	b29b      	uxth	r3, r3
 800c122:	461a      	mov	r2, r3
 800c124:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c128:	4413      	add	r3, r2
 800c12a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c12e:	463b      	mov	r3, r7
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	781b      	ldrb	r3, [r3, #0]
 800c134:	00da      	lsls	r2, r3, #3
 800c136:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c13a:	4413      	add	r3, r2
 800c13c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c140:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c144:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d116      	bne.n	800c17a <USB_EPStartXfer+0xd32>
 800c14c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c150:	881b      	ldrh	r3, [r3, #0]
 800c152:	b29b      	uxth	r3, r3
 800c154:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c158:	b29a      	uxth	r2, r3
 800c15a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c15e:	801a      	strh	r2, [r3, #0]
 800c160:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c164:	881b      	ldrh	r3, [r3, #0]
 800c166:	b29b      	uxth	r3, r3
 800c168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c16c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c170:	b29a      	uxth	r2, r3
 800c172:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c176:	801a      	strh	r2, [r3, #0]
 800c178:	e05b      	b.n	800c232 <USB_EPStartXfer+0xdea>
 800c17a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c17e:	2b3e      	cmp	r3, #62	; 0x3e
 800c180:	d818      	bhi.n	800c1b4 <USB_EPStartXfer+0xd6c>
 800c182:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c186:	085b      	lsrs	r3, r3, #1
 800c188:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c18c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c190:	f003 0301 	and.w	r3, r3, #1
 800c194:	2b00      	cmp	r3, #0
 800c196:	d004      	beq.n	800c1a2 <USB_EPStartXfer+0xd5a>
 800c198:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c19c:	3301      	adds	r3, #1
 800c19e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c1a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	029b      	lsls	r3, r3, #10
 800c1aa:	b29a      	uxth	r2, r3
 800c1ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c1b0:	801a      	strh	r2, [r3, #0]
 800c1b2:	e03e      	b.n	800c232 <USB_EPStartXfer+0xdea>
 800c1b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c1b8:	095b      	lsrs	r3, r3, #5
 800c1ba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c1be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c1c2:	f003 031f 	and.w	r3, r3, #31
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d104      	bne.n	800c1d4 <USB_EPStartXfer+0xd8c>
 800c1ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c1d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c1d8:	b29b      	uxth	r3, r3
 800c1da:	029b      	lsls	r3, r3, #10
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1e6:	b29a      	uxth	r2, r3
 800c1e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c1ec:	801a      	strh	r2, [r3, #0]
 800c1ee:	e020      	b.n	800c232 <USB_EPStartXfer+0xdea>
 800c1f0:	463b      	mov	r3, r7
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b01      	cmp	r3, #1
 800c1f8:	d11b      	bne.n	800c232 <USB_EPStartXfer+0xdea>
 800c1fa:	1d3b      	adds	r3, r7, #4
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c202:	b29b      	uxth	r3, r3
 800c204:	461a      	mov	r2, r3
 800c206:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c20a:	4413      	add	r3, r2
 800c20c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c210:	463b      	mov	r3, r7
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	00da      	lsls	r2, r3, #3
 800c218:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c21c:	4413      	add	r3, r2
 800c21e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c222:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c226:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c22a:	b29a      	uxth	r2, r3
 800c22c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c230:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c232:	463b      	mov	r3, r7
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	895b      	ldrh	r3, [r3, #10]
 800c238:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c23c:	463b      	mov	r3, r7
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	6959      	ldr	r1, [r3, #20]
 800c242:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c246:	b29b      	uxth	r3, r3
 800c248:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800c24c:	1d38      	adds	r0, r7, #4
 800c24e:	6800      	ldr	r0, [r0, #0]
 800c250:	f000 fd26 	bl	800cca0 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c254:	1d3b      	adds	r3, r7, #4
 800c256:	681a      	ldr	r2, [r3, #0]
 800c258:	463b      	mov	r3, r7
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	4413      	add	r3, r2
 800c262:	881b      	ldrh	r3, [r3, #0]
 800c264:	b29b      	uxth	r3, r3
 800c266:	f107 020a 	add.w	r2, r7, #10
 800c26a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c26e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c272:	8013      	strh	r3, [r2, #0]
 800c274:	f107 030a 	add.w	r3, r7, #10
 800c278:	f107 020a 	add.w	r2, r7, #10
 800c27c:	8812      	ldrh	r2, [r2, #0]
 800c27e:	f082 0210 	eor.w	r2, r2, #16
 800c282:	801a      	strh	r2, [r3, #0]
 800c284:	f107 030a 	add.w	r3, r7, #10
 800c288:	f107 020a 	add.w	r2, r7, #10
 800c28c:	8812      	ldrh	r2, [r2, #0]
 800c28e:	f082 0220 	eor.w	r2, r2, #32
 800c292:	801a      	strh	r2, [r3, #0]
 800c294:	1d3b      	adds	r3, r7, #4
 800c296:	681a      	ldr	r2, [r3, #0]
 800c298:	463b      	mov	r3, r7
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	009b      	lsls	r3, r3, #2
 800c2a0:	441a      	add	r2, r3
 800c2a2:	f107 030a 	add.w	r3, r7, #10
 800c2a6:	881b      	ldrh	r3, [r3, #0]
 800c2a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	8013      	strh	r3, [r2, #0]
 800c2bc:	e3b5      	b.n	800ca2a <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c2be:	463b      	mov	r3, r7
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	7b1b      	ldrb	r3, [r3, #12]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f040 8090 	bne.w	800c3ea <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c2ca:	463b      	mov	r3, r7
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	699a      	ldr	r2, [r3, #24]
 800c2d0:	463b      	mov	r3, r7
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	691b      	ldr	r3, [r3, #16]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d90e      	bls.n	800c2f8 <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 800c2da:	463b      	mov	r3, r7
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	691b      	ldr	r3, [r3, #16]
 800c2e0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800c2e4:	463b      	mov	r3, r7
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	699a      	ldr	r2, [r3, #24]
 800c2ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2ee:	1ad2      	subs	r2, r2, r3
 800c2f0:	463b      	mov	r3, r7
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	619a      	str	r2, [r3, #24]
 800c2f6:	e008      	b.n	800c30a <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 800c2f8:	463b      	mov	r3, r7
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	699b      	ldr	r3, [r3, #24]
 800c2fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800c302:	463b      	mov	r3, r7
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	2200      	movs	r2, #0
 800c308:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c30a:	1d3b      	adds	r3, r7, #4
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c312:	1d3b      	adds	r3, r7, #4
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	461a      	mov	r2, r3
 800c31e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c322:	4413      	add	r3, r2
 800c324:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c328:	463b      	mov	r3, r7
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	781b      	ldrb	r3, [r3, #0]
 800c32e:	00da      	lsls	r2, r3, #3
 800c330:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c334:	4413      	add	r3, r2
 800c336:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c33a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c33e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c342:	2b00      	cmp	r3, #0
 800c344:	d116      	bne.n	800c374 <USB_EPStartXfer+0xf2c>
 800c346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c34a:	881b      	ldrh	r3, [r3, #0]
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c352:	b29a      	uxth	r2, r3
 800c354:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c358:	801a      	strh	r2, [r3, #0]
 800c35a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c35e:	881b      	ldrh	r3, [r3, #0]
 800c360:	b29b      	uxth	r3, r3
 800c362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c370:	801a      	strh	r2, [r3, #0]
 800c372:	e32c      	b.n	800c9ce <USB_EPStartXfer+0x1586>
 800c374:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c378:	2b3e      	cmp	r3, #62	; 0x3e
 800c37a:	d818      	bhi.n	800c3ae <USB_EPStartXfer+0xf66>
 800c37c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c380:	085b      	lsrs	r3, r3, #1
 800c382:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c386:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c38a:	f003 0301 	and.w	r3, r3, #1
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d004      	beq.n	800c39c <USB_EPStartXfer+0xf54>
 800c392:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c396:	3301      	adds	r3, #1
 800c398:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c39c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	029b      	lsls	r3, r3, #10
 800c3a4:	b29a      	uxth	r2, r3
 800c3a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c3aa:	801a      	strh	r2, [r3, #0]
 800c3ac:	e30f      	b.n	800c9ce <USB_EPStartXfer+0x1586>
 800c3ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c3b2:	095b      	lsrs	r3, r3, #5
 800c3b4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c3b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c3bc:	f003 031f 	and.w	r3, r3, #31
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d104      	bne.n	800c3ce <USB_EPStartXfer+0xf86>
 800c3c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c3c8:	3b01      	subs	r3, #1
 800c3ca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c3ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	029b      	lsls	r3, r3, #10
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3e0:	b29a      	uxth	r2, r3
 800c3e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c3e6:	801a      	strh	r2, [r3, #0]
 800c3e8:	e2f1      	b.n	800c9ce <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c3ea:	463b      	mov	r3, r7
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	78db      	ldrb	r3, [r3, #3]
 800c3f0:	2b02      	cmp	r3, #2
 800c3f2:	f040 818f 	bne.w	800c714 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c3f6:	463b      	mov	r3, r7
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	785b      	ldrb	r3, [r3, #1]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d175      	bne.n	800c4ec <USB_EPStartXfer+0x10a4>
 800c400:	1d3b      	adds	r3, r7, #4
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c408:	1d3b      	adds	r3, r7, #4
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c410:	b29b      	uxth	r3, r3
 800c412:	461a      	mov	r2, r3
 800c414:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c418:	4413      	add	r3, r2
 800c41a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c41e:	463b      	mov	r3, r7
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	781b      	ldrb	r3, [r3, #0]
 800c424:	00da      	lsls	r2, r3, #3
 800c426:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c42a:	4413      	add	r3, r2
 800c42c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c430:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c434:	463b      	mov	r3, r7
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d116      	bne.n	800c46c <USB_EPStartXfer+0x1024>
 800c43e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c442:	881b      	ldrh	r3, [r3, #0]
 800c444:	b29b      	uxth	r3, r3
 800c446:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c44a:	b29a      	uxth	r2, r3
 800c44c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c450:	801a      	strh	r2, [r3, #0]
 800c452:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c456:	881b      	ldrh	r3, [r3, #0]
 800c458:	b29b      	uxth	r3, r3
 800c45a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c45e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c462:	b29a      	uxth	r2, r3
 800c464:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c468:	801a      	strh	r2, [r3, #0]
 800c46a:	e065      	b.n	800c538 <USB_EPStartXfer+0x10f0>
 800c46c:	463b      	mov	r3, r7
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	691b      	ldr	r3, [r3, #16]
 800c472:	2b3e      	cmp	r3, #62	; 0x3e
 800c474:	d81a      	bhi.n	800c4ac <USB_EPStartXfer+0x1064>
 800c476:	463b      	mov	r3, r7
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	691b      	ldr	r3, [r3, #16]
 800c47c:	085b      	lsrs	r3, r3, #1
 800c47e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c482:	463b      	mov	r3, r7
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	691b      	ldr	r3, [r3, #16]
 800c488:	f003 0301 	and.w	r3, r3, #1
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d004      	beq.n	800c49a <USB_EPStartXfer+0x1052>
 800c490:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c494:	3301      	adds	r3, #1
 800c496:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c49e:	b29b      	uxth	r3, r3
 800c4a0:	029b      	lsls	r3, r3, #10
 800c4a2:	b29a      	uxth	r2, r3
 800c4a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c4a8:	801a      	strh	r2, [r3, #0]
 800c4aa:	e045      	b.n	800c538 <USB_EPStartXfer+0x10f0>
 800c4ac:	463b      	mov	r3, r7
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	691b      	ldr	r3, [r3, #16]
 800c4b2:	095b      	lsrs	r3, r3, #5
 800c4b4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c4b8:	463b      	mov	r3, r7
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	691b      	ldr	r3, [r3, #16]
 800c4be:	f003 031f 	and.w	r3, r3, #31
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d104      	bne.n	800c4d0 <USB_EPStartXfer+0x1088>
 800c4c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4ca:	3b01      	subs	r3, #1
 800c4cc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c4d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	029b      	lsls	r3, r3, #10
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c4de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c4e2:	b29a      	uxth	r2, r3
 800c4e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c4e8:	801a      	strh	r2, [r3, #0]
 800c4ea:	e025      	b.n	800c538 <USB_EPStartXfer+0x10f0>
 800c4ec:	463b      	mov	r3, r7
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	785b      	ldrb	r3, [r3, #1]
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d120      	bne.n	800c538 <USB_EPStartXfer+0x10f0>
 800c4f6:	1d3b      	adds	r3, r7, #4
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c4fe:	1d3b      	adds	r3, r7, #4
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c506:	b29b      	uxth	r3, r3
 800c508:	461a      	mov	r2, r3
 800c50a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c50e:	4413      	add	r3, r2
 800c510:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c514:	463b      	mov	r3, r7
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	00da      	lsls	r2, r3, #3
 800c51c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c520:	4413      	add	r3, r2
 800c522:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c526:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c52a:	463b      	mov	r3, r7
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	691b      	ldr	r3, [r3, #16]
 800c530:	b29a      	uxth	r2, r3
 800c532:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800c536:	801a      	strh	r2, [r3, #0]
 800c538:	1d3b      	adds	r3, r7, #4
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c540:	463b      	mov	r3, r7
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	785b      	ldrb	r3, [r3, #1]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d175      	bne.n	800c636 <USB_EPStartXfer+0x11ee>
 800c54a:	1d3b      	adds	r3, r7, #4
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c552:	1d3b      	adds	r3, r7, #4
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c55a:	b29b      	uxth	r3, r3
 800c55c:	461a      	mov	r2, r3
 800c55e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c562:	4413      	add	r3, r2
 800c564:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c568:	463b      	mov	r3, r7
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	781b      	ldrb	r3, [r3, #0]
 800c56e:	00da      	lsls	r2, r3, #3
 800c570:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c574:	4413      	add	r3, r2
 800c576:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c57a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c57e:	463b      	mov	r3, r7
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	691b      	ldr	r3, [r3, #16]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d116      	bne.n	800c5b6 <USB_EPStartXfer+0x116e>
 800c588:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c58c:	881b      	ldrh	r3, [r3, #0]
 800c58e:	b29b      	uxth	r3, r3
 800c590:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c594:	b29a      	uxth	r2, r3
 800c596:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c59a:	801a      	strh	r2, [r3, #0]
 800c59c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5a0:	881b      	ldrh	r3, [r3, #0]
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5b2:	801a      	strh	r2, [r3, #0]
 800c5b4:	e061      	b.n	800c67a <USB_EPStartXfer+0x1232>
 800c5b6:	463b      	mov	r3, r7
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	691b      	ldr	r3, [r3, #16]
 800c5bc:	2b3e      	cmp	r3, #62	; 0x3e
 800c5be:	d81a      	bhi.n	800c5f6 <USB_EPStartXfer+0x11ae>
 800c5c0:	463b      	mov	r3, r7
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	085b      	lsrs	r3, r3, #1
 800c5c8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c5cc:	463b      	mov	r3, r7
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	691b      	ldr	r3, [r3, #16]
 800c5d2:	f003 0301 	and.w	r3, r3, #1
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d004      	beq.n	800c5e4 <USB_EPStartXfer+0x119c>
 800c5da:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c5de:	3301      	adds	r3, #1
 800c5e0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c5e4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	029b      	lsls	r3, r3, #10
 800c5ec:	b29a      	uxth	r2, r3
 800c5ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5f2:	801a      	strh	r2, [r3, #0]
 800c5f4:	e041      	b.n	800c67a <USB_EPStartXfer+0x1232>
 800c5f6:	463b      	mov	r3, r7
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	691b      	ldr	r3, [r3, #16]
 800c5fc:	095b      	lsrs	r3, r3, #5
 800c5fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c602:	463b      	mov	r3, r7
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	691b      	ldr	r3, [r3, #16]
 800c608:	f003 031f 	and.w	r3, r3, #31
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d104      	bne.n	800c61a <USB_EPStartXfer+0x11d2>
 800c610:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c614:	3b01      	subs	r3, #1
 800c616:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c61a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c61e:	b29b      	uxth	r3, r3
 800c620:	029b      	lsls	r3, r3, #10
 800c622:	b29b      	uxth	r3, r3
 800c624:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c628:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c62c:	b29a      	uxth	r2, r3
 800c62e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c632:	801a      	strh	r2, [r3, #0]
 800c634:	e021      	b.n	800c67a <USB_EPStartXfer+0x1232>
 800c636:	463b      	mov	r3, r7
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	785b      	ldrb	r3, [r3, #1]
 800c63c:	2b01      	cmp	r3, #1
 800c63e:	d11c      	bne.n	800c67a <USB_EPStartXfer+0x1232>
 800c640:	1d3b      	adds	r3, r7, #4
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c648:	b29b      	uxth	r3, r3
 800c64a:	461a      	mov	r2, r3
 800c64c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c650:	4413      	add	r3, r2
 800c652:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c656:	463b      	mov	r3, r7
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	00da      	lsls	r2, r3, #3
 800c65e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c662:	4413      	add	r3, r2
 800c664:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c668:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c66c:	463b      	mov	r3, r7
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	691b      	ldr	r3, [r3, #16]
 800c672:	b29a      	uxth	r2, r3
 800c674:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c678:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c67a:	463b      	mov	r3, r7
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	69db      	ldr	r3, [r3, #28]
 800c680:	2b00      	cmp	r3, #0
 800c682:	f000 81a4 	beq.w	800c9ce <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c686:	1d3b      	adds	r3, r7, #4
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	463b      	mov	r3, r7
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	009b      	lsls	r3, r3, #2
 800c692:	4413      	add	r3, r2
 800c694:	881b      	ldrh	r3, [r3, #0]
 800c696:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c69a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c69e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d005      	beq.n	800c6b2 <USB_EPStartXfer+0x126a>
 800c6a6:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c6aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d10d      	bne.n	800c6ce <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c6b2:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c6b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	f040 8187 	bne.w	800c9ce <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c6c0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c6c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	f040 8180 	bne.w	800c9ce <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800c6ce:	1d3b      	adds	r3, r7, #4
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	463b      	mov	r3, r7
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	009b      	lsls	r3, r3, #2
 800c6da:	4413      	add	r3, r2
 800c6dc:	881b      	ldrh	r3, [r3, #0]
 800c6de:	b29b      	uxth	r3, r3
 800c6e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c6e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6e8:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800c6ec:	1d3b      	adds	r3, r7, #4
 800c6ee:	681a      	ldr	r2, [r3, #0]
 800c6f0:	463b      	mov	r3, r7
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	009b      	lsls	r3, r3, #2
 800c6f8:	441a      	add	r2, r3
 800c6fa:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800c6fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c702:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c706:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c70a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c70e:	b29b      	uxth	r3, r3
 800c710:	8013      	strh	r3, [r2, #0]
 800c712:	e15c      	b.n	800c9ce <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c714:	463b      	mov	r3, r7
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	78db      	ldrb	r3, [r3, #3]
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	f040 8155 	bne.w	800c9ca <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c720:	463b      	mov	r3, r7
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	699a      	ldr	r2, [r3, #24]
 800c726:	463b      	mov	r3, r7
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	691b      	ldr	r3, [r3, #16]
 800c72c:	429a      	cmp	r2, r3
 800c72e:	d90e      	bls.n	800c74e <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 800c730:	463b      	mov	r3, r7
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800c73a:	463b      	mov	r3, r7
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	699a      	ldr	r2, [r3, #24]
 800c740:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c744:	1ad2      	subs	r2, r2, r3
 800c746:	463b      	mov	r3, r7
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	619a      	str	r2, [r3, #24]
 800c74c:	e008      	b.n	800c760 <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 800c74e:	463b      	mov	r3, r7
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	699b      	ldr	r3, [r3, #24]
 800c754:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800c758:	463b      	mov	r3, r7
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	2200      	movs	r2, #0
 800c75e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800c760:	463b      	mov	r3, r7
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	785b      	ldrb	r3, [r3, #1]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d16f      	bne.n	800c84a <USB_EPStartXfer+0x1402>
 800c76a:	1d3b      	adds	r3, r7, #4
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c772:	1d3b      	adds	r3, r7, #4
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	461a      	mov	r2, r3
 800c77e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c782:	4413      	add	r3, r2
 800c784:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c788:	463b      	mov	r3, r7
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	00da      	lsls	r2, r3, #3
 800c790:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c794:	4413      	add	r3, r2
 800c796:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c79a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c79e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d116      	bne.n	800c7d4 <USB_EPStartXfer+0x138c>
 800c7a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c7b2:	b29a      	uxth	r2, r3
 800c7b4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c7b8:	801a      	strh	r2, [r3, #0]
 800c7ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c7be:	881b      	ldrh	r3, [r3, #0]
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7ca:	b29a      	uxth	r2, r3
 800c7cc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c7d0:	801a      	strh	r2, [r3, #0]
 800c7d2:	e05f      	b.n	800c894 <USB_EPStartXfer+0x144c>
 800c7d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7d8:	2b3e      	cmp	r3, #62	; 0x3e
 800c7da:	d818      	bhi.n	800c80e <USB_EPStartXfer+0x13c6>
 800c7dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7e0:	085b      	lsrs	r3, r3, #1
 800c7e2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c7e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c7ea:	f003 0301 	and.w	r3, r3, #1
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d004      	beq.n	800c7fc <USB_EPStartXfer+0x13b4>
 800c7f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c7fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c800:	b29b      	uxth	r3, r3
 800c802:	029b      	lsls	r3, r3, #10
 800c804:	b29a      	uxth	r2, r3
 800c806:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c80a:	801a      	strh	r2, [r3, #0]
 800c80c:	e042      	b.n	800c894 <USB_EPStartXfer+0x144c>
 800c80e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c812:	095b      	lsrs	r3, r3, #5
 800c814:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c818:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c81c:	f003 031f 	and.w	r3, r3, #31
 800c820:	2b00      	cmp	r3, #0
 800c822:	d104      	bne.n	800c82e <USB_EPStartXfer+0x13e6>
 800c824:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c828:	3b01      	subs	r3, #1
 800c82a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c82e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c832:	b29b      	uxth	r3, r3
 800c834:	029b      	lsls	r3, r3, #10
 800c836:	b29b      	uxth	r3, r3
 800c838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c83c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c840:	b29a      	uxth	r2, r3
 800c842:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c846:	801a      	strh	r2, [r3, #0]
 800c848:	e024      	b.n	800c894 <USB_EPStartXfer+0x144c>
 800c84a:	463b      	mov	r3, r7
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	785b      	ldrb	r3, [r3, #1]
 800c850:	2b01      	cmp	r3, #1
 800c852:	d11f      	bne.n	800c894 <USB_EPStartXfer+0x144c>
 800c854:	1d3b      	adds	r3, r7, #4
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c85c:	1d3b      	adds	r3, r7, #4
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c864:	b29b      	uxth	r3, r3
 800c866:	461a      	mov	r2, r3
 800c868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c86c:	4413      	add	r3, r2
 800c86e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c872:	463b      	mov	r3, r7
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	00da      	lsls	r2, r3, #3
 800c87a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c87e:	4413      	add	r3, r2
 800c880:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c884:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c888:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c88c:	b29a      	uxth	r2, r3
 800c88e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c892:	801a      	strh	r2, [r3, #0]
 800c894:	1d3b      	adds	r3, r7, #4
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c89c:	463b      	mov	r3, r7
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	785b      	ldrb	r3, [r3, #1]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d16f      	bne.n	800c986 <USB_EPStartXfer+0x153e>
 800c8a6:	1d3b      	adds	r3, r7, #4
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c8ae:	1d3b      	adds	r3, r7, #4
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8b6:	b29b      	uxth	r3, r3
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c8be:	4413      	add	r3, r2
 800c8c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c8c4:	463b      	mov	r3, r7
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	781b      	ldrb	r3, [r3, #0]
 800c8ca:	00da      	lsls	r2, r3, #3
 800c8cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c8d0:	4413      	add	r3, r2
 800c8d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c8d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c8da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d116      	bne.n	800c910 <USB_EPStartXfer+0x14c8>
 800c8e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c8e6:	881b      	ldrh	r3, [r3, #0]
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c8ee:	b29a      	uxth	r2, r3
 800c8f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c8f4:	801a      	strh	r2, [r3, #0]
 800c8f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c8fa:	881b      	ldrh	r3, [r3, #0]
 800c8fc:	b29b      	uxth	r3, r3
 800c8fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c906:	b29a      	uxth	r2, r3
 800c908:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c90c:	801a      	strh	r2, [r3, #0]
 800c90e:	e05e      	b.n	800c9ce <USB_EPStartXfer+0x1586>
 800c910:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c914:	2b3e      	cmp	r3, #62	; 0x3e
 800c916:	d818      	bhi.n	800c94a <USB_EPStartXfer+0x1502>
 800c918:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c91c:	085b      	lsrs	r3, r3, #1
 800c91e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c922:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c926:	f003 0301 	and.w	r3, r3, #1
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d004      	beq.n	800c938 <USB_EPStartXfer+0x14f0>
 800c92e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c932:	3301      	adds	r3, #1
 800c934:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c938:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c93c:	b29b      	uxth	r3, r3
 800c93e:	029b      	lsls	r3, r3, #10
 800c940:	b29a      	uxth	r2, r3
 800c942:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c946:	801a      	strh	r2, [r3, #0]
 800c948:	e041      	b.n	800c9ce <USB_EPStartXfer+0x1586>
 800c94a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c94e:	095b      	lsrs	r3, r3, #5
 800c950:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c954:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c958:	f003 031f 	and.w	r3, r3, #31
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d104      	bne.n	800c96a <USB_EPStartXfer+0x1522>
 800c960:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c964:	3b01      	subs	r3, #1
 800c966:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c96a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c96e:	b29b      	uxth	r3, r3
 800c970:	029b      	lsls	r3, r3, #10
 800c972:	b29b      	uxth	r3, r3
 800c974:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c978:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c97c:	b29a      	uxth	r2, r3
 800c97e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c982:	801a      	strh	r2, [r3, #0]
 800c984:	e023      	b.n	800c9ce <USB_EPStartXfer+0x1586>
 800c986:	463b      	mov	r3, r7
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	785b      	ldrb	r3, [r3, #1]
 800c98c:	2b01      	cmp	r3, #1
 800c98e:	d11e      	bne.n	800c9ce <USB_EPStartXfer+0x1586>
 800c990:	1d3b      	adds	r3, r7, #4
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c998:	b29b      	uxth	r3, r3
 800c99a:	461a      	mov	r2, r3
 800c99c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c9a0:	4413      	add	r3, r2
 800c9a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c9a6:	463b      	mov	r3, r7
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	00da      	lsls	r2, r3, #3
 800c9ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c9b2:	4413      	add	r3, r2
 800c9b4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c9b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c9bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c9c0:	b29a      	uxth	r2, r3
 800c9c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9c6:	801a      	strh	r2, [r3, #0]
 800c9c8:	e001      	b.n	800c9ce <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e02e      	b.n	800ca2c <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c9ce:	1d3b      	adds	r3, r7, #4
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	463b      	mov	r3, r7
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	4413      	add	r3, r2
 800c9dc:	881b      	ldrh	r3, [r3, #0]
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c9e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9e8:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800c9ec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800c9f0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c9f4:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800c9f8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800c9fc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ca00:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800ca04:	1d3b      	adds	r3, r7, #4
 800ca06:	681a      	ldr	r2, [r3, #0]
 800ca08:	463b      	mov	r3, r7
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	441a      	add	r2, r3
 800ca12:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800ca16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ca1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ca1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ca22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ca2a:	2300      	movs	r3, #0
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}

0800ca36 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ca36:	b480      	push	{r7}
 800ca38:	b085      	sub	sp, #20
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
 800ca3e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	785b      	ldrb	r3, [r3, #1]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d020      	beq.n	800ca8a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	009b      	lsls	r3, r3, #2
 800ca50:	4413      	add	r3, r2
 800ca52:	881b      	ldrh	r3, [r3, #0]
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ca5e:	81bb      	strh	r3, [r7, #12]
 800ca60:	89bb      	ldrh	r3, [r7, #12]
 800ca62:	f083 0310 	eor.w	r3, r3, #16
 800ca66:	81bb      	strh	r3, [r7, #12]
 800ca68:	687a      	ldr	r2, [r7, #4]
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	009b      	lsls	r3, r3, #2
 800ca70:	441a      	add	r2, r3
 800ca72:	89bb      	ldrh	r3, [r7, #12]
 800ca74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ca78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ca7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ca80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	8013      	strh	r3, [r2, #0]
 800ca88:	e01f      	b.n	800caca <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	4413      	add	r3, r2
 800ca94:	881b      	ldrh	r3, [r3, #0]
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ca9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800caa0:	81fb      	strh	r3, [r7, #14]
 800caa2:	89fb      	ldrh	r3, [r7, #14]
 800caa4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800caa8:	81fb      	strh	r3, [r7, #14]
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	781b      	ldrb	r3, [r3, #0]
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	441a      	add	r2, r3
 800cab4:	89fb      	ldrh	r3, [r7, #14]
 800cab6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800caba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cabe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cac6:	b29b      	uxth	r3, r3
 800cac8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800caca:	2300      	movs	r3, #0
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3714      	adds	r7, #20
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bc80      	pop	{r7}
 800cad4:	4770      	bx	lr

0800cad6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cad6:	b480      	push	{r7}
 800cad8:	b087      	sub	sp, #28
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
 800cade:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	7b1b      	ldrb	r3, [r3, #12]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	f040 809d 	bne.w	800cc24 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	785b      	ldrb	r3, [r3, #1]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d04c      	beq.n	800cb8c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800caf2:	687a      	ldr	r2, [r7, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	4413      	add	r3, r2
 800cafc:	881b      	ldrh	r3, [r3, #0]
 800cafe:	823b      	strh	r3, [r7, #16]
 800cb00:	8a3b      	ldrh	r3, [r7, #16]
 800cb02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d01b      	beq.n	800cb42 <USB_EPClearStall+0x6c>
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	4413      	add	r3, r2
 800cb14:	881b      	ldrh	r3, [r3, #0]
 800cb16:	b29b      	uxth	r3, r3
 800cb18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cb1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb20:	81fb      	strh	r3, [r7, #14]
 800cb22:	687a      	ldr	r2, [r7, #4]
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	009b      	lsls	r3, r3, #2
 800cb2a:	441a      	add	r2, r3
 800cb2c:	89fb      	ldrh	r3, [r7, #14]
 800cb2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cb32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cb36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb3a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	78db      	ldrb	r3, [r3, #3]
 800cb46:	2b01      	cmp	r3, #1
 800cb48:	d06c      	beq.n	800cc24 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	009b      	lsls	r3, r3, #2
 800cb52:	4413      	add	r3, r2
 800cb54:	881b      	ldrh	r3, [r3, #0]
 800cb56:	b29b      	uxth	r3, r3
 800cb58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cb5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb60:	81bb      	strh	r3, [r7, #12]
 800cb62:	89bb      	ldrh	r3, [r7, #12]
 800cb64:	f083 0320 	eor.w	r3, r3, #32
 800cb68:	81bb      	strh	r3, [r7, #12]
 800cb6a:	687a      	ldr	r2, [r7, #4]
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	009b      	lsls	r3, r3, #2
 800cb72:	441a      	add	r2, r3
 800cb74:	89bb      	ldrh	r3, [r7, #12]
 800cb76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cb7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cb7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	8013      	strh	r3, [r2, #0]
 800cb8a:	e04b      	b.n	800cc24 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	009b      	lsls	r3, r3, #2
 800cb94:	4413      	add	r3, r2
 800cb96:	881b      	ldrh	r3, [r3, #0]
 800cb98:	82fb      	strh	r3, [r7, #22]
 800cb9a:	8afb      	ldrh	r3, [r7, #22]
 800cb9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d01b      	beq.n	800cbdc <USB_EPClearStall+0x106>
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	781b      	ldrb	r3, [r3, #0]
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	4413      	add	r3, r2
 800cbae:	881b      	ldrh	r3, [r3, #0]
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cbb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbba:	82bb      	strh	r3, [r7, #20]
 800cbbc:	687a      	ldr	r2, [r7, #4]
 800cbbe:	683b      	ldr	r3, [r7, #0]
 800cbc0:	781b      	ldrb	r3, [r3, #0]
 800cbc2:	009b      	lsls	r3, r3, #2
 800cbc4:	441a      	add	r2, r3
 800cbc6:	8abb      	ldrh	r3, [r7, #20]
 800cbc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cbcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cbd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cbd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cbd8:	b29b      	uxth	r3, r3
 800cbda:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	781b      	ldrb	r3, [r3, #0]
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	4413      	add	r3, r2
 800cbe6:	881b      	ldrh	r3, [r3, #0]
 800cbe8:	b29b      	uxth	r3, r3
 800cbea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cbee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbf2:	827b      	strh	r3, [r7, #18]
 800cbf4:	8a7b      	ldrh	r3, [r7, #18]
 800cbf6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cbfa:	827b      	strh	r3, [r7, #18]
 800cbfc:	8a7b      	ldrh	r3, [r7, #18]
 800cbfe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cc02:	827b      	strh	r3, [r7, #18]
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	441a      	add	r2, r3
 800cc0e:	8a7b      	ldrh	r3, [r7, #18]
 800cc10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cc14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cc18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800cc24:	2300      	movs	r3, #0
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	371c      	adds	r7, #28
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bc80      	pop	{r7}
 800cc2e:	4770      	bx	lr

0800cc30 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b083      	sub	sp, #12
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	460b      	mov	r3, r1
 800cc3a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800cc3c:	78fb      	ldrb	r3, [r7, #3]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d103      	bne.n	800cc4a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2280      	movs	r2, #128	; 0x80
 800cc46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800cc4a:	2300      	movs	r3, #0
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	370c      	adds	r7, #12
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bc80      	pop	{r7}
 800cc54:	4770      	bx	lr

0800cc56 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cc56:	b480      	push	{r7}
 800cc58:	b083      	sub	sp, #12
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cc64:	b29b      	uxth	r3, r3
 800cc66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc6e:	b29a      	uxth	r2, r3
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800cc76:	2300      	movs	r3, #0
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	370c      	adds	r7, #12
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bc80      	pop	{r7}
 800cc80:	4770      	bx	lr

0800cc82 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800cc82:	b480      	push	{r7}
 800cc84:	b085      	sub	sp, #20
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800cc94:	68fb      	ldr	r3, [r7, #12]
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bc80      	pop	{r7}
 800cc9e:	4770      	bx	lr

0800cca0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b08d      	sub	sp, #52	; 0x34
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	60b9      	str	r1, [r7, #8]
 800ccaa:	4611      	mov	r1, r2
 800ccac:	461a      	mov	r2, r3
 800ccae:	460b      	mov	r3, r1
 800ccb0:	80fb      	strh	r3, [r7, #6]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ccb6:	88bb      	ldrh	r3, [r7, #4]
 800ccb8:	3301      	adds	r3, #1
 800ccba:	085b      	lsrs	r3, r3, #1
 800ccbc:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ccc6:	88fa      	ldrh	r2, [r7, #6]
 800ccc8:	69fb      	ldr	r3, [r7, #28]
 800ccca:	4413      	add	r3, r2
 800cccc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ccd0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800ccd2:	6a3b      	ldr	r3, [r7, #32]
 800ccd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ccd6:	e01b      	b.n	800cd10 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 800ccd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800ccde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cce0:	3301      	adds	r3, #1
 800cce2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800cce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	b29b      	uxth	r3, r3
 800ccea:	021b      	lsls	r3, r3, #8
 800ccec:	b29b      	uxth	r3, r3
 800ccee:	461a      	mov	r2, r3
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	b29a      	uxth	r2, r3
 800ccfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccfc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ccfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd00:	3302      	adds	r3, #2
 800cd02:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800cd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd06:	3301      	adds	r3, #1
 800cd08:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800cd0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd0c:	3b01      	subs	r3, #1
 800cd0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d1e0      	bne.n	800ccd8 <USB_WritePMA+0x38>
  }
}
 800cd16:	bf00      	nop
 800cd18:	bf00      	nop
 800cd1a:	3734      	adds	r7, #52	; 0x34
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bc80      	pop	{r7}
 800cd20:	4770      	bx	lr

0800cd22 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cd22:	b480      	push	{r7}
 800cd24:	b08b      	sub	sp, #44	; 0x2c
 800cd26:	af00      	add	r7, sp, #0
 800cd28:	60f8      	str	r0, [r7, #12]
 800cd2a:	60b9      	str	r1, [r7, #8]
 800cd2c:	4611      	mov	r1, r2
 800cd2e:	461a      	mov	r2, r3
 800cd30:	460b      	mov	r3, r1
 800cd32:	80fb      	strh	r3, [r7, #6]
 800cd34:	4613      	mov	r3, r2
 800cd36:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800cd38:	88bb      	ldrh	r3, [r7, #4]
 800cd3a:	085b      	lsrs	r3, r3, #1
 800cd3c:	b29b      	uxth	r3, r3
 800cd3e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800cd48:	88fa      	ldrh	r2, [r7, #6]
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd52:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	627b      	str	r3, [r7, #36]	; 0x24
 800cd58:	e018      	b.n	800cd8c <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800cd5a:	6a3b      	ldr	r3, [r7, #32]
 800cd5c:	881b      	ldrh	r3, [r3, #0]
 800cd5e:	b29b      	uxth	r3, r3
 800cd60:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800cd62:	6a3b      	ldr	r3, [r7, #32]
 800cd64:	3302      	adds	r3, #2
 800cd66:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	b2da      	uxtb	r2, r3
 800cd6c:	69fb      	ldr	r3, [r7, #28]
 800cd6e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cd70:	69fb      	ldr	r3, [r7, #28]
 800cd72:	3301      	adds	r3, #1
 800cd74:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	0a1b      	lsrs	r3, r3, #8
 800cd7a:	b2da      	uxtb	r2, r3
 800cd7c:	69fb      	ldr	r3, [r7, #28]
 800cd7e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cd80:	69fb      	ldr	r3, [r7, #28]
 800cd82:	3301      	adds	r3, #1
 800cd84:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800cd86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd88:	3b01      	subs	r3, #1
 800cd8a:	627b      	str	r3, [r7, #36]	; 0x24
 800cd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d1e3      	bne.n	800cd5a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800cd92:	88bb      	ldrh	r3, [r7, #4]
 800cd94:	f003 0301 	and.w	r3, r3, #1
 800cd98:	b29b      	uxth	r3, r3
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d007      	beq.n	800cdae <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 800cd9e:	6a3b      	ldr	r3, [r7, #32]
 800cda0:	881b      	ldrh	r3, [r3, #0]
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	69fb      	ldr	r3, [r7, #28]
 800cdac:	701a      	strb	r2, [r3, #0]
  }
}
 800cdae:	bf00      	nop
 800cdb0:	372c      	adds	r7, #44	; 0x2c
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bc80      	pop	{r7}
 800cdb6:	4770      	bx	lr

0800cdb8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800cdb8:	b480      	push	{r7}
 800cdba:	b083      	sub	sp, #12
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800cdc0:	4a03      	ldr	r2, [pc, #12]	; (800cdd0 <LL_SetSystemCoreClock+0x18>)
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	6013      	str	r3, [r2, #0]
}
 800cdc6:	bf00      	nop
 800cdc8:	370c      	adds	r7, #12
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bc80      	pop	{r7}
 800cdce:	4770      	bx	lr
 800cdd0:	20000004 	.word	0x20000004

0800cdd4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	460b      	mov	r3, r1
 800cdde:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cde0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800cde4:	f002 f93a 	bl	800f05c <USBD_static_malloc>
 800cde8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d105      	bne.n	800cdfc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800cdf8:	2302      	movs	r3, #2
 800cdfa:	e066      	b.n	800ceca <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	68fa      	ldr	r2, [r7, #12]
 800ce00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	7c1b      	ldrb	r3, [r3, #16]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d119      	bne.n	800ce40 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ce0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce10:	2202      	movs	r2, #2
 800ce12:	2181      	movs	r1, #129	; 0x81
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f001 ffc8 	bl	800edaa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ce20:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce24:	2202      	movs	r2, #2
 800ce26:	2101      	movs	r1, #1
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f001 ffbe 	bl	800edaa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2201      	movs	r2, #1
 800ce32:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2210      	movs	r2, #16
 800ce3a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800ce3e:	e016      	b.n	800ce6e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ce40:	2340      	movs	r3, #64	; 0x40
 800ce42:	2202      	movs	r2, #2
 800ce44:	2181      	movs	r1, #129	; 0x81
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f001 ffaf 	bl	800edaa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2201      	movs	r2, #1
 800ce50:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ce52:	2340      	movs	r3, #64	; 0x40
 800ce54:	2202      	movs	r2, #2
 800ce56:	2101      	movs	r1, #1
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f001 ffa6 	bl	800edaa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	2201      	movs	r2, #1
 800ce62:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2210      	movs	r2, #16
 800ce6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ce6e:	2308      	movs	r3, #8
 800ce70:	2203      	movs	r2, #3
 800ce72:	2182      	movs	r1, #130	; 0x82
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f001 ff98 	bl	800edaa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2200      	movs	r2, #0
 800ce90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2200      	movs	r2, #0
 800ce98:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	7c1b      	ldrb	r3, [r3, #16]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d109      	bne.n	800ceb8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ceaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ceae:	2101      	movs	r1, #1
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f002 f869 	bl	800ef88 <USBD_LL_PrepareReceive>
 800ceb6:	e007      	b.n	800cec8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cebe:	2340      	movs	r3, #64	; 0x40
 800cec0:	2101      	movs	r1, #1
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f002 f860 	bl	800ef88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cec8:	2300      	movs	r3, #0
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3710      	adds	r7, #16
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}

0800ced2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ced2:	b580      	push	{r7, lr}
 800ced4:	b082      	sub	sp, #8
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	6078      	str	r0, [r7, #4]
 800ceda:	460b      	mov	r3, r1
 800cedc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800cede:	2181      	movs	r1, #129	; 0x81
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f001 ff88 	bl	800edf6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	2200      	movs	r2, #0
 800ceea:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ceec:	2101      	movs	r1, #1
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f001 ff81 	bl	800edf6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2200      	movs	r2, #0
 800cef8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800cefc:	2182      	movs	r1, #130	; 0x82
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f001 ff79 	bl	800edf6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2200      	movs	r2, #0
 800cf08:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2200      	movs	r2, #0
 800cf10:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d00e      	beq.n	800cf3c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf24:	685b      	ldr	r3, [r3, #4]
 800cf26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f002 f8a0 	bl	800f074 <USBD_static_free>
    pdev->pClassData = NULL;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2200      	movs	r2, #0
 800cf38:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cf3c:	2300      	movs	r3, #0
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	3708      	adds	r7, #8
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}
	...

0800cf48 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b086      	sub	sp, #24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cf58:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf62:	2300      	movs	r3, #0
 800cf64:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d101      	bne.n	800cf70 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800cf6c:	2303      	movs	r3, #3
 800cf6e:	e0af      	b.n	800d0d0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	781b      	ldrb	r3, [r3, #0]
 800cf74:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d03f      	beq.n	800cffc <USBD_CDC_Setup+0xb4>
 800cf7c:	2b20      	cmp	r3, #32
 800cf7e:	f040 809f 	bne.w	800d0c0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	88db      	ldrh	r3, [r3, #6]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d02e      	beq.n	800cfe8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	b25b      	sxtb	r3, r3
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	da16      	bge.n	800cfc2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf9a:	689b      	ldr	r3, [r3, #8]
 800cf9c:	683a      	ldr	r2, [r7, #0]
 800cf9e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800cfa0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cfa2:	683a      	ldr	r2, [r7, #0]
 800cfa4:	88d2      	ldrh	r2, [r2, #6]
 800cfa6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	88db      	ldrh	r3, [r3, #6]
 800cfac:	2b07      	cmp	r3, #7
 800cfae:	bf28      	it	cs
 800cfb0:	2307      	movcs	r3, #7
 800cfb2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	89fa      	ldrh	r2, [r7, #14]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	f001 fac6 	bl	800e54c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800cfc0:	e085      	b.n	800d0ce <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	785a      	ldrb	r2, [r3, #1]
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	88db      	ldrh	r3, [r3, #6]
 800cfd0:	b2da      	uxtb	r2, r3
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cfd8:	6939      	ldr	r1, [r7, #16]
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	88db      	ldrh	r3, [r3, #6]
 800cfde:	461a      	mov	r2, r3
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f001 fadf 	bl	800e5a4 <USBD_CtlPrepareRx>
      break;
 800cfe6:	e072      	b.n	800d0ce <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cfee:	689b      	ldr	r3, [r3, #8]
 800cff0:	683a      	ldr	r2, [r7, #0]
 800cff2:	7850      	ldrb	r0, [r2, #1]
 800cff4:	2200      	movs	r2, #0
 800cff6:	6839      	ldr	r1, [r7, #0]
 800cff8:	4798      	blx	r3
      break;
 800cffa:	e068      	b.n	800d0ce <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	785b      	ldrb	r3, [r3, #1]
 800d000:	2b0b      	cmp	r3, #11
 800d002:	d852      	bhi.n	800d0aa <USBD_CDC_Setup+0x162>
 800d004:	a201      	add	r2, pc, #4	; (adr r2, 800d00c <USBD_CDC_Setup+0xc4>)
 800d006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d00a:	bf00      	nop
 800d00c:	0800d03d 	.word	0x0800d03d
 800d010:	0800d0b9 	.word	0x0800d0b9
 800d014:	0800d0ab 	.word	0x0800d0ab
 800d018:	0800d0ab 	.word	0x0800d0ab
 800d01c:	0800d0ab 	.word	0x0800d0ab
 800d020:	0800d0ab 	.word	0x0800d0ab
 800d024:	0800d0ab 	.word	0x0800d0ab
 800d028:	0800d0ab 	.word	0x0800d0ab
 800d02c:	0800d0ab 	.word	0x0800d0ab
 800d030:	0800d0ab 	.word	0x0800d0ab
 800d034:	0800d067 	.word	0x0800d067
 800d038:	0800d091 	.word	0x0800d091
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d042:	b2db      	uxtb	r3, r3
 800d044:	2b03      	cmp	r3, #3
 800d046:	d107      	bne.n	800d058 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d048:	f107 030a 	add.w	r3, r7, #10
 800d04c:	2202      	movs	r2, #2
 800d04e:	4619      	mov	r1, r3
 800d050:	6878      	ldr	r0, [r7, #4]
 800d052:	f001 fa7b 	bl	800e54c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d056:	e032      	b.n	800d0be <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d058:	6839      	ldr	r1, [r7, #0]
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f001 fa06 	bl	800e46c <USBD_CtlError>
            ret = USBD_FAIL;
 800d060:	2303      	movs	r3, #3
 800d062:	75fb      	strb	r3, [r7, #23]
          break;
 800d064:	e02b      	b.n	800d0be <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d06c:	b2db      	uxtb	r3, r3
 800d06e:	2b03      	cmp	r3, #3
 800d070:	d107      	bne.n	800d082 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d072:	f107 030d 	add.w	r3, r7, #13
 800d076:	2201      	movs	r2, #1
 800d078:	4619      	mov	r1, r3
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f001 fa66 	bl	800e54c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d080:	e01d      	b.n	800d0be <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800d082:	6839      	ldr	r1, [r7, #0]
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f001 f9f1 	bl	800e46c <USBD_CtlError>
            ret = USBD_FAIL;
 800d08a:	2303      	movs	r3, #3
 800d08c:	75fb      	strb	r3, [r7, #23]
          break;
 800d08e:	e016      	b.n	800d0be <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d096:	b2db      	uxtb	r3, r3
 800d098:	2b03      	cmp	r3, #3
 800d09a:	d00f      	beq.n	800d0bc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800d09c:	6839      	ldr	r1, [r7, #0]
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f001 f9e4 	bl	800e46c <USBD_CtlError>
            ret = USBD_FAIL;
 800d0a4:	2303      	movs	r3, #3
 800d0a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d0a8:	e008      	b.n	800d0bc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d0aa:	6839      	ldr	r1, [r7, #0]
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f001 f9dd 	bl	800e46c <USBD_CtlError>
          ret = USBD_FAIL;
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	75fb      	strb	r3, [r7, #23]
          break;
 800d0b6:	e002      	b.n	800d0be <USBD_CDC_Setup+0x176>
          break;
 800d0b8:	bf00      	nop
 800d0ba:	e008      	b.n	800d0ce <USBD_CDC_Setup+0x186>
          break;
 800d0bc:	bf00      	nop
      }
      break;
 800d0be:	e006      	b.n	800d0ce <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d0c0:	6839      	ldr	r1, [r7, #0]
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f001 f9d2 	bl	800e46c <USBD_CtlError>
      ret = USBD_FAIL;
 800d0c8:	2303      	movs	r3, #3
 800d0ca:	75fb      	strb	r3, [r7, #23]
      break;
 800d0cc:	bf00      	nop
  }

  return (uint8_t)ret;
 800d0ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3718      	adds	r7, #24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d0ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d101      	bne.n	800d0fa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d0f6:	2303      	movs	r3, #3
 800d0f8:	e04f      	b.n	800d19a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d100:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d102:	78fa      	ldrb	r2, [r7, #3]
 800d104:	6879      	ldr	r1, [r7, #4]
 800d106:	4613      	mov	r3, r2
 800d108:	009b      	lsls	r3, r3, #2
 800d10a:	4413      	add	r3, r2
 800d10c:	009b      	lsls	r3, r3, #2
 800d10e:	440b      	add	r3, r1
 800d110:	3318      	adds	r3, #24
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d029      	beq.n	800d16c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d118:	78fa      	ldrb	r2, [r7, #3]
 800d11a:	6879      	ldr	r1, [r7, #4]
 800d11c:	4613      	mov	r3, r2
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	4413      	add	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	440b      	add	r3, r1
 800d126:	3318      	adds	r3, #24
 800d128:	681a      	ldr	r2, [r3, #0]
 800d12a:	78f9      	ldrb	r1, [r7, #3]
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	460b      	mov	r3, r1
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	440b      	add	r3, r1
 800d134:	00db      	lsls	r3, r3, #3
 800d136:	4403      	add	r3, r0
 800d138:	3338      	adds	r3, #56	; 0x38
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	fbb2 f1f3 	udiv	r1, r2, r3
 800d140:	fb03 f301 	mul.w	r3, r3, r1
 800d144:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d146:	2b00      	cmp	r3, #0
 800d148:	d110      	bne.n	800d16c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d14a:	78fa      	ldrb	r2, [r7, #3]
 800d14c:	6879      	ldr	r1, [r7, #4]
 800d14e:	4613      	mov	r3, r2
 800d150:	009b      	lsls	r3, r3, #2
 800d152:	4413      	add	r3, r2
 800d154:	009b      	lsls	r3, r3, #2
 800d156:	440b      	add	r3, r1
 800d158:	3318      	adds	r3, #24
 800d15a:	2200      	movs	r2, #0
 800d15c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d15e:	78f9      	ldrb	r1, [r7, #3]
 800d160:	2300      	movs	r3, #0
 800d162:	2200      	movs	r2, #0
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f001 feee 	bl	800ef46 <USBD_LL_Transmit>
 800d16a:	e015      	b.n	800d198 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	2200      	movs	r2, #0
 800d170:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d17a:	691b      	ldr	r3, [r3, #16]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d00b      	beq.n	800d198 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	68ba      	ldr	r2, [r7, #8]
 800d18a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d18e:	68ba      	ldr	r2, [r7, #8]
 800d190:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d194:	78fa      	ldrb	r2, [r7, #3]
 800d196:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d198:	2300      	movs	r3, #0
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	3710      	adds	r7, #16
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	bd80      	pop	{r7, pc}

0800d1a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d1a2:	b580      	push	{r7, lr}
 800d1a4:	b084      	sub	sp, #16
 800d1a6:	af00      	add	r7, sp, #0
 800d1a8:	6078      	str	r0, [r7, #4]
 800d1aa:	460b      	mov	r3, r1
 800d1ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d1b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d101      	bne.n	800d1c4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d1c0:	2303      	movs	r3, #3
 800d1c2:	e015      	b.n	800d1f0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d1c4:	78fb      	ldrb	r3, [r7, #3]
 800d1c6:	4619      	mov	r1, r3
 800d1c8:	6878      	ldr	r0, [r7, #4]
 800d1ca:	f001 fefe 	bl	800efca <USBD_LL_GetRxDataSize>
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1dc:	68db      	ldr	r3, [r3, #12]
 800d1de:	68fa      	ldr	r2, [r7, #12]
 800d1e0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d1ea:	4611      	mov	r1, r2
 800d1ec:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3710      	adds	r7, #16
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b084      	sub	sp, #16
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d206:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d101      	bne.n	800d212 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d20e:	2303      	movs	r3, #3
 800d210:	e01b      	b.n	800d24a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d015      	beq.n	800d248 <USBD_CDC_EP0_RxReady+0x50>
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d222:	2bff      	cmp	r3, #255	; 0xff
 800d224:	d010      	beq.n	800d248 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d22c:	689b      	ldr	r3, [r3, #8]
 800d22e:	68fa      	ldr	r2, [r7, #12]
 800d230:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d234:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d236:	68fa      	ldr	r2, [r7, #12]
 800d238:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d23c:	b292      	uxth	r2, r2
 800d23e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	22ff      	movs	r2, #255	; 0xff
 800d244:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d248:	2300      	movs	r3, #0
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3710      	adds	r7, #16
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
	...

0800d254 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d254:	b480      	push	{r7}
 800d256:	b083      	sub	sp, #12
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2243      	movs	r2, #67	; 0x43
 800d260:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d262:	4b03      	ldr	r3, [pc, #12]	; (800d270 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d264:	4618      	mov	r0, r3
 800d266:	370c      	adds	r7, #12
 800d268:	46bd      	mov	sp, r7
 800d26a:	bc80      	pop	{r7}
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop
 800d270:	20000110 	.word	0x20000110

0800d274 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2243      	movs	r2, #67	; 0x43
 800d280:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d282:	4b03      	ldr	r3, [pc, #12]	; (800d290 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d284:	4618      	mov	r0, r3
 800d286:	370c      	adds	r7, #12
 800d288:	46bd      	mov	sp, r7
 800d28a:	bc80      	pop	{r7}
 800d28c:	4770      	bx	lr
 800d28e:	bf00      	nop
 800d290:	200000cc 	.word	0x200000cc

0800d294 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2243      	movs	r2, #67	; 0x43
 800d2a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d2a2:	4b03      	ldr	r3, [pc, #12]	; (800d2b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	370c      	adds	r7, #12
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bc80      	pop	{r7}
 800d2ac:	4770      	bx	lr
 800d2ae:	bf00      	nop
 800d2b0:	20000154 	.word	0x20000154

0800d2b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b083      	sub	sp, #12
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	220a      	movs	r2, #10
 800d2c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d2c2:	4b03      	ldr	r3, [pc, #12]	; (800d2d0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	370c      	adds	r7, #12
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bc80      	pop	{r7}
 800d2cc:	4770      	bx	lr
 800d2ce:	bf00      	nop
 800d2d0:	20000088 	.word	0x20000088

0800d2d4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b083      	sub	sp, #12
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
 800d2dc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d101      	bne.n	800d2e8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d2e4:	2303      	movs	r3, #3
 800d2e6:	e004      	b.n	800d2f2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	683a      	ldr	r2, [r7, #0]
 800d2ec:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d2f0:	2300      	movs	r3, #0
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	370c      	adds	r7, #12
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bc80      	pop	{r7}
 800d2fa:	4770      	bx	lr

0800d2fc <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b087      	sub	sp, #28
 800d300:	af00      	add	r7, sp, #0
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d30e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d101      	bne.n	800d31a <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d316:	2303      	movs	r3, #3
 800d318:	e008      	b.n	800d32c <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	68ba      	ldr	r2, [r7, #8]
 800d31e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	687a      	ldr	r2, [r7, #4]
 800d326:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	371c      	adds	r7, #28
 800d330:	46bd      	mov	sp, r7
 800d332:	bc80      	pop	{r7}
 800d334:	4770      	bx	lr

0800d336 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d336:	b480      	push	{r7}
 800d338:	b085      	sub	sp, #20
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	6078      	str	r0, [r7, #4]
 800d33e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d346:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d101      	bne.n	800d352 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d34e:	2303      	movs	r3, #3
 800d350:	e004      	b.n	800d35c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	683a      	ldr	r2, [r7, #0]
 800d356:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d35a:	2300      	movs	r3, #0
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3714      	adds	r7, #20
 800d360:	46bd      	mov	sp, r7
 800d362:	bc80      	pop	{r7}
 800d364:	4770      	bx	lr

0800d366 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d366:	b580      	push	{r7, lr}
 800d368:	b084      	sub	sp, #16
 800d36a:	af00      	add	r7, sp, #0
 800d36c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d374:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d376:	2301      	movs	r3, #1
 800d378:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d380:	2b00      	cmp	r3, #0
 800d382:	d101      	bne.n	800d388 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d384:	2303      	movs	r3, #3
 800d386:	e01a      	b.n	800d3be <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d114      	bne.n	800d3bc <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	2201      	movs	r2, #1
 800d396:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d3aa:	68bb      	ldr	r3, [r7, #8]
 800d3ac:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800d3b0:	2181      	movs	r1, #129	; 0x81
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f001 fdc7 	bl	800ef46 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d3bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3710      	adds	r7, #16
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d3c6:	b580      	push	{r7, lr}
 800d3c8:	b084      	sub	sp, #16
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d3d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d101      	bne.n	800d3e4 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d3e0:	2303      	movs	r3, #3
 800d3e2:	e016      	b.n	800d412 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	7c1b      	ldrb	r3, [r3, #16]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d109      	bne.n	800d400 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d3f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d3f6:	2101      	movs	r1, #1
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f001 fdc5 	bl	800ef88 <USBD_LL_PrepareReceive>
 800d3fe:	e007      	b.n	800d410 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d406:	2340      	movs	r3, #64	; 0x40
 800d408:	2101      	movs	r1, #1
 800d40a:	6878      	ldr	r0, [r7, #4]
 800d40c:	f001 fdbc 	bl	800ef88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d410:	2300      	movs	r3, #0
}
 800d412:	4618      	mov	r0, r3
 800d414:	3710      	adds	r7, #16
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}

0800d41a <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d41a:	b580      	push	{r7, lr}
 800d41c:	b086      	sub	sp, #24
 800d41e:	af00      	add	r7, sp, #0
 800d420:	60f8      	str	r0, [r7, #12]
 800d422:	60b9      	str	r1, [r7, #8]
 800d424:	4613      	mov	r3, r2
 800d426:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d101      	bne.n	800d432 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d42e:	2303      	movs	r3, #3
 800d430:	e01f      	b.n	800d472 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2200      	movs	r2, #0
 800d436:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2200      	movs	r2, #0
 800d43e:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2200      	movs	r2, #0
 800d446:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d44a:	68bb      	ldr	r3, [r7, #8]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d003      	beq.n	800d458 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	68ba      	ldr	r2, [r7, #8]
 800d454:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	79fa      	ldrb	r2, [r7, #7]
 800d464:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d466:	68f8      	ldr	r0, [r7, #12]
 800d468:	f001 fc24 	bl	800ecb4 <USBD_LL_Init>
 800d46c:	4603      	mov	r3, r0
 800d46e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d470:	7dfb      	ldrb	r3, [r7, #23]
}
 800d472:	4618      	mov	r0, r3
 800d474:	3718      	adds	r7, #24
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}

0800d47a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d47a:	b580      	push	{r7, lr}
 800d47c:	b084      	sub	sp, #16
 800d47e:	af00      	add	r7, sp, #0
 800d480:	6078      	str	r0, [r7, #4]
 800d482:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d484:	2300      	movs	r3, #0
 800d486:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d101      	bne.n	800d492 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d48e:	2303      	movs	r3, #3
 800d490:	e016      	b.n	800d4c0 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	683a      	ldr	r2, [r7, #0]
 800d496:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d00b      	beq.n	800d4be <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4ae:	f107 020e 	add.w	r2, r7, #14
 800d4b2:	4610      	mov	r0, r2
 800d4b4:	4798      	blx	r3
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d4be:	2300      	movs	r3, #0
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}

0800d4c8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b082      	sub	sp, #8
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d4d0:	6878      	ldr	r0, [r7, #4]
 800d4d2:	f001 fc4f 	bl	800ed74 <USBD_LL_Start>
 800d4d6:	4603      	mov	r3, r0
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3708      	adds	r7, #8
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d4e8:	2300      	movs	r3, #0
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	370c      	adds	r7, #12
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bc80      	pop	{r7}
 800d4f2:	4770      	bx	lr

0800d4f4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b084      	sub	sp, #16
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d500:	2303      	movs	r3, #3
 800d502:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d009      	beq.n	800d522 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	78fa      	ldrb	r2, [r7, #3]
 800d518:	4611      	mov	r1, r2
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	4798      	blx	r3
 800d51e:	4603      	mov	r3, r0
 800d520:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d522:	7bfb      	ldrb	r3, [r7, #15]
}
 800d524:	4618      	mov	r0, r3
 800d526:	3710      	adds	r7, #16
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}

0800d52c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b082      	sub	sp, #8
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
 800d534:	460b      	mov	r3, r1
 800d536:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d007      	beq.n	800d552 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	78fa      	ldrb	r2, [r7, #3]
 800d54c:	4611      	mov	r1, r2
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	4798      	blx	r3
  }

  return USBD_OK;
 800d552:	2300      	movs	r3, #0
}
 800d554:	4618      	mov	r0, r3
 800d556:	3708      	adds	r7, #8
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}

0800d55c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b084      	sub	sp, #16
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d56c:	6839      	ldr	r1, [r7, #0]
 800d56e:	4618      	mov	r0, r3
 800d570:	f000 ff42 	bl	800e3f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2201      	movs	r2, #1
 800d578:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d582:	461a      	mov	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d590:	f003 031f 	and.w	r3, r3, #31
 800d594:	2b02      	cmp	r3, #2
 800d596:	d01a      	beq.n	800d5ce <USBD_LL_SetupStage+0x72>
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d822      	bhi.n	800d5e2 <USBD_LL_SetupStage+0x86>
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d002      	beq.n	800d5a6 <USBD_LL_SetupStage+0x4a>
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d00a      	beq.n	800d5ba <USBD_LL_SetupStage+0x5e>
 800d5a4:	e01d      	b.n	800d5e2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f000 f9ea 	bl	800d988 <USBD_StdDevReq>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	73fb      	strb	r3, [r7, #15]
      break;
 800d5b8:	e020      	b.n	800d5fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f000 fa4e 	bl	800da64 <USBD_StdItfReq>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	73fb      	strb	r3, [r7, #15]
      break;
 800d5cc:	e016      	b.n	800d5fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d5d4:	4619      	mov	r1, r3
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f000 fa8d 	bl	800daf6 <USBD_StdEPReq>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	73fb      	strb	r3, [r7, #15]
      break;
 800d5e0:	e00c      	b.n	800d5fc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d5e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	4619      	mov	r1, r3
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f001 fc1f 	bl	800ee34 <USBD_LL_StallEP>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	73fb      	strb	r3, [r7, #15]
      break;
 800d5fa:	bf00      	nop
  }

  return ret;
 800d5fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3710      	adds	r7, #16
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}

0800d606 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d606:	b580      	push	{r7, lr}
 800d608:	b086      	sub	sp, #24
 800d60a:	af00      	add	r7, sp, #0
 800d60c:	60f8      	str	r0, [r7, #12]
 800d60e:	460b      	mov	r3, r1
 800d610:	607a      	str	r2, [r7, #4]
 800d612:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d614:	7afb      	ldrb	r3, [r7, #11]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d138      	bne.n	800d68c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d620:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d14a      	bne.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	689a      	ldr	r2, [r3, #8]
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	68db      	ldr	r3, [r3, #12]
 800d634:	429a      	cmp	r2, r3
 800d636:	d913      	bls.n	800d660 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	689a      	ldr	r2, [r3, #8]
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	68db      	ldr	r3, [r3, #12]
 800d640:	1ad2      	subs	r2, r2, r3
 800d642:	693b      	ldr	r3, [r7, #16]
 800d644:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	68da      	ldr	r2, [r3, #12]
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	4293      	cmp	r3, r2
 800d650:	bf28      	it	cs
 800d652:	4613      	movcs	r3, r2
 800d654:	461a      	mov	r2, r3
 800d656:	6879      	ldr	r1, [r7, #4]
 800d658:	68f8      	ldr	r0, [r7, #12]
 800d65a:	f000 ffc0 	bl	800e5de <USBD_CtlContinueRx>
 800d65e:	e030      	b.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d666:	b2db      	uxtb	r3, r3
 800d668:	2b03      	cmp	r3, #3
 800d66a:	d10b      	bne.n	800d684 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d672:	691b      	ldr	r3, [r3, #16]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d005      	beq.n	800d684 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	68f8      	ldr	r0, [r7, #12]
 800d682:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d684:	68f8      	ldr	r0, [r7, #12]
 800d686:	f000 ffbb 	bl	800e600 <USBD_CtlSendStatus>
 800d68a:	e01a      	b.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d692:	b2db      	uxtb	r3, r3
 800d694:	2b03      	cmp	r3, #3
 800d696:	d114      	bne.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d00e      	beq.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6aa:	699b      	ldr	r3, [r3, #24]
 800d6ac:	7afa      	ldrb	r2, [r7, #11]
 800d6ae:	4611      	mov	r1, r2
 800d6b0:	68f8      	ldr	r0, [r7, #12]
 800d6b2:	4798      	blx	r3
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d6b8:	7dfb      	ldrb	r3, [r7, #23]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d001      	beq.n	800d6c2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d6be:	7dfb      	ldrb	r3, [r7, #23]
 800d6c0:	e000      	b.n	800d6c4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d6c2:	2300      	movs	r3, #0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3718      	adds	r7, #24
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}

0800d6cc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b086      	sub	sp, #24
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	60f8      	str	r0, [r7, #12]
 800d6d4:	460b      	mov	r3, r1
 800d6d6:	607a      	str	r2, [r7, #4]
 800d6d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d6da:	7afb      	ldrb	r3, [r7, #11]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d16b      	bne.n	800d7b8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	3314      	adds	r3, #20
 800d6e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6ec:	2b02      	cmp	r3, #2
 800d6ee:	d156      	bne.n	800d79e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	689a      	ldr	r2, [r3, #8]
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	68db      	ldr	r3, [r3, #12]
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d914      	bls.n	800d726 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	689a      	ldr	r2, [r3, #8]
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	68db      	ldr	r3, [r3, #12]
 800d704:	1ad2      	subs	r2, r2, r3
 800d706:	693b      	ldr	r3, [r7, #16]
 800d708:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	689b      	ldr	r3, [r3, #8]
 800d70e:	461a      	mov	r2, r3
 800d710:	6879      	ldr	r1, [r7, #4]
 800d712:	68f8      	ldr	r0, [r7, #12]
 800d714:	f000 ff35 	bl	800e582 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d718:	2300      	movs	r3, #0
 800d71a:	2200      	movs	r2, #0
 800d71c:	2100      	movs	r1, #0
 800d71e:	68f8      	ldr	r0, [r7, #12]
 800d720:	f001 fc32 	bl	800ef88 <USBD_LL_PrepareReceive>
 800d724:	e03b      	b.n	800d79e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	68da      	ldr	r2, [r3, #12]
 800d72a:	693b      	ldr	r3, [r7, #16]
 800d72c:	689b      	ldr	r3, [r3, #8]
 800d72e:	429a      	cmp	r2, r3
 800d730:	d11c      	bne.n	800d76c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d732:	693b      	ldr	r3, [r7, #16]
 800d734:	685a      	ldr	r2, [r3, #4]
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d316      	bcc.n	800d76c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	685a      	ldr	r2, [r3, #4]
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d748:	429a      	cmp	r2, r3
 800d74a:	d20f      	bcs.n	800d76c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d74c:	2200      	movs	r2, #0
 800d74e:	2100      	movs	r1, #0
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	f000 ff16 	bl	800e582 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	2200      	movs	r2, #0
 800d75a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d75e:	2300      	movs	r3, #0
 800d760:	2200      	movs	r2, #0
 800d762:	2100      	movs	r1, #0
 800d764:	68f8      	ldr	r0, [r7, #12]
 800d766:	f001 fc0f 	bl	800ef88 <USBD_LL_PrepareReceive>
 800d76a:	e018      	b.n	800d79e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d772:	b2db      	uxtb	r3, r3
 800d774:	2b03      	cmp	r3, #3
 800d776:	d10b      	bne.n	800d790 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d77e:	68db      	ldr	r3, [r3, #12]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d005      	beq.n	800d790 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d78a:	68db      	ldr	r3, [r3, #12]
 800d78c:	68f8      	ldr	r0, [r7, #12]
 800d78e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d790:	2180      	movs	r1, #128	; 0x80
 800d792:	68f8      	ldr	r0, [r7, #12]
 800d794:	f001 fb4e 	bl	800ee34 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	f000 ff44 	bl	800e626 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d122      	bne.n	800d7ee <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d7a8:	68f8      	ldr	r0, [r7, #12]
 800d7aa:	f7ff fe99 	bl	800d4e0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d7b6:	e01a      	b.n	800d7ee <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7be:	b2db      	uxtb	r3, r3
 800d7c0:	2b03      	cmp	r3, #3
 800d7c2:	d114      	bne.n	800d7ee <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7ca:	695b      	ldr	r3, [r3, #20]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d00e      	beq.n	800d7ee <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7d6:	695b      	ldr	r3, [r3, #20]
 800d7d8:	7afa      	ldrb	r2, [r7, #11]
 800d7da:	4611      	mov	r1, r2
 800d7dc:	68f8      	ldr	r0, [r7, #12]
 800d7de:	4798      	blx	r3
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d7e4:	7dfb      	ldrb	r3, [r7, #23]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d001      	beq.n	800d7ee <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d7ea:	7dfb      	ldrb	r3, [r7, #23]
 800d7ec:	e000      	b.n	800d7f0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d7ee:	2300      	movs	r3, #0
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3718      	adds	r7, #24
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b082      	sub	sp, #8
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2201      	movs	r2, #1
 800d804:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2200      	movs	r2, #0
 800d80c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2200      	movs	r2, #0
 800d814:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2200      	movs	r2, #0
 800d81a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d824:	2b00      	cmp	r3, #0
 800d826:	d101      	bne.n	800d82c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d828:	2303      	movs	r3, #3
 800d82a:	e02f      	b.n	800d88c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00f      	beq.n	800d856 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d83c:	685b      	ldr	r3, [r3, #4]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d009      	beq.n	800d856 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d848:	685b      	ldr	r3, [r3, #4]
 800d84a:	687a      	ldr	r2, [r7, #4]
 800d84c:	6852      	ldr	r2, [r2, #4]
 800d84e:	b2d2      	uxtb	r2, r2
 800d850:	4611      	mov	r1, r2
 800d852:	6878      	ldr	r0, [r7, #4]
 800d854:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d856:	2340      	movs	r3, #64	; 0x40
 800d858:	2200      	movs	r2, #0
 800d85a:	2100      	movs	r1, #0
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f001 faa4 	bl	800edaa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2201      	movs	r2, #1
 800d866:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2240      	movs	r2, #64	; 0x40
 800d86e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d872:	2340      	movs	r3, #64	; 0x40
 800d874:	2200      	movs	r2, #0
 800d876:	2180      	movs	r1, #128	; 0x80
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f001 fa96 	bl	800edaa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2201      	movs	r2, #1
 800d882:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2240      	movs	r2, #64	; 0x40
 800d888:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d88a:	2300      	movs	r3, #0
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3708      	adds	r7, #8
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d894:	b480      	push	{r7}
 800d896:	b083      	sub	sp, #12
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	460b      	mov	r3, r1
 800d89e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	78fa      	ldrb	r2, [r7, #3]
 800d8a4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d8a6:	2300      	movs	r3, #0
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	370c      	adds	r7, #12
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bc80      	pop	{r7}
 800d8b0:	4770      	bx	lr

0800d8b2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d8b2:	b480      	push	{r7}
 800d8b4:	b083      	sub	sp, #12
 800d8b6:	af00      	add	r7, sp, #0
 800d8b8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d8c0:	b2da      	uxtb	r2, r3
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2204      	movs	r2, #4
 800d8cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d8d0:	2300      	movs	r3, #0
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	370c      	adds	r7, #12
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bc80      	pop	{r7}
 800d8da:	4770      	bx	lr

0800d8dc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b083      	sub	sp, #12
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	2b04      	cmp	r3, #4
 800d8ee:	d106      	bne.n	800d8fe <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d8f6:	b2da      	uxtb	r2, r3
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d8fe:	2300      	movs	r3, #0
}
 800d900:	4618      	mov	r0, r3
 800d902:	370c      	adds	r7, #12
 800d904:	46bd      	mov	sp, r7
 800d906:	bc80      	pop	{r7}
 800d908:	4770      	bx	lr

0800d90a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d90a:	b580      	push	{r7, lr}
 800d90c:	b082      	sub	sp, #8
 800d90e:	af00      	add	r7, sp, #0
 800d910:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d101      	bne.n	800d920 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d91c:	2303      	movs	r3, #3
 800d91e:	e012      	b.n	800d946 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d926:	b2db      	uxtb	r3, r3
 800d928:	2b03      	cmp	r3, #3
 800d92a:	d10b      	bne.n	800d944 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d932:	69db      	ldr	r3, [r3, #28]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d005      	beq.n	800d944 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d93e:	69db      	ldr	r3, [r3, #28]
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	3708      	adds	r7, #8
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d94e:	b480      	push	{r7}
 800d950:	b087      	sub	sp, #28
 800d952:	af00      	add	r7, sp, #0
 800d954:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	3301      	adds	r3, #1
 800d964:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d96c:	8a3b      	ldrh	r3, [r7, #16]
 800d96e:	021b      	lsls	r3, r3, #8
 800d970:	b21a      	sxth	r2, r3
 800d972:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d976:	4313      	orrs	r3, r2
 800d978:	b21b      	sxth	r3, r3
 800d97a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d97c:	89fb      	ldrh	r3, [r7, #14]
}
 800d97e:	4618      	mov	r0, r3
 800d980:	371c      	adds	r7, #28
 800d982:	46bd      	mov	sp, r7
 800d984:	bc80      	pop	{r7}
 800d986:	4770      	bx	lr

0800d988 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b084      	sub	sp, #16
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d992:	2300      	movs	r3, #0
 800d994:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	781b      	ldrb	r3, [r3, #0]
 800d99a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d99e:	2b40      	cmp	r3, #64	; 0x40
 800d9a0:	d005      	beq.n	800d9ae <USBD_StdDevReq+0x26>
 800d9a2:	2b40      	cmp	r3, #64	; 0x40
 800d9a4:	d853      	bhi.n	800da4e <USBD_StdDevReq+0xc6>
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d00b      	beq.n	800d9c2 <USBD_StdDevReq+0x3a>
 800d9aa:	2b20      	cmp	r3, #32
 800d9ac:	d14f      	bne.n	800da4e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	6839      	ldr	r1, [r7, #0]
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	4798      	blx	r3
 800d9bc:	4603      	mov	r3, r0
 800d9be:	73fb      	strb	r3, [r7, #15]
      break;
 800d9c0:	e04a      	b.n	800da58 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	785b      	ldrb	r3, [r3, #1]
 800d9c6:	2b09      	cmp	r3, #9
 800d9c8:	d83b      	bhi.n	800da42 <USBD_StdDevReq+0xba>
 800d9ca:	a201      	add	r2, pc, #4	; (adr r2, 800d9d0 <USBD_StdDevReq+0x48>)
 800d9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9d0:	0800da25 	.word	0x0800da25
 800d9d4:	0800da39 	.word	0x0800da39
 800d9d8:	0800da43 	.word	0x0800da43
 800d9dc:	0800da2f 	.word	0x0800da2f
 800d9e0:	0800da43 	.word	0x0800da43
 800d9e4:	0800da03 	.word	0x0800da03
 800d9e8:	0800d9f9 	.word	0x0800d9f9
 800d9ec:	0800da43 	.word	0x0800da43
 800d9f0:	0800da1b 	.word	0x0800da1b
 800d9f4:	0800da0d 	.word	0x0800da0d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d9f8:	6839      	ldr	r1, [r7, #0]
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f000 f9de 	bl	800ddbc <USBD_GetDescriptor>
          break;
 800da00:	e024      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800da02:	6839      	ldr	r1, [r7, #0]
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f000 fb6d 	bl	800e0e4 <USBD_SetAddress>
          break;
 800da0a:	e01f      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800da0c:	6839      	ldr	r1, [r7, #0]
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f000 fbac 	bl	800e16c <USBD_SetConfig>
 800da14:	4603      	mov	r3, r0
 800da16:	73fb      	strb	r3, [r7, #15]
          break;
 800da18:	e018      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800da1a:	6839      	ldr	r1, [r7, #0]
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f000 fc4b 	bl	800e2b8 <USBD_GetConfig>
          break;
 800da22:	e013      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800da24:	6839      	ldr	r1, [r7, #0]
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f000 fc7c 	bl	800e324 <USBD_GetStatus>
          break;
 800da2c:	e00e      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800da2e:	6839      	ldr	r1, [r7, #0]
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f000 fcab 	bl	800e38c <USBD_SetFeature>
          break;
 800da36:	e009      	b.n	800da4c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800da38:	6839      	ldr	r1, [r7, #0]
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f000 fcba 	bl	800e3b4 <USBD_ClrFeature>
          break;
 800da40:	e004      	b.n	800da4c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800da42:	6839      	ldr	r1, [r7, #0]
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f000 fd11 	bl	800e46c <USBD_CtlError>
          break;
 800da4a:	bf00      	nop
      }
      break;
 800da4c:	e004      	b.n	800da58 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800da4e:	6839      	ldr	r1, [r7, #0]
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	f000 fd0b 	bl	800e46c <USBD_CtlError>
      break;
 800da56:	bf00      	nop
  }

  return ret;
 800da58:	7bfb      	ldrb	r3, [r7, #15]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop

0800da64 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b084      	sub	sp, #16
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
 800da6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800da6e:	2300      	movs	r3, #0
 800da70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	781b      	ldrb	r3, [r3, #0]
 800da76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800da7a:	2b40      	cmp	r3, #64	; 0x40
 800da7c:	d005      	beq.n	800da8a <USBD_StdItfReq+0x26>
 800da7e:	2b40      	cmp	r3, #64	; 0x40
 800da80:	d82f      	bhi.n	800dae2 <USBD_StdItfReq+0x7e>
 800da82:	2b00      	cmp	r3, #0
 800da84:	d001      	beq.n	800da8a <USBD_StdItfReq+0x26>
 800da86:	2b20      	cmp	r3, #32
 800da88:	d12b      	bne.n	800dae2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da90:	b2db      	uxtb	r3, r3
 800da92:	3b01      	subs	r3, #1
 800da94:	2b02      	cmp	r3, #2
 800da96:	d81d      	bhi.n	800dad4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	889b      	ldrh	r3, [r3, #4]
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	2b01      	cmp	r3, #1
 800daa0:	d813      	bhi.n	800daca <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800daa8:	689b      	ldr	r3, [r3, #8]
 800daaa:	6839      	ldr	r1, [r7, #0]
 800daac:	6878      	ldr	r0, [r7, #4]
 800daae:	4798      	blx	r3
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	88db      	ldrh	r3, [r3, #6]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d110      	bne.n	800dade <USBD_StdItfReq+0x7a>
 800dabc:	7bfb      	ldrb	r3, [r7, #15]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d10d      	bne.n	800dade <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 fd9c 	bl	800e600 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dac8:	e009      	b.n	800dade <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800daca:	6839      	ldr	r1, [r7, #0]
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 fccd 	bl	800e46c <USBD_CtlError>
          break;
 800dad2:	e004      	b.n	800dade <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800dad4:	6839      	ldr	r1, [r7, #0]
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f000 fcc8 	bl	800e46c <USBD_CtlError>
          break;
 800dadc:	e000      	b.n	800dae0 <USBD_StdItfReq+0x7c>
          break;
 800dade:	bf00      	nop
      }
      break;
 800dae0:	e004      	b.n	800daec <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800dae2:	6839      	ldr	r1, [r7, #0]
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f000 fcc1 	bl	800e46c <USBD_CtlError>
      break;
 800daea:	bf00      	nop
  }

  return ret;
 800daec:	7bfb      	ldrb	r3, [r7, #15]
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3710      	adds	r7, #16
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}

0800daf6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b084      	sub	sp, #16
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
 800dafe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800db00:	2300      	movs	r3, #0
 800db02:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	889b      	ldrh	r3, [r3, #4]
 800db08:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800db12:	2b40      	cmp	r3, #64	; 0x40
 800db14:	d007      	beq.n	800db26 <USBD_StdEPReq+0x30>
 800db16:	2b40      	cmp	r3, #64	; 0x40
 800db18:	f200 8145 	bhi.w	800dda6 <USBD_StdEPReq+0x2b0>
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d00c      	beq.n	800db3a <USBD_StdEPReq+0x44>
 800db20:	2b20      	cmp	r3, #32
 800db22:	f040 8140 	bne.w	800dda6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db2c:	689b      	ldr	r3, [r3, #8]
 800db2e:	6839      	ldr	r1, [r7, #0]
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	4798      	blx	r3
 800db34:	4603      	mov	r3, r0
 800db36:	73fb      	strb	r3, [r7, #15]
      break;
 800db38:	e13a      	b.n	800ddb0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	785b      	ldrb	r3, [r3, #1]
 800db3e:	2b03      	cmp	r3, #3
 800db40:	d007      	beq.n	800db52 <USBD_StdEPReq+0x5c>
 800db42:	2b03      	cmp	r3, #3
 800db44:	f300 8129 	bgt.w	800dd9a <USBD_StdEPReq+0x2a4>
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d07f      	beq.n	800dc4c <USBD_StdEPReq+0x156>
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d03c      	beq.n	800dbca <USBD_StdEPReq+0xd4>
 800db50:	e123      	b.n	800dd9a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	d002      	beq.n	800db64 <USBD_StdEPReq+0x6e>
 800db5e:	2b03      	cmp	r3, #3
 800db60:	d016      	beq.n	800db90 <USBD_StdEPReq+0x9a>
 800db62:	e02c      	b.n	800dbbe <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800db64:	7bbb      	ldrb	r3, [r7, #14]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d00d      	beq.n	800db86 <USBD_StdEPReq+0x90>
 800db6a:	7bbb      	ldrb	r3, [r7, #14]
 800db6c:	2b80      	cmp	r3, #128	; 0x80
 800db6e:	d00a      	beq.n	800db86 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	4619      	mov	r1, r3
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f001 f95d 	bl	800ee34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800db7a:	2180      	movs	r1, #128	; 0x80
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f001 f959 	bl	800ee34 <USBD_LL_StallEP>
 800db82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800db84:	e020      	b.n	800dbc8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800db86:	6839      	ldr	r1, [r7, #0]
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f000 fc6f 	bl	800e46c <USBD_CtlError>
              break;
 800db8e:	e01b      	b.n	800dbc8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	885b      	ldrh	r3, [r3, #2]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d10e      	bne.n	800dbb6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800db98:	7bbb      	ldrb	r3, [r7, #14]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d00b      	beq.n	800dbb6 <USBD_StdEPReq+0xc0>
 800db9e:	7bbb      	ldrb	r3, [r7, #14]
 800dba0:	2b80      	cmp	r3, #128	; 0x80
 800dba2:	d008      	beq.n	800dbb6 <USBD_StdEPReq+0xc0>
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	88db      	ldrh	r3, [r3, #6]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d104      	bne.n	800dbb6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dbac:	7bbb      	ldrb	r3, [r7, #14]
 800dbae:	4619      	mov	r1, r3
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f001 f93f 	bl	800ee34 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f000 fd22 	bl	800e600 <USBD_CtlSendStatus>

              break;
 800dbbc:	e004      	b.n	800dbc8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800dbbe:	6839      	ldr	r1, [r7, #0]
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f000 fc53 	bl	800e46c <USBD_CtlError>
              break;
 800dbc6:	bf00      	nop
          }
          break;
 800dbc8:	e0ec      	b.n	800dda4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	2b02      	cmp	r3, #2
 800dbd4:	d002      	beq.n	800dbdc <USBD_StdEPReq+0xe6>
 800dbd6:	2b03      	cmp	r3, #3
 800dbd8:	d016      	beq.n	800dc08 <USBD_StdEPReq+0x112>
 800dbda:	e030      	b.n	800dc3e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dbdc:	7bbb      	ldrb	r3, [r7, #14]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d00d      	beq.n	800dbfe <USBD_StdEPReq+0x108>
 800dbe2:	7bbb      	ldrb	r3, [r7, #14]
 800dbe4:	2b80      	cmp	r3, #128	; 0x80
 800dbe6:	d00a      	beq.n	800dbfe <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dbe8:	7bbb      	ldrb	r3, [r7, #14]
 800dbea:	4619      	mov	r1, r3
 800dbec:	6878      	ldr	r0, [r7, #4]
 800dbee:	f001 f921 	bl	800ee34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dbf2:	2180      	movs	r1, #128	; 0x80
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f001 f91d 	bl	800ee34 <USBD_LL_StallEP>
 800dbfa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dbfc:	e025      	b.n	800dc4a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800dbfe:	6839      	ldr	r1, [r7, #0]
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 fc33 	bl	800e46c <USBD_CtlError>
              break;
 800dc06:	e020      	b.n	800dc4a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	885b      	ldrh	r3, [r3, #2]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d11b      	bne.n	800dc48 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dc10:	7bbb      	ldrb	r3, [r7, #14]
 800dc12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d004      	beq.n	800dc24 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800dc1a:	7bbb      	ldrb	r3, [r7, #14]
 800dc1c:	4619      	mov	r1, r3
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f001 f927 	bl	800ee72 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800dc24:	6878      	ldr	r0, [r7, #4]
 800dc26:	f000 fceb 	bl	800e600 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dc30:	689b      	ldr	r3, [r3, #8]
 800dc32:	6839      	ldr	r1, [r7, #0]
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	4798      	blx	r3
 800dc38:	4603      	mov	r3, r0
 800dc3a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800dc3c:	e004      	b.n	800dc48 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800dc3e:	6839      	ldr	r1, [r7, #0]
 800dc40:	6878      	ldr	r0, [r7, #4]
 800dc42:	f000 fc13 	bl	800e46c <USBD_CtlError>
              break;
 800dc46:	e000      	b.n	800dc4a <USBD_StdEPReq+0x154>
              break;
 800dc48:	bf00      	nop
          }
          break;
 800dc4a:	e0ab      	b.n	800dda4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	2b02      	cmp	r3, #2
 800dc56:	d002      	beq.n	800dc5e <USBD_StdEPReq+0x168>
 800dc58:	2b03      	cmp	r3, #3
 800dc5a:	d032      	beq.n	800dcc2 <USBD_StdEPReq+0x1cc>
 800dc5c:	e097      	b.n	800dd8e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc5e:	7bbb      	ldrb	r3, [r7, #14]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d007      	beq.n	800dc74 <USBD_StdEPReq+0x17e>
 800dc64:	7bbb      	ldrb	r3, [r7, #14]
 800dc66:	2b80      	cmp	r3, #128	; 0x80
 800dc68:	d004      	beq.n	800dc74 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f000 fbfd 	bl	800e46c <USBD_CtlError>
                break;
 800dc72:	e091      	b.n	800dd98 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	da0b      	bge.n	800dc94 <USBD_StdEPReq+0x19e>
 800dc7c:	7bbb      	ldrb	r3, [r7, #14]
 800dc7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc82:	4613      	mov	r3, r2
 800dc84:	009b      	lsls	r3, r3, #2
 800dc86:	4413      	add	r3, r2
 800dc88:	009b      	lsls	r3, r3, #2
 800dc8a:	3310      	adds	r3, #16
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	4413      	add	r3, r2
 800dc90:	3304      	adds	r3, #4
 800dc92:	e00b      	b.n	800dcac <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dc94:	7bbb      	ldrb	r3, [r7, #14]
 800dc96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc9a:	4613      	mov	r3, r2
 800dc9c:	009b      	lsls	r3, r3, #2
 800dc9e:	4413      	add	r3, r2
 800dca0:	009b      	lsls	r3, r3, #2
 800dca2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	4413      	add	r3, r2
 800dcaa:	3304      	adds	r3, #4
 800dcac:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	2202      	movs	r2, #2
 800dcb8:	4619      	mov	r1, r3
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f000 fc46 	bl	800e54c <USBD_CtlSendData>
              break;
 800dcc0:	e06a      	b.n	800dd98 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dcc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	da11      	bge.n	800dcee <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dcca:	7bbb      	ldrb	r3, [r7, #14]
 800dccc:	f003 020f 	and.w	r2, r3, #15
 800dcd0:	6879      	ldr	r1, [r7, #4]
 800dcd2:	4613      	mov	r3, r2
 800dcd4:	009b      	lsls	r3, r3, #2
 800dcd6:	4413      	add	r3, r2
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	440b      	add	r3, r1
 800dcdc:	3324      	adds	r3, #36	; 0x24
 800dcde:	881b      	ldrh	r3, [r3, #0]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d117      	bne.n	800dd14 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dce4:	6839      	ldr	r1, [r7, #0]
 800dce6:	6878      	ldr	r0, [r7, #4]
 800dce8:	f000 fbc0 	bl	800e46c <USBD_CtlError>
                  break;
 800dcec:	e054      	b.n	800dd98 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dcee:	7bbb      	ldrb	r3, [r7, #14]
 800dcf0:	f003 020f 	and.w	r2, r3, #15
 800dcf4:	6879      	ldr	r1, [r7, #4]
 800dcf6:	4613      	mov	r3, r2
 800dcf8:	009b      	lsls	r3, r3, #2
 800dcfa:	4413      	add	r3, r2
 800dcfc:	009b      	lsls	r3, r3, #2
 800dcfe:	440b      	add	r3, r1
 800dd00:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dd04:	881b      	ldrh	r3, [r3, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d104      	bne.n	800dd14 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dd0a:	6839      	ldr	r1, [r7, #0]
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f000 fbad 	bl	800e46c <USBD_CtlError>
                  break;
 800dd12:	e041      	b.n	800dd98 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	da0b      	bge.n	800dd34 <USBD_StdEPReq+0x23e>
 800dd1c:	7bbb      	ldrb	r3, [r7, #14]
 800dd1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd22:	4613      	mov	r3, r2
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	4413      	add	r3, r2
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	3310      	adds	r3, #16
 800dd2c:	687a      	ldr	r2, [r7, #4]
 800dd2e:	4413      	add	r3, r2
 800dd30:	3304      	adds	r3, #4
 800dd32:	e00b      	b.n	800dd4c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dd34:	7bbb      	ldrb	r3, [r7, #14]
 800dd36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd3a:	4613      	mov	r3, r2
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dd46:	687a      	ldr	r2, [r7, #4]
 800dd48:	4413      	add	r3, r2
 800dd4a:	3304      	adds	r3, #4
 800dd4c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dd4e:	7bbb      	ldrb	r3, [r7, #14]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d002      	beq.n	800dd5a <USBD_StdEPReq+0x264>
 800dd54:	7bbb      	ldrb	r3, [r7, #14]
 800dd56:	2b80      	cmp	r3, #128	; 0x80
 800dd58:	d103      	bne.n	800dd62 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	601a      	str	r2, [r3, #0]
 800dd60:	e00e      	b.n	800dd80 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dd62:	7bbb      	ldrb	r3, [r7, #14]
 800dd64:	4619      	mov	r1, r3
 800dd66:	6878      	ldr	r0, [r7, #4]
 800dd68:	f001 f8a2 	bl	800eeb0 <USBD_LL_IsStallEP>
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d003      	beq.n	800dd7a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	2201      	movs	r2, #1
 800dd76:	601a      	str	r2, [r3, #0]
 800dd78:	e002      	b.n	800dd80 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	2202      	movs	r2, #2
 800dd84:	4619      	mov	r1, r3
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 fbe0 	bl	800e54c <USBD_CtlSendData>
              break;
 800dd8c:	e004      	b.n	800dd98 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800dd8e:	6839      	ldr	r1, [r7, #0]
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f000 fb6b 	bl	800e46c <USBD_CtlError>
              break;
 800dd96:	bf00      	nop
          }
          break;
 800dd98:	e004      	b.n	800dda4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800dd9a:	6839      	ldr	r1, [r7, #0]
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	f000 fb65 	bl	800e46c <USBD_CtlError>
          break;
 800dda2:	bf00      	nop
      }
      break;
 800dda4:	e004      	b.n	800ddb0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800dda6:	6839      	ldr	r1, [r7, #0]
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f000 fb5f 	bl	800e46c <USBD_CtlError>
      break;
 800ddae:	bf00      	nop
  }

  return ret;
 800ddb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3710      	adds	r7, #16
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
	...

0800ddbc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	885b      	ldrh	r3, [r3, #2]
 800ddd6:	0a1b      	lsrs	r3, r3, #8
 800ddd8:	b29b      	uxth	r3, r3
 800ddda:	3b01      	subs	r3, #1
 800dddc:	2b0e      	cmp	r3, #14
 800ddde:	f200 8152 	bhi.w	800e086 <USBD_GetDescriptor+0x2ca>
 800dde2:	a201      	add	r2, pc, #4	; (adr r2, 800dde8 <USBD_GetDescriptor+0x2c>)
 800dde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dde8:	0800de59 	.word	0x0800de59
 800ddec:	0800de71 	.word	0x0800de71
 800ddf0:	0800deb1 	.word	0x0800deb1
 800ddf4:	0800e087 	.word	0x0800e087
 800ddf8:	0800e087 	.word	0x0800e087
 800ddfc:	0800e027 	.word	0x0800e027
 800de00:	0800e053 	.word	0x0800e053
 800de04:	0800e087 	.word	0x0800e087
 800de08:	0800e087 	.word	0x0800e087
 800de0c:	0800e087 	.word	0x0800e087
 800de10:	0800e087 	.word	0x0800e087
 800de14:	0800e087 	.word	0x0800e087
 800de18:	0800e087 	.word	0x0800e087
 800de1c:	0800e087 	.word	0x0800e087
 800de20:	0800de25 	.word	0x0800de25
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de2a:	69db      	ldr	r3, [r3, #28]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d00b      	beq.n	800de48 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de36:	69db      	ldr	r3, [r3, #28]
 800de38:	687a      	ldr	r2, [r7, #4]
 800de3a:	7c12      	ldrb	r2, [r2, #16]
 800de3c:	f107 0108 	add.w	r1, r7, #8
 800de40:	4610      	mov	r0, r2
 800de42:	4798      	blx	r3
 800de44:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800de46:	e126      	b.n	800e096 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800de48:	6839      	ldr	r1, [r7, #0]
 800de4a:	6878      	ldr	r0, [r7, #4]
 800de4c:	f000 fb0e 	bl	800e46c <USBD_CtlError>
        err++;
 800de50:	7afb      	ldrb	r3, [r7, #11]
 800de52:	3301      	adds	r3, #1
 800de54:	72fb      	strb	r3, [r7, #11]
      break;
 800de56:	e11e      	b.n	800e096 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	687a      	ldr	r2, [r7, #4]
 800de62:	7c12      	ldrb	r2, [r2, #16]
 800de64:	f107 0108 	add.w	r1, r7, #8
 800de68:	4610      	mov	r0, r2
 800de6a:	4798      	blx	r3
 800de6c:	60f8      	str	r0, [r7, #12]
      break;
 800de6e:	e112      	b.n	800e096 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	7c1b      	ldrb	r3, [r3, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d10d      	bne.n	800de94 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de80:	f107 0208 	add.w	r2, r7, #8
 800de84:	4610      	mov	r0, r2
 800de86:	4798      	blx	r3
 800de88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	3301      	adds	r3, #1
 800de8e:	2202      	movs	r2, #2
 800de90:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800de92:	e100      	b.n	800e096 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de9c:	f107 0208 	add.w	r2, r7, #8
 800dea0:	4610      	mov	r0, r2
 800dea2:	4798      	blx	r3
 800dea4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	3301      	adds	r3, #1
 800deaa:	2202      	movs	r2, #2
 800deac:	701a      	strb	r2, [r3, #0]
      break;
 800deae:	e0f2      	b.n	800e096 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	885b      	ldrh	r3, [r3, #2]
 800deb4:	b2db      	uxtb	r3, r3
 800deb6:	2b05      	cmp	r3, #5
 800deb8:	f200 80ac 	bhi.w	800e014 <USBD_GetDescriptor+0x258>
 800debc:	a201      	add	r2, pc, #4	; (adr r2, 800dec4 <USBD_GetDescriptor+0x108>)
 800debe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec2:	bf00      	nop
 800dec4:	0800dedd 	.word	0x0800dedd
 800dec8:	0800df11 	.word	0x0800df11
 800decc:	0800df45 	.word	0x0800df45
 800ded0:	0800df79 	.word	0x0800df79
 800ded4:	0800dfad 	.word	0x0800dfad
 800ded8:	0800dfe1 	.word	0x0800dfe1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d00b      	beq.n	800df00 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800deee:	685b      	ldr	r3, [r3, #4]
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	7c12      	ldrb	r2, [r2, #16]
 800def4:	f107 0108 	add.w	r1, r7, #8
 800def8:	4610      	mov	r0, r2
 800defa:	4798      	blx	r3
 800defc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800defe:	e091      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df00:	6839      	ldr	r1, [r7, #0]
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 fab2 	bl	800e46c <USBD_CtlError>
            err++;
 800df08:	7afb      	ldrb	r3, [r7, #11]
 800df0a:	3301      	adds	r3, #1
 800df0c:	72fb      	strb	r3, [r7, #11]
          break;
 800df0e:	e089      	b.n	800e024 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df16:	689b      	ldr	r3, [r3, #8]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00b      	beq.n	800df34 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df22:	689b      	ldr	r3, [r3, #8]
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	7c12      	ldrb	r2, [r2, #16]
 800df28:	f107 0108 	add.w	r1, r7, #8
 800df2c:	4610      	mov	r0, r2
 800df2e:	4798      	blx	r3
 800df30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df32:	e077      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df34:	6839      	ldr	r1, [r7, #0]
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f000 fa98 	bl	800e46c <USBD_CtlError>
            err++;
 800df3c:	7afb      	ldrb	r3, [r7, #11]
 800df3e:	3301      	adds	r3, #1
 800df40:	72fb      	strb	r3, [r7, #11]
          break;
 800df42:	e06f      	b.n	800e024 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df4a:	68db      	ldr	r3, [r3, #12]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d00b      	beq.n	800df68 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	687a      	ldr	r2, [r7, #4]
 800df5a:	7c12      	ldrb	r2, [r2, #16]
 800df5c:	f107 0108 	add.w	r1, r7, #8
 800df60:	4610      	mov	r0, r2
 800df62:	4798      	blx	r3
 800df64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df66:	e05d      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df68:	6839      	ldr	r1, [r7, #0]
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 fa7e 	bl	800e46c <USBD_CtlError>
            err++;
 800df70:	7afb      	ldrb	r3, [r7, #11]
 800df72:	3301      	adds	r3, #1
 800df74:	72fb      	strb	r3, [r7, #11]
          break;
 800df76:	e055      	b.n	800e024 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df7e:	691b      	ldr	r3, [r3, #16]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d00b      	beq.n	800df9c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df8a:	691b      	ldr	r3, [r3, #16]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	7c12      	ldrb	r2, [r2, #16]
 800df90:	f107 0108 	add.w	r1, r7, #8
 800df94:	4610      	mov	r0, r2
 800df96:	4798      	blx	r3
 800df98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df9a:	e043      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df9c:	6839      	ldr	r1, [r7, #0]
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f000 fa64 	bl	800e46c <USBD_CtlError>
            err++;
 800dfa4:	7afb      	ldrb	r3, [r7, #11]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	72fb      	strb	r3, [r7, #11]
          break;
 800dfaa:	e03b      	b.n	800e024 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfb2:	695b      	ldr	r3, [r3, #20]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00b      	beq.n	800dfd0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfbe:	695b      	ldr	r3, [r3, #20]
 800dfc0:	687a      	ldr	r2, [r7, #4]
 800dfc2:	7c12      	ldrb	r2, [r2, #16]
 800dfc4:	f107 0108 	add.w	r1, r7, #8
 800dfc8:	4610      	mov	r0, r2
 800dfca:	4798      	blx	r3
 800dfcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dfce:	e029      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dfd0:	6839      	ldr	r1, [r7, #0]
 800dfd2:	6878      	ldr	r0, [r7, #4]
 800dfd4:	f000 fa4a 	bl	800e46c <USBD_CtlError>
            err++;
 800dfd8:	7afb      	ldrb	r3, [r7, #11]
 800dfda:	3301      	adds	r3, #1
 800dfdc:	72fb      	strb	r3, [r7, #11]
          break;
 800dfde:	e021      	b.n	800e024 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfe6:	699b      	ldr	r3, [r3, #24]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d00b      	beq.n	800e004 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dff2:	699b      	ldr	r3, [r3, #24]
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	7c12      	ldrb	r2, [r2, #16]
 800dff8:	f107 0108 	add.w	r1, r7, #8
 800dffc:	4610      	mov	r0, r2
 800dffe:	4798      	blx	r3
 800e000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e002:	e00f      	b.n	800e024 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e004:	6839      	ldr	r1, [r7, #0]
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f000 fa30 	bl	800e46c <USBD_CtlError>
            err++;
 800e00c:	7afb      	ldrb	r3, [r7, #11]
 800e00e:	3301      	adds	r3, #1
 800e010:	72fb      	strb	r3, [r7, #11]
          break;
 800e012:	e007      	b.n	800e024 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e014:	6839      	ldr	r1, [r7, #0]
 800e016:	6878      	ldr	r0, [r7, #4]
 800e018:	f000 fa28 	bl	800e46c <USBD_CtlError>
          err++;
 800e01c:	7afb      	ldrb	r3, [r7, #11]
 800e01e:	3301      	adds	r3, #1
 800e020:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800e022:	bf00      	nop
      }
      break;
 800e024:	e037      	b.n	800e096 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	7c1b      	ldrb	r3, [r3, #16]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d109      	bne.n	800e042 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e036:	f107 0208 	add.w	r2, r7, #8
 800e03a:	4610      	mov	r0, r2
 800e03c:	4798      	blx	r3
 800e03e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e040:	e029      	b.n	800e096 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e042:	6839      	ldr	r1, [r7, #0]
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 fa11 	bl	800e46c <USBD_CtlError>
        err++;
 800e04a:	7afb      	ldrb	r3, [r7, #11]
 800e04c:	3301      	adds	r3, #1
 800e04e:	72fb      	strb	r3, [r7, #11]
      break;
 800e050:	e021      	b.n	800e096 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	7c1b      	ldrb	r3, [r3, #16]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10d      	bne.n	800e076 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e062:	f107 0208 	add.w	r2, r7, #8
 800e066:	4610      	mov	r0, r2
 800e068:	4798      	blx	r3
 800e06a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	3301      	adds	r3, #1
 800e070:	2207      	movs	r2, #7
 800e072:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e074:	e00f      	b.n	800e096 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e076:	6839      	ldr	r1, [r7, #0]
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 f9f7 	bl	800e46c <USBD_CtlError>
        err++;
 800e07e:	7afb      	ldrb	r3, [r7, #11]
 800e080:	3301      	adds	r3, #1
 800e082:	72fb      	strb	r3, [r7, #11]
      break;
 800e084:	e007      	b.n	800e096 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e086:	6839      	ldr	r1, [r7, #0]
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f000 f9ef 	bl	800e46c <USBD_CtlError>
      err++;
 800e08e:	7afb      	ldrb	r3, [r7, #11]
 800e090:	3301      	adds	r3, #1
 800e092:	72fb      	strb	r3, [r7, #11]
      break;
 800e094:	bf00      	nop
  }

  if (err != 0U)
 800e096:	7afb      	ldrb	r3, [r7, #11]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d11e      	bne.n	800e0da <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	88db      	ldrh	r3, [r3, #6]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d016      	beq.n	800e0d2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e0a4:	893b      	ldrh	r3, [r7, #8]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00e      	beq.n	800e0c8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	88da      	ldrh	r2, [r3, #6]
 800e0ae:	893b      	ldrh	r3, [r7, #8]
 800e0b0:	4293      	cmp	r3, r2
 800e0b2:	bf28      	it	cs
 800e0b4:	4613      	movcs	r3, r2
 800e0b6:	b29b      	uxth	r3, r3
 800e0b8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e0ba:	893b      	ldrh	r3, [r7, #8]
 800e0bc:	461a      	mov	r2, r3
 800e0be:	68f9      	ldr	r1, [r7, #12]
 800e0c0:	6878      	ldr	r0, [r7, #4]
 800e0c2:	f000 fa43 	bl	800e54c <USBD_CtlSendData>
 800e0c6:	e009      	b.n	800e0dc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e0c8:	6839      	ldr	r1, [r7, #0]
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f000 f9ce 	bl	800e46c <USBD_CtlError>
 800e0d0:	e004      	b.n	800e0dc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f000 fa94 	bl	800e600 <USBD_CtlSendStatus>
 800e0d8:	e000      	b.n	800e0dc <USBD_GetDescriptor+0x320>
    return;
 800e0da:	bf00      	nop
  }
}
 800e0dc:	3710      	adds	r7, #16
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}
 800e0e2:	bf00      	nop

0800e0e4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b084      	sub	sp, #16
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
 800e0ec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	889b      	ldrh	r3, [r3, #4]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d131      	bne.n	800e15a <USBD_SetAddress+0x76>
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	88db      	ldrh	r3, [r3, #6]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d12d      	bne.n	800e15a <USBD_SetAddress+0x76>
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	885b      	ldrh	r3, [r3, #2]
 800e102:	2b7f      	cmp	r3, #127	; 0x7f
 800e104:	d829      	bhi.n	800e15a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	885b      	ldrh	r3, [r3, #2]
 800e10a:	b2db      	uxtb	r3, r3
 800e10c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e110:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e118:	b2db      	uxtb	r3, r3
 800e11a:	2b03      	cmp	r3, #3
 800e11c:	d104      	bne.n	800e128 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e11e:	6839      	ldr	r1, [r7, #0]
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f000 f9a3 	bl	800e46c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e126:	e01d      	b.n	800e164 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	7bfa      	ldrb	r2, [r7, #15]
 800e12c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e130:	7bfb      	ldrb	r3, [r7, #15]
 800e132:	4619      	mov	r1, r3
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f000 fee7 	bl	800ef08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e13a:	6878      	ldr	r0, [r7, #4]
 800e13c:	f000 fa60 	bl	800e600 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e140:	7bfb      	ldrb	r3, [r7, #15]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d004      	beq.n	800e150 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2202      	movs	r2, #2
 800e14a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e14e:	e009      	b.n	800e164 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2201      	movs	r2, #1
 800e154:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e158:	e004      	b.n	800e164 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e15a:	6839      	ldr	r1, [r7, #0]
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f000 f985 	bl	800e46c <USBD_CtlError>
  }
}
 800e162:	bf00      	nop
 800e164:	bf00      	nop
 800e166:	3710      	adds	r7, #16
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b084      	sub	sp, #16
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e176:	2300      	movs	r3, #0
 800e178:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	885b      	ldrh	r3, [r3, #2]
 800e17e:	b2da      	uxtb	r2, r3
 800e180:	4b4c      	ldr	r3, [pc, #304]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e182:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e184:	4b4b      	ldr	r3, [pc, #300]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e186:	781b      	ldrb	r3, [r3, #0]
 800e188:	2b01      	cmp	r3, #1
 800e18a:	d905      	bls.n	800e198 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e18c:	6839      	ldr	r1, [r7, #0]
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 f96c 	bl	800e46c <USBD_CtlError>
    return USBD_FAIL;
 800e194:	2303      	movs	r3, #3
 800e196:	e088      	b.n	800e2aa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	2b02      	cmp	r3, #2
 800e1a2:	d002      	beq.n	800e1aa <USBD_SetConfig+0x3e>
 800e1a4:	2b03      	cmp	r3, #3
 800e1a6:	d025      	beq.n	800e1f4 <USBD_SetConfig+0x88>
 800e1a8:	e071      	b.n	800e28e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e1aa:	4b42      	ldr	r3, [pc, #264]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d01c      	beq.n	800e1ec <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e1b2:	4b40      	ldr	r3, [pc, #256]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e1b4:	781b      	ldrb	r3, [r3, #0]
 800e1b6:	461a      	mov	r2, r3
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e1bc:	4b3d      	ldr	r3, [pc, #244]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f7ff f996 	bl	800d4f4 <USBD_SetClassConfig>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e1cc:	7bfb      	ldrb	r3, [r7, #15]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d004      	beq.n	800e1dc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 f949 	bl	800e46c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e1da:	e065      	b.n	800e2a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f000 fa0f 	bl	800e600 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2203      	movs	r2, #3
 800e1e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e1ea:	e05d      	b.n	800e2a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e1ec:	6878      	ldr	r0, [r7, #4]
 800e1ee:	f000 fa07 	bl	800e600 <USBD_CtlSendStatus>
      break;
 800e1f2:	e059      	b.n	800e2a8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e1f4:	4b2f      	ldr	r3, [pc, #188]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d112      	bne.n	800e222 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	2202      	movs	r2, #2
 800e200:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e204:	4b2b      	ldr	r3, [pc, #172]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e206:	781b      	ldrb	r3, [r3, #0]
 800e208:	461a      	mov	r2, r3
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e20e:	4b29      	ldr	r3, [pc, #164]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	4619      	mov	r1, r3
 800e214:	6878      	ldr	r0, [r7, #4]
 800e216:	f7ff f989 	bl	800d52c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f000 f9f0 	bl	800e600 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e220:	e042      	b.n	800e2a8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e222:	4b24      	ldr	r3, [pc, #144]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	461a      	mov	r2, r3
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	429a      	cmp	r2, r3
 800e22e:	d02a      	beq.n	800e286 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	685b      	ldr	r3, [r3, #4]
 800e234:	b2db      	uxtb	r3, r3
 800e236:	4619      	mov	r1, r3
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f7ff f977 	bl	800d52c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e23e:	4b1d      	ldr	r3, [pc, #116]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e240:	781b      	ldrb	r3, [r3, #0]
 800e242:	461a      	mov	r2, r3
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e248:	4b1a      	ldr	r3, [pc, #104]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	4619      	mov	r1, r3
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f7ff f950 	bl	800d4f4 <USBD_SetClassConfig>
 800e254:	4603      	mov	r3, r0
 800e256:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e258:	7bfb      	ldrb	r3, [r7, #15]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d00f      	beq.n	800e27e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e25e:	6839      	ldr	r1, [r7, #0]
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f000 f903 	bl	800e46c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	b2db      	uxtb	r3, r3
 800e26c:	4619      	mov	r1, r3
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f7ff f95c 	bl	800d52c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2202      	movs	r2, #2
 800e278:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e27c:	e014      	b.n	800e2a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 f9be 	bl	800e600 <USBD_CtlSendStatus>
      break;
 800e284:	e010      	b.n	800e2a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f000 f9ba 	bl	800e600 <USBD_CtlSendStatus>
      break;
 800e28c:	e00c      	b.n	800e2a8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e28e:	6839      	ldr	r1, [r7, #0]
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f000 f8eb 	bl	800e46c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e296:	4b07      	ldr	r3, [pc, #28]	; (800e2b4 <USBD_SetConfig+0x148>)
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	4619      	mov	r1, r3
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f7ff f945 	bl	800d52c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e2a2:	2303      	movs	r3, #3
 800e2a4:	73fb      	strb	r3, [r7, #15]
      break;
 800e2a6:	bf00      	nop
  }

  return ret;
 800e2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3710      	adds	r7, #16
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
 800e2b2:	bf00      	nop
 800e2b4:	200003fc 	.word	0x200003fc

0800e2b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
 800e2c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	88db      	ldrh	r3, [r3, #6]
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d004      	beq.n	800e2d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e2ca:	6839      	ldr	r1, [r7, #0]
 800e2cc:	6878      	ldr	r0, [r7, #4]
 800e2ce:	f000 f8cd 	bl	800e46c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e2d2:	e023      	b.n	800e31c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2da:	b2db      	uxtb	r3, r3
 800e2dc:	2b02      	cmp	r3, #2
 800e2de:	dc02      	bgt.n	800e2e6 <USBD_GetConfig+0x2e>
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	dc03      	bgt.n	800e2ec <USBD_GetConfig+0x34>
 800e2e4:	e015      	b.n	800e312 <USBD_GetConfig+0x5a>
 800e2e6:	2b03      	cmp	r3, #3
 800e2e8:	d00b      	beq.n	800e302 <USBD_GetConfig+0x4a>
 800e2ea:	e012      	b.n	800e312 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	3308      	adds	r3, #8
 800e2f6:	2201      	movs	r2, #1
 800e2f8:	4619      	mov	r1, r3
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f000 f926 	bl	800e54c <USBD_CtlSendData>
        break;
 800e300:	e00c      	b.n	800e31c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	3304      	adds	r3, #4
 800e306:	2201      	movs	r2, #1
 800e308:	4619      	mov	r1, r3
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 f91e 	bl	800e54c <USBD_CtlSendData>
        break;
 800e310:	e004      	b.n	800e31c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e312:	6839      	ldr	r1, [r7, #0]
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f000 f8a9 	bl	800e46c <USBD_CtlError>
        break;
 800e31a:	bf00      	nop
}
 800e31c:	bf00      	nop
 800e31e:	3708      	adds	r7, #8
 800e320:	46bd      	mov	sp, r7
 800e322:	bd80      	pop	{r7, pc}

0800e324 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b082      	sub	sp, #8
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
 800e32c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e334:	b2db      	uxtb	r3, r3
 800e336:	3b01      	subs	r3, #1
 800e338:	2b02      	cmp	r3, #2
 800e33a:	d81e      	bhi.n	800e37a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	88db      	ldrh	r3, [r3, #6]
 800e340:	2b02      	cmp	r3, #2
 800e342:	d004      	beq.n	800e34e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e344:	6839      	ldr	r1, [r7, #0]
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f000 f890 	bl	800e46c <USBD_CtlError>
        break;
 800e34c:	e01a      	b.n	800e384 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	2201      	movs	r2, #1
 800e352:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d005      	beq.n	800e36a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	68db      	ldr	r3, [r3, #12]
 800e362:	f043 0202 	orr.w	r2, r3, #2
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	330c      	adds	r3, #12
 800e36e:	2202      	movs	r2, #2
 800e370:	4619      	mov	r1, r3
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f000 f8ea 	bl	800e54c <USBD_CtlSendData>
      break;
 800e378:	e004      	b.n	800e384 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e37a:	6839      	ldr	r1, [r7, #0]
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f000 f875 	bl	800e46c <USBD_CtlError>
      break;
 800e382:	bf00      	nop
  }
}
 800e384:	bf00      	nop
 800e386:	3708      	adds	r7, #8
 800e388:	46bd      	mov	sp, r7
 800e38a:	bd80      	pop	{r7, pc}

0800e38c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e38c:	b580      	push	{r7, lr}
 800e38e:	b082      	sub	sp, #8
 800e390:	af00      	add	r7, sp, #0
 800e392:	6078      	str	r0, [r7, #4]
 800e394:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	885b      	ldrh	r3, [r3, #2]
 800e39a:	2b01      	cmp	r3, #1
 800e39c:	d106      	bne.n	800e3ac <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2201      	movs	r2, #1
 800e3a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	f000 f92a 	bl	800e600 <USBD_CtlSendStatus>
  }
}
 800e3ac:	bf00      	nop
 800e3ae:	3708      	adds	r7, #8
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
 800e3bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e3c4:	b2db      	uxtb	r3, r3
 800e3c6:	3b01      	subs	r3, #1
 800e3c8:	2b02      	cmp	r3, #2
 800e3ca:	d80b      	bhi.n	800e3e4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	885b      	ldrh	r3, [r3, #2]
 800e3d0:	2b01      	cmp	r3, #1
 800e3d2:	d10c      	bne.n	800e3ee <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f000 f90f 	bl	800e600 <USBD_CtlSendStatus>
      }
      break;
 800e3e2:	e004      	b.n	800e3ee <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e3e4:	6839      	ldr	r1, [r7, #0]
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 f840 	bl	800e46c <USBD_CtlError>
      break;
 800e3ec:	e000      	b.n	800e3f0 <USBD_ClrFeature+0x3c>
      break;
 800e3ee:	bf00      	nop
  }
}
 800e3f0:	bf00      	nop
 800e3f2:	3708      	adds	r7, #8
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b084      	sub	sp, #16
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
 800e400:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	781a      	ldrb	r2, [r3, #0]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	3301      	adds	r3, #1
 800e412:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	781a      	ldrb	r2, [r3, #0]
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	3301      	adds	r3, #1
 800e420:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e422:	68f8      	ldr	r0, [r7, #12]
 800e424:	f7ff fa93 	bl	800d94e <SWAPBYTE>
 800e428:	4603      	mov	r3, r0
 800e42a:	461a      	mov	r2, r3
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	3301      	adds	r3, #1
 800e434:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	3301      	adds	r3, #1
 800e43a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e43c:	68f8      	ldr	r0, [r7, #12]
 800e43e:	f7ff fa86 	bl	800d94e <SWAPBYTE>
 800e442:	4603      	mov	r3, r0
 800e444:	461a      	mov	r2, r3
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	3301      	adds	r3, #1
 800e44e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	3301      	adds	r3, #1
 800e454:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e456:	68f8      	ldr	r0, [r7, #12]
 800e458:	f7ff fa79 	bl	800d94e <SWAPBYTE>
 800e45c:	4603      	mov	r3, r0
 800e45e:	461a      	mov	r2, r3
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	80da      	strh	r2, [r3, #6]
}
 800e464:	bf00      	nop
 800e466:	3710      	adds	r7, #16
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}

0800e46c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b082      	sub	sp, #8
 800e470:	af00      	add	r7, sp, #0
 800e472:	6078      	str	r0, [r7, #4]
 800e474:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e476:	2180      	movs	r1, #128	; 0x80
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 fcdb 	bl	800ee34 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e47e:	2100      	movs	r1, #0
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f000 fcd7 	bl	800ee34 <USBD_LL_StallEP>
}
 800e486:	bf00      	nop
 800e488:	3708      	adds	r7, #8
 800e48a:	46bd      	mov	sp, r7
 800e48c:	bd80      	pop	{r7, pc}

0800e48e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e48e:	b580      	push	{r7, lr}
 800e490:	b086      	sub	sp, #24
 800e492:	af00      	add	r7, sp, #0
 800e494:	60f8      	str	r0, [r7, #12]
 800e496:	60b9      	str	r1, [r7, #8]
 800e498:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e49a:	2300      	movs	r3, #0
 800e49c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d036      	beq.n	800e512 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e4a8:	6938      	ldr	r0, [r7, #16]
 800e4aa:	f000 f836 	bl	800e51a <USBD_GetLen>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	3301      	adds	r3, #1
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	005b      	lsls	r3, r3, #1
 800e4b6:	b29a      	uxth	r2, r3
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e4bc:	7dfb      	ldrb	r3, [r7, #23]
 800e4be:	68ba      	ldr	r2, [r7, #8]
 800e4c0:	4413      	add	r3, r2
 800e4c2:	687a      	ldr	r2, [r7, #4]
 800e4c4:	7812      	ldrb	r2, [r2, #0]
 800e4c6:	701a      	strb	r2, [r3, #0]
  idx++;
 800e4c8:	7dfb      	ldrb	r3, [r7, #23]
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e4ce:	7dfb      	ldrb	r3, [r7, #23]
 800e4d0:	68ba      	ldr	r2, [r7, #8]
 800e4d2:	4413      	add	r3, r2
 800e4d4:	2203      	movs	r2, #3
 800e4d6:	701a      	strb	r2, [r3, #0]
  idx++;
 800e4d8:	7dfb      	ldrb	r3, [r7, #23]
 800e4da:	3301      	adds	r3, #1
 800e4dc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e4de:	e013      	b.n	800e508 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e4e0:	7dfb      	ldrb	r3, [r7, #23]
 800e4e2:	68ba      	ldr	r2, [r7, #8]
 800e4e4:	4413      	add	r3, r2
 800e4e6:	693a      	ldr	r2, [r7, #16]
 800e4e8:	7812      	ldrb	r2, [r2, #0]
 800e4ea:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e4ec:	693b      	ldr	r3, [r7, #16]
 800e4ee:	3301      	adds	r3, #1
 800e4f0:	613b      	str	r3, [r7, #16]
    idx++;
 800e4f2:	7dfb      	ldrb	r3, [r7, #23]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e4f8:	7dfb      	ldrb	r3, [r7, #23]
 800e4fa:	68ba      	ldr	r2, [r7, #8]
 800e4fc:	4413      	add	r3, r2
 800e4fe:	2200      	movs	r2, #0
 800e500:	701a      	strb	r2, [r3, #0]
    idx++;
 800e502:	7dfb      	ldrb	r3, [r7, #23]
 800e504:	3301      	adds	r3, #1
 800e506:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e508:	693b      	ldr	r3, [r7, #16]
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d1e7      	bne.n	800e4e0 <USBD_GetString+0x52>
 800e510:	e000      	b.n	800e514 <USBD_GetString+0x86>
    return;
 800e512:	bf00      	nop
  }
}
 800e514:	3718      	adds	r7, #24
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}

0800e51a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e51a:	b480      	push	{r7}
 800e51c:	b085      	sub	sp, #20
 800e51e:	af00      	add	r7, sp, #0
 800e520:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e522:	2300      	movs	r3, #0
 800e524:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e52a:	e005      	b.n	800e538 <USBD_GetLen+0x1e>
  {
    len++;
 800e52c:	7bfb      	ldrb	r3, [r7, #15]
 800e52e:	3301      	adds	r3, #1
 800e530:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	3301      	adds	r3, #1
 800e536:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	781b      	ldrb	r3, [r3, #0]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d1f5      	bne.n	800e52c <USBD_GetLen+0x12>
  }

  return len;
 800e540:	7bfb      	ldrb	r3, [r7, #15]
}
 800e542:	4618      	mov	r0, r3
 800e544:	3714      	adds	r7, #20
 800e546:	46bd      	mov	sp, r7
 800e548:	bc80      	pop	{r7}
 800e54a:	4770      	bx	lr

0800e54c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b084      	sub	sp, #16
 800e550:	af00      	add	r7, sp, #0
 800e552:	60f8      	str	r0, [r7, #12]
 800e554:	60b9      	str	r1, [r7, #8]
 800e556:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	2202      	movs	r2, #2
 800e55c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	687a      	ldr	r2, [r7, #4]
 800e564:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	687a      	ldr	r2, [r7, #4]
 800e56a:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	68ba      	ldr	r2, [r7, #8]
 800e570:	2100      	movs	r1, #0
 800e572:	68f8      	ldr	r0, [r7, #12]
 800e574:	f000 fce7 	bl	800ef46 <USBD_LL_Transmit>

  return USBD_OK;
 800e578:	2300      	movs	r3, #0
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3710      	adds	r7, #16
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}

0800e582 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e582:	b580      	push	{r7, lr}
 800e584:	b084      	sub	sp, #16
 800e586:	af00      	add	r7, sp, #0
 800e588:	60f8      	str	r0, [r7, #12]
 800e58a:	60b9      	str	r1, [r7, #8]
 800e58c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	68ba      	ldr	r2, [r7, #8]
 800e592:	2100      	movs	r1, #0
 800e594:	68f8      	ldr	r0, [r7, #12]
 800e596:	f000 fcd6 	bl	800ef46 <USBD_LL_Transmit>

  return USBD_OK;
 800e59a:	2300      	movs	r3, #0
}
 800e59c:	4618      	mov	r0, r3
 800e59e:	3710      	adds	r7, #16
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b084      	sub	sp, #16
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	60b9      	str	r1, [r7, #8]
 800e5ae:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2203      	movs	r2, #3
 800e5b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	687a      	ldr	r2, [r7, #4]
 800e5bc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	687a      	ldr	r2, [r7, #4]
 800e5c4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	68ba      	ldr	r2, [r7, #8]
 800e5cc:	2100      	movs	r1, #0
 800e5ce:	68f8      	ldr	r0, [r7, #12]
 800e5d0:	f000 fcda 	bl	800ef88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5d4:	2300      	movs	r3, #0
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3710      	adds	r7, #16
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}

0800e5de <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e5de:	b580      	push	{r7, lr}
 800e5e0:	b084      	sub	sp, #16
 800e5e2:	af00      	add	r7, sp, #0
 800e5e4:	60f8      	str	r0, [r7, #12]
 800e5e6:	60b9      	str	r1, [r7, #8]
 800e5e8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	68ba      	ldr	r2, [r7, #8]
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	68f8      	ldr	r0, [r7, #12]
 800e5f2:	f000 fcc9 	bl	800ef88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5f6:	2300      	movs	r3, #0
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3710      	adds	r7, #16
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}

0800e600 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b082      	sub	sp, #8
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2204      	movs	r2, #4
 800e60c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e610:	2300      	movs	r3, #0
 800e612:	2200      	movs	r2, #0
 800e614:	2100      	movs	r1, #0
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f000 fc95 	bl	800ef46 <USBD_LL_Transmit>

  return USBD_OK;
 800e61c:	2300      	movs	r3, #0
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3708      	adds	r7, #8
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}

0800e626 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b082      	sub	sp, #8
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2205      	movs	r2, #5
 800e632:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e636:	2300      	movs	r3, #0
 800e638:	2200      	movs	r2, #0
 800e63a:	2100      	movs	r1, #0
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f000 fca3 	bl	800ef88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e642:	2300      	movs	r3, #0
}
 800e644:	4618      	mov	r0, r3
 800e646:	3708      	adds	r7, #8
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}

0800e64c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800e650:	2200      	movs	r2, #0
 800e652:	4912      	ldr	r1, [pc, #72]	; (800e69c <MX_USB_Device_Init+0x50>)
 800e654:	4812      	ldr	r0, [pc, #72]	; (800e6a0 <MX_USB_Device_Init+0x54>)
 800e656:	f7fe fee0 	bl	800d41a <USBD_Init>
 800e65a:	4603      	mov	r3, r0
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d001      	beq.n	800e664 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800e660:	f7f3 fef6 	bl	8002450 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800e664:	490f      	ldr	r1, [pc, #60]	; (800e6a4 <MX_USB_Device_Init+0x58>)
 800e666:	480e      	ldr	r0, [pc, #56]	; (800e6a0 <MX_USB_Device_Init+0x54>)
 800e668:	f7fe ff07 	bl	800d47a <USBD_RegisterClass>
 800e66c:	4603      	mov	r3, r0
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d001      	beq.n	800e676 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800e672:	f7f3 feed 	bl	8002450 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800e676:	490c      	ldr	r1, [pc, #48]	; (800e6a8 <MX_USB_Device_Init+0x5c>)
 800e678:	4809      	ldr	r0, [pc, #36]	; (800e6a0 <MX_USB_Device_Init+0x54>)
 800e67a:	f7fe fe2b 	bl	800d2d4 <USBD_CDC_RegisterInterface>
 800e67e:	4603      	mov	r3, r0
 800e680:	2b00      	cmp	r3, #0
 800e682:	d001      	beq.n	800e688 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800e684:	f7f3 fee4 	bl	8002450 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800e688:	4805      	ldr	r0, [pc, #20]	; (800e6a0 <MX_USB_Device_Init+0x54>)
 800e68a:	f7fe ff1d 	bl	800d4c8 <USBD_Start>
 800e68e:	4603      	mov	r3, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	d001      	beq.n	800e698 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800e694:	f7f3 fedc 	bl	8002450 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800e698:	bf00      	nop
 800e69a:	bd80      	pop	{r7, pc}
 800e69c:	200001ac 	.word	0x200001ac
 800e6a0:	200049b0 	.word	0x200049b0
 800e6a4:	20000094 	.word	0x20000094
 800e6a8:	20000198 	.word	0x20000198

0800e6ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e6b0:	2200      	movs	r2, #0
 800e6b2:	4905      	ldr	r1, [pc, #20]	; (800e6c8 <CDC_Init_FS+0x1c>)
 800e6b4:	4805      	ldr	r0, [pc, #20]	; (800e6cc <CDC_Init_FS+0x20>)
 800e6b6:	f7fe fe21 	bl	800d2fc <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e6ba:	4905      	ldr	r1, [pc, #20]	; (800e6d0 <CDC_Init_FS+0x24>)
 800e6bc:	4803      	ldr	r0, [pc, #12]	; (800e6cc <CDC_Init_FS+0x20>)
 800e6be:	f7fe fe3a 	bl	800d336 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800e6c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	bd80      	pop	{r7, pc}
 800e6c8:	20005070 	.word	0x20005070
 800e6cc:	200049b0 	.word	0x200049b0
 800e6d0:	20004c88 	.word	0x20004c88

0800e6d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800e6d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bc80      	pop	{r7}
 800e6e0:	4770      	bx	lr
	...

0800e6e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	b083      	sub	sp, #12
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	4603      	mov	r3, r0
 800e6ec:	6039      	str	r1, [r7, #0]
 800e6ee:	71fb      	strb	r3, [r7, #7]
 800e6f0:	4613      	mov	r3, r2
 800e6f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd) {
 800e6f4:	79fb      	ldrb	r3, [r7, #7]
 800e6f6:	2b23      	cmp	r3, #35	; 0x23
 800e6f8:	f200 808c 	bhi.w	800e814 <CDC_Control_FS+0x130>
 800e6fc:	a201      	add	r2, pc, #4	; (adr r2, 800e704 <CDC_Control_FS+0x20>)
 800e6fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e702:	bf00      	nop
 800e704:	0800e815 	.word	0x0800e815
 800e708:	0800e815 	.word	0x0800e815
 800e70c:	0800e815 	.word	0x0800e815
 800e710:	0800e815 	.word	0x0800e815
 800e714:	0800e815 	.word	0x0800e815
 800e718:	0800e815 	.word	0x0800e815
 800e71c:	0800e815 	.word	0x0800e815
 800e720:	0800e815 	.word	0x0800e815
 800e724:	0800e815 	.word	0x0800e815
 800e728:	0800e815 	.word	0x0800e815
 800e72c:	0800e815 	.word	0x0800e815
 800e730:	0800e815 	.word	0x0800e815
 800e734:	0800e815 	.word	0x0800e815
 800e738:	0800e815 	.word	0x0800e815
 800e73c:	0800e815 	.word	0x0800e815
 800e740:	0800e815 	.word	0x0800e815
 800e744:	0800e815 	.word	0x0800e815
 800e748:	0800e815 	.word	0x0800e815
 800e74c:	0800e815 	.word	0x0800e815
 800e750:	0800e815 	.word	0x0800e815
 800e754:	0800e815 	.word	0x0800e815
 800e758:	0800e815 	.word	0x0800e815
 800e75c:	0800e815 	.word	0x0800e815
 800e760:	0800e815 	.word	0x0800e815
 800e764:	0800e815 	.word	0x0800e815
 800e768:	0800e815 	.word	0x0800e815
 800e76c:	0800e815 	.word	0x0800e815
 800e770:	0800e815 	.word	0x0800e815
 800e774:	0800e815 	.word	0x0800e815
 800e778:	0800e815 	.word	0x0800e815
 800e77c:	0800e815 	.word	0x0800e815
 800e780:	0800e815 	.word	0x0800e815
 800e784:	0800e795 	.word	0x0800e795
 800e788:	0800e7cf 	.word	0x0800e7cf
 800e78c:	0800e815 	.word	0x0800e815
 800e790:	0800e815 	.word	0x0800e815
		/*                                        3 - Mark                             */
		/*                                        4 - Space                            */
		/* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
		/*******************************************************************************/
	case CDC_SET_LINE_CODING:
		linecodebuff[0] = pbuf[0];
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	781a      	ldrb	r2, [r3, #0]
 800e798:	4b22      	ldr	r3, [pc, #136]	; (800e824 <CDC_Control_FS+0x140>)
 800e79a:	701a      	strb	r2, [r3, #0]
		linecodebuff[1] = pbuf[1];
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	785a      	ldrb	r2, [r3, #1]
 800e7a0:	4b20      	ldr	r3, [pc, #128]	; (800e824 <CDC_Control_FS+0x140>)
 800e7a2:	705a      	strb	r2, [r3, #1]
		linecodebuff[2] = pbuf[2];
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	789a      	ldrb	r2, [r3, #2]
 800e7a8:	4b1e      	ldr	r3, [pc, #120]	; (800e824 <CDC_Control_FS+0x140>)
 800e7aa:	709a      	strb	r2, [r3, #2]
		linecodebuff[3] = pbuf[3];
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	78da      	ldrb	r2, [r3, #3]
 800e7b0:	4b1c      	ldr	r3, [pc, #112]	; (800e824 <CDC_Control_FS+0x140>)
 800e7b2:	70da      	strb	r2, [r3, #3]
		linecodebuff[4] = pbuf[4];
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	791a      	ldrb	r2, [r3, #4]
 800e7b8:	4b1a      	ldr	r3, [pc, #104]	; (800e824 <CDC_Control_FS+0x140>)
 800e7ba:	711a      	strb	r2, [r3, #4]
		linecodebuff[5] = pbuf[5];
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	795a      	ldrb	r2, [r3, #5]
 800e7c0:	4b18      	ldr	r3, [pc, #96]	; (800e824 <CDC_Control_FS+0x140>)
 800e7c2:	715a      	strb	r2, [r3, #5]
		linecodebuff[6] = pbuf[6];
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	799a      	ldrb	r2, [r3, #6]
 800e7c8:	4b16      	ldr	r3, [pc, #88]	; (800e824 <CDC_Control_FS+0x140>)
 800e7ca:	719a      	strb	r2, [r3, #6]
		break;
 800e7cc:	e023      	b.n	800e816 <CDC_Control_FS+0x132>

	case CDC_GET_LINE_CODING:
		pbuf[0] = linecodebuff[0];
 800e7ce:	4b15      	ldr	r3, [pc, #84]	; (800e824 <CDC_Control_FS+0x140>)
 800e7d0:	781a      	ldrb	r2, [r3, #0]
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	701a      	strb	r2, [r3, #0]
		pbuf[1] = linecodebuff[1];
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	4a12      	ldr	r2, [pc, #72]	; (800e824 <CDC_Control_FS+0x140>)
 800e7dc:	7852      	ldrb	r2, [r2, #1]
 800e7de:	701a      	strb	r2, [r3, #0]
		pbuf[2] = linecodebuff[2];
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	3302      	adds	r3, #2
 800e7e4:	4a0f      	ldr	r2, [pc, #60]	; (800e824 <CDC_Control_FS+0x140>)
 800e7e6:	7892      	ldrb	r2, [r2, #2]
 800e7e8:	701a      	strb	r2, [r3, #0]
		pbuf[3] = linecodebuff[3];
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	3303      	adds	r3, #3
 800e7ee:	4a0d      	ldr	r2, [pc, #52]	; (800e824 <CDC_Control_FS+0x140>)
 800e7f0:	78d2      	ldrb	r2, [r2, #3]
 800e7f2:	701a      	strb	r2, [r3, #0]
		pbuf[4] = linecodebuff[4];
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	3304      	adds	r3, #4
 800e7f8:	4a0a      	ldr	r2, [pc, #40]	; (800e824 <CDC_Control_FS+0x140>)
 800e7fa:	7912      	ldrb	r2, [r2, #4]
 800e7fc:	701a      	strb	r2, [r3, #0]
		pbuf[5] = linecodebuff[5];
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	3305      	adds	r3, #5
 800e802:	4a08      	ldr	r2, [pc, #32]	; (800e824 <CDC_Control_FS+0x140>)
 800e804:	7952      	ldrb	r2, [r2, #5]
 800e806:	701a      	strb	r2, [r3, #0]
		pbuf[6] = linecodebuff[6];
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	3306      	adds	r3, #6
 800e80c:	4a05      	ldr	r2, [pc, #20]	; (800e824 <CDC_Control_FS+0x140>)
 800e80e:	7992      	ldrb	r2, [r2, #6]
 800e810:	701a      	strb	r2, [r3, #0]
		break;
 800e812:	e000      	b.n	800e816 <CDC_Control_FS+0x132>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800e814:	bf00      	nop
	}

	return (USBD_OK);
 800e816:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e818:	4618      	mov	r0, r3
 800e81a:	370c      	adds	r7, #12
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bc80      	pop	{r7}
 800e820:	4770      	bx	lr
 800e822:	bf00      	nop
 800e824:	20004c80 	.word	0x20004c80

0800e828 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b082      	sub	sp, #8
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	com_receive(Buf, Len);
 800e832:	6839      	ldr	r1, [r7, #0]
 800e834:	6878      	ldr	r0, [r7, #4]
 800e836:	f7f3 f895 	bl	8001964 <com_receive>

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e83a:	6879      	ldr	r1, [r7, #4]
 800e83c:	4805      	ldr	r0, [pc, #20]	; (800e854 <CDC_Receive_FS+0x2c>)
 800e83e:	f7fe fd7a 	bl	800d336 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e842:	4804      	ldr	r0, [pc, #16]	; (800e854 <CDC_Receive_FS+0x2c>)
 800e844:	f7fe fdbf 	bl	800d3c6 <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 800e848:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e84a:	4618      	mov	r0, r3
 800e84c:	3708      	adds	r7, #8
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}
 800e852:	bf00      	nop
 800e854:	200049b0 	.word	0x200049b0

0800e858 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b086      	sub	sp, #24
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
 800e860:	460b      	mov	r3, r1
 800e862:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e864:	2300      	movs	r3, #0
 800e866:	74fb      	strb	r3, [r7, #19]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 800e868:	4b15      	ldr	r3, [pc, #84]	; (800e8c0 <CDC_Transmit_FS+0x68>)
 800e86a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e86e:	60fb      	str	r3, [r7, #12]
	if (hcdc->TxState != 0) {
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e876:	2b00      	cmp	r3, #0
 800e878:	d001      	beq.n	800e87e <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 800e87a:	2301      	movs	r3, #1
 800e87c:	e01b      	b.n	800e8b6 <CDC_Transmit_FS+0x5e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e87e:	887b      	ldrh	r3, [r7, #2]
 800e880:	461a      	mov	r2, r3
 800e882:	6879      	ldr	r1, [r7, #4]
 800e884:	480e      	ldr	r0, [pc, #56]	; (800e8c0 <CDC_Transmit_FS+0x68>)
 800e886:	f7fe fd39 	bl	800d2fc <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e88a:	480d      	ldr	r0, [pc, #52]	; (800e8c0 <CDC_Transmit_FS+0x68>)
 800e88c:	f7fe fd6b 	bl	800d366 <USBD_CDC_TransmitPacket>
 800e890:	4603      	mov	r3, r0
 800e892:	74fb      	strb	r3, [r7, #19]

	// Mj kd -------------------
	for (uint32_t usbTimeout = 100000; usbTimeout > 0; usbTimeout--) {
 800e894:	4b0b      	ldr	r3, [pc, #44]	; (800e8c4 <CDC_Transmit_FS+0x6c>)
 800e896:	617b      	str	r3, [r7, #20]
 800e898:	e007      	b.n	800e8aa <CDC_Transmit_FS+0x52>
		if (hcdc->TxState == 0)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d006      	beq.n	800e8b2 <CDC_Transmit_FS+0x5a>
	for (uint32_t usbTimeout = 100000; usbTimeout > 0; usbTimeout--) {
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	3b01      	subs	r3, #1
 800e8a8:	617b      	str	r3, [r7, #20]
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d1f4      	bne.n	800e89a <CDC_Transmit_FS+0x42>
 800e8b0:	e000      	b.n	800e8b4 <CDC_Transmit_FS+0x5c>
			break;
 800e8b2:	bf00      	nop
	}
	// ---------------------------
  /* USER CODE END 7 */
  return result;
 800e8b4:	7cfb      	ldrb	r3, [r7, #19]
}
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	3718      	adds	r7, #24
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd80      	pop	{r7, pc}
 800e8be:	bf00      	nop
 800e8c0:	200049b0 	.word	0x200049b0
 800e8c4:	000186a0 	.word	0x000186a0

0800e8c8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b087      	sub	sp, #28
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e8da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e8de:	4618      	mov	r0, r3
 800e8e0:	371c      	adds	r7, #28
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	bc80      	pop	{r7}
 800e8e6:	4770      	bx	lr

0800e8e8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b083      	sub	sp, #12
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	6039      	str	r1, [r7, #0]
 800e8f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	2212      	movs	r2, #18
 800e8f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800e8fa:	4b03      	ldr	r3, [pc, #12]	; (800e908 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	370c      	adds	r7, #12
 800e900:	46bd      	mov	sp, r7
 800e902:	bc80      	pop	{r7}
 800e904:	4770      	bx	lr
 800e906:	bf00      	nop
 800e908:	200001cc 	.word	0x200001cc

0800e90c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e90c:	b480      	push	{r7}
 800e90e:	b083      	sub	sp, #12
 800e910:	af00      	add	r7, sp, #0
 800e912:	4603      	mov	r3, r0
 800e914:	6039      	str	r1, [r7, #0]
 800e916:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	2204      	movs	r2, #4
 800e91c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e91e:	4b03      	ldr	r3, [pc, #12]	; (800e92c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800e920:	4618      	mov	r0, r3
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	bc80      	pop	{r7}
 800e928:	4770      	bx	lr
 800e92a:	bf00      	nop
 800e92c:	200001e0 	.word	0x200001e0

0800e930 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b082      	sub	sp, #8
 800e934:	af00      	add	r7, sp, #0
 800e936:	4603      	mov	r3, r0
 800e938:	6039      	str	r1, [r7, #0]
 800e93a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e93c:	79fb      	ldrb	r3, [r7, #7]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d105      	bne.n	800e94e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e942:	683a      	ldr	r2, [r7, #0]
 800e944:	4907      	ldr	r1, [pc, #28]	; (800e964 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e946:	4808      	ldr	r0, [pc, #32]	; (800e968 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e948:	f7ff fda1 	bl	800e48e <USBD_GetString>
 800e94c:	e004      	b.n	800e958 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e94e:	683a      	ldr	r2, [r7, #0]
 800e950:	4904      	ldr	r1, [pc, #16]	; (800e964 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e952:	4805      	ldr	r0, [pc, #20]	; (800e968 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e954:	f7ff fd9b 	bl	800e48e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e958:	4b02      	ldr	r3, [pc, #8]	; (800e964 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800e95a:	4618      	mov	r0, r3
 800e95c:	3708      	adds	r7, #8
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}
 800e962:	bf00      	nop
 800e964:	20005458 	.word	0x20005458
 800e968:	080136c8 	.word	0x080136c8

0800e96c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b082      	sub	sp, #8
 800e970:	af00      	add	r7, sp, #0
 800e972:	4603      	mov	r3, r0
 800e974:	6039      	str	r1, [r7, #0]
 800e976:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e978:	683a      	ldr	r2, [r7, #0]
 800e97a:	4904      	ldr	r1, [pc, #16]	; (800e98c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800e97c:	4804      	ldr	r0, [pc, #16]	; (800e990 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800e97e:	f7ff fd86 	bl	800e48e <USBD_GetString>
  return USBD_StrDesc;
 800e982:	4b02      	ldr	r3, [pc, #8]	; (800e98c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800e984:	4618      	mov	r0, r3
 800e986:	3708      	adds	r7, #8
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}
 800e98c:	20005458 	.word	0x20005458
 800e990:	080136e0 	.word	0x080136e0

0800e994 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b082      	sub	sp, #8
 800e998:	af00      	add	r7, sp, #0
 800e99a:	4603      	mov	r3, r0
 800e99c:	6039      	str	r1, [r7, #0]
 800e99e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	221a      	movs	r2, #26
 800e9a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e9a6:	f000 f843 	bl	800ea30 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e9aa:	4b02      	ldr	r3, [pc, #8]	; (800e9b4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	3708      	adds	r7, #8
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	bd80      	pop	{r7, pc}
 800e9b4:	200001e4 	.word	0x200001e4

0800e9b8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9b8:	b580      	push	{r7, lr}
 800e9ba:	b082      	sub	sp, #8
 800e9bc:	af00      	add	r7, sp, #0
 800e9be:	4603      	mov	r3, r0
 800e9c0:	6039      	str	r1, [r7, #0]
 800e9c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e9c4:	79fb      	ldrb	r3, [r7, #7]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d105      	bne.n	800e9d6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e9ca:	683a      	ldr	r2, [r7, #0]
 800e9cc:	4907      	ldr	r1, [pc, #28]	; (800e9ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e9ce:	4808      	ldr	r0, [pc, #32]	; (800e9f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e9d0:	f7ff fd5d 	bl	800e48e <USBD_GetString>
 800e9d4:	e004      	b.n	800e9e0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e9d6:	683a      	ldr	r2, [r7, #0]
 800e9d8:	4904      	ldr	r1, [pc, #16]	; (800e9ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e9da:	4805      	ldr	r0, [pc, #20]	; (800e9f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e9dc:	f7ff fd57 	bl	800e48e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e9e0:	4b02      	ldr	r3, [pc, #8]	; (800e9ec <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3708      	adds	r7, #8
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	20005458 	.word	0x20005458
 800e9f0:	080136f4 	.word	0x080136f4

0800e9f4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b082      	sub	sp, #8
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	4603      	mov	r3, r0
 800e9fc:	6039      	str	r1, [r7, #0]
 800e9fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ea00:	79fb      	ldrb	r3, [r7, #7]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d105      	bne.n	800ea12 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ea06:	683a      	ldr	r2, [r7, #0]
 800ea08:	4907      	ldr	r1, [pc, #28]	; (800ea28 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800ea0a:	4808      	ldr	r0, [pc, #32]	; (800ea2c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800ea0c:	f7ff fd3f 	bl	800e48e <USBD_GetString>
 800ea10:	e004      	b.n	800ea1c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ea12:	683a      	ldr	r2, [r7, #0]
 800ea14:	4904      	ldr	r1, [pc, #16]	; (800ea28 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800ea16:	4805      	ldr	r0, [pc, #20]	; (800ea2c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800ea18:	f7ff fd39 	bl	800e48e <USBD_GetString>
  }
  return USBD_StrDesc;
 800ea1c:	4b02      	ldr	r3, [pc, #8]	; (800ea28 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3708      	adds	r7, #8
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}
 800ea26:	bf00      	nop
 800ea28:	20005458 	.word	0x20005458
 800ea2c:	08013700 	.word	0x08013700

0800ea30 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b084      	sub	sp, #16
 800ea34:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ea36:	4b0f      	ldr	r3, [pc, #60]	; (800ea74 <Get_SerialNum+0x44>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ea3c:	4b0e      	ldr	r3, [pc, #56]	; (800ea78 <Get_SerialNum+0x48>)
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ea42:	4b0e      	ldr	r3, [pc, #56]	; (800ea7c <Get_SerialNum+0x4c>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ea48:	68fa      	ldr	r2, [r7, #12]
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	4413      	add	r3, r2
 800ea4e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d009      	beq.n	800ea6a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ea56:	2208      	movs	r2, #8
 800ea58:	4909      	ldr	r1, [pc, #36]	; (800ea80 <Get_SerialNum+0x50>)
 800ea5a:	68f8      	ldr	r0, [r7, #12]
 800ea5c:	f000 f814 	bl	800ea88 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ea60:	2204      	movs	r2, #4
 800ea62:	4908      	ldr	r1, [pc, #32]	; (800ea84 <Get_SerialNum+0x54>)
 800ea64:	68b8      	ldr	r0, [r7, #8]
 800ea66:	f000 f80f 	bl	800ea88 <IntToUnicode>
  }
}
 800ea6a:	bf00      	nop
 800ea6c:	3710      	adds	r7, #16
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bd80      	pop	{r7, pc}
 800ea72:	bf00      	nop
 800ea74:	1fff7590 	.word	0x1fff7590
 800ea78:	1fff7594 	.word	0x1fff7594
 800ea7c:	1fff7598 	.word	0x1fff7598
 800ea80:	200001e6 	.word	0x200001e6
 800ea84:	200001f6 	.word	0x200001f6

0800ea88 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ea88:	b480      	push	{r7}
 800ea8a:	b087      	sub	sp, #28
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	60f8      	str	r0, [r7, #12]
 800ea90:	60b9      	str	r1, [r7, #8]
 800ea92:	4613      	mov	r3, r2
 800ea94:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ea96:	2300      	movs	r3, #0
 800ea98:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	75fb      	strb	r3, [r7, #23]
 800ea9e:	e027      	b.n	800eaf0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	0f1b      	lsrs	r3, r3, #28
 800eaa4:	2b09      	cmp	r3, #9
 800eaa6:	d80b      	bhi.n	800eac0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	0f1b      	lsrs	r3, r3, #28
 800eaac:	b2da      	uxtb	r2, r3
 800eaae:	7dfb      	ldrb	r3, [r7, #23]
 800eab0:	005b      	lsls	r3, r3, #1
 800eab2:	4619      	mov	r1, r3
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	440b      	add	r3, r1
 800eab8:	3230      	adds	r2, #48	; 0x30
 800eaba:	b2d2      	uxtb	r2, r2
 800eabc:	701a      	strb	r2, [r3, #0]
 800eabe:	e00a      	b.n	800ead6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	0f1b      	lsrs	r3, r3, #28
 800eac4:	b2da      	uxtb	r2, r3
 800eac6:	7dfb      	ldrb	r3, [r7, #23]
 800eac8:	005b      	lsls	r3, r3, #1
 800eaca:	4619      	mov	r1, r3
 800eacc:	68bb      	ldr	r3, [r7, #8]
 800eace:	440b      	add	r3, r1
 800ead0:	3237      	adds	r2, #55	; 0x37
 800ead2:	b2d2      	uxtb	r2, r2
 800ead4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	011b      	lsls	r3, r3, #4
 800eada:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800eadc:	7dfb      	ldrb	r3, [r7, #23]
 800eade:	005b      	lsls	r3, r3, #1
 800eae0:	3301      	adds	r3, #1
 800eae2:	68ba      	ldr	r2, [r7, #8]
 800eae4:	4413      	add	r3, r2
 800eae6:	2200      	movs	r2, #0
 800eae8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800eaea:	7dfb      	ldrb	r3, [r7, #23]
 800eaec:	3301      	adds	r3, #1
 800eaee:	75fb      	strb	r3, [r7, #23]
 800eaf0:	7dfa      	ldrb	r2, [r7, #23]
 800eaf2:	79fb      	ldrb	r3, [r7, #7]
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	d3d3      	bcc.n	800eaa0 <IntToUnicode+0x18>
  }
}
 800eaf8:	bf00      	nop
 800eafa:	bf00      	nop
 800eafc:	371c      	adds	r7, #28
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bc80      	pop	{r7}
 800eb02:	4770      	bx	lr

0800eb04 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACK == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACK */
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b084      	sub	sp, #16
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	4a11      	ldr	r2, [pc, #68]	; (800eb58 <HAL_PCD_MspInit+0x54>)
 800eb12:	4293      	cmp	r3, r2
 800eb14:	d11b      	bne.n	800eb4e <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800eb16:	4b11      	ldr	r3, [pc, #68]	; (800eb5c <HAL_PCD_MspInit+0x58>)
 800eb18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb1a:	4a10      	ldr	r2, [pc, #64]	; (800eb5c <HAL_PCD_MspInit+0x58>)
 800eb1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800eb20:	6593      	str	r3, [r2, #88]	; 0x58
 800eb22:	4b0e      	ldr	r3, [pc, #56]	; (800eb5c <HAL_PCD_MspInit+0x58>)
 800eb24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800eb2a:	60fb      	str	r3, [r7, #12]
 800eb2c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 800eb2e:	2200      	movs	r2, #0
 800eb30:	2100      	movs	r1, #0
 800eb32:	2013      	movs	r0, #19
 800eb34:	f7f7 ff13 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 800eb38:	2013      	movs	r0, #19
 800eb3a:	f7f7 ff2a 	bl	8006992 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800eb3e:	2200      	movs	r2, #0
 800eb40:	2100      	movs	r1, #0
 800eb42:	2014      	movs	r0, #20
 800eb44:	f7f7 ff0b 	bl	800695e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800eb48:	2014      	movs	r0, #20
 800eb4a:	f7f7 ff22 	bl	8006992 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800eb4e:	bf00      	nop
 800eb50:	3710      	adds	r7, #16
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd80      	pop	{r7, pc}
 800eb56:	bf00      	nop
 800eb58:	40005c00 	.word	0x40005c00
 800eb5c:	40021000 	.word	0x40021000

0800eb60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b082      	sub	sp, #8
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800eb74:	4619      	mov	r1, r3
 800eb76:	4610      	mov	r0, r2
 800eb78:	f7fe fcf0 	bl	800d55c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800eb7c:	bf00      	nop
 800eb7e:	3708      	adds	r7, #8
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b082      	sub	sp, #8
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
 800eb8c:	460b      	mov	r3, r1
 800eb8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800eb96:	78fa      	ldrb	r2, [r7, #3]
 800eb98:	6879      	ldr	r1, [r7, #4]
 800eb9a:	4613      	mov	r3, r2
 800eb9c:	009b      	lsls	r3, r3, #2
 800eb9e:	4413      	add	r3, r2
 800eba0:	00db      	lsls	r3, r3, #3
 800eba2:	440b      	add	r3, r1
 800eba4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800eba8:	681a      	ldr	r2, [r3, #0]
 800ebaa:	78fb      	ldrb	r3, [r7, #3]
 800ebac:	4619      	mov	r1, r3
 800ebae:	f7fe fd2a 	bl	800d606 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ebb2:	bf00      	nop
 800ebb4:	3708      	adds	r7, #8
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b082      	sub	sp, #8
 800ebbe:	af00      	add	r7, sp, #0
 800ebc0:	6078      	str	r0, [r7, #4]
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800ebcc:	78fa      	ldrb	r2, [r7, #3]
 800ebce:	6879      	ldr	r1, [r7, #4]
 800ebd0:	4613      	mov	r3, r2
 800ebd2:	009b      	lsls	r3, r3, #2
 800ebd4:	4413      	add	r3, r2
 800ebd6:	00db      	lsls	r3, r3, #3
 800ebd8:	440b      	add	r3, r1
 800ebda:	333c      	adds	r3, #60	; 0x3c
 800ebdc:	681a      	ldr	r2, [r3, #0]
 800ebde:	78fb      	ldrb	r3, [r7, #3]
 800ebe0:	4619      	mov	r1, r3
 800ebe2:	f7fe fd73 	bl	800d6cc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800ebe6:	bf00      	nop
 800ebe8:	3708      	adds	r7, #8
 800ebea:	46bd      	mov	sp, r7
 800ebec:	bd80      	pop	{r7, pc}

0800ebee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebee:	b580      	push	{r7, lr}
 800ebf0:	b082      	sub	sp, #8
 800ebf2:	af00      	add	r7, sp, #0
 800ebf4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	f7fe fe84 	bl	800d90a <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800ec02:	bf00      	nop
 800ec04:	3708      	adds	r7, #8
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}

0800ec0a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec0a:	b580      	push	{r7, lr}
 800ec0c:	b084      	sub	sp, #16
 800ec0e:	af00      	add	r7, sp, #0
 800ec10:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ec12:	2301      	movs	r3, #1
 800ec14:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	689b      	ldr	r3, [r3, #8]
 800ec1a:	2b02      	cmp	r3, #2
 800ec1c:	d001      	beq.n	800ec22 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ec1e:	f7f3 fc17 	bl	8002450 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ec28:	7bfa      	ldrb	r2, [r7, #15]
 800ec2a:	4611      	mov	r1, r2
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7fe fe31 	bl	800d894 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f7fe fddd 	bl	800d7f8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800ec3e:	bf00      	nop
 800ec40:	3710      	adds	r7, #16
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
	...

0800ec48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ec56:	4618      	mov	r0, r3
 800ec58:	f7fe fe2b 	bl	800d8b2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	699b      	ldr	r3, [r3, #24]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d005      	beq.n	800ec70 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec64:	4b04      	ldr	r3, [pc, #16]	; (800ec78 <HAL_PCD_SuspendCallback+0x30>)
 800ec66:	691b      	ldr	r3, [r3, #16]
 800ec68:	4a03      	ldr	r2, [pc, #12]	; (800ec78 <HAL_PCD_SuspendCallback+0x30>)
 800ec6a:	f043 0306 	orr.w	r3, r3, #6
 800ec6e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800ec70:	bf00      	nop
 800ec72:	3708      	adds	r7, #8
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd80      	pop	{r7, pc}
 800ec78:	e000ed00 	.word	0xe000ed00

0800ec7c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b082      	sub	sp, #8
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	699b      	ldr	r3, [r3, #24]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d007      	beq.n	800ec9c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec8c:	4b08      	ldr	r3, [pc, #32]	; (800ecb0 <HAL_PCD_ResumeCallback+0x34>)
 800ec8e:	691b      	ldr	r3, [r3, #16]
 800ec90:	4a07      	ldr	r2, [pc, #28]	; (800ecb0 <HAL_PCD_ResumeCallback+0x34>)
 800ec92:	f023 0306 	bic.w	r3, r3, #6
 800ec96:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ec98:	f000 f9f5 	bl	800f086 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800eca2:	4618      	mov	r0, r3
 800eca4:	f7fe fe1a 	bl	800d8dc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800eca8:	bf00      	nop
 800ecaa:	3708      	adds	r7, #8
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	e000ed00 	.word	0xe000ed00

0800ecb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b082      	sub	sp, #8
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800ecbc:	4a2b      	ldr	r2, [pc, #172]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	4a29      	ldr	r2, [pc, #164]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecc8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800eccc:	4b27      	ldr	r3, [pc, #156]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecce:	4a28      	ldr	r2, [pc, #160]	; (800ed70 <USBD_LL_Init+0xbc>)
 800ecd0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ecd2:	4b26      	ldr	r3, [pc, #152]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecd4:	2208      	movs	r2, #8
 800ecd6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ecd8:	4b24      	ldr	r3, [pc, #144]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecda:	2202      	movs	r2, #2
 800ecdc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ecde:	4b23      	ldr	r3, [pc, #140]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ece0:	2202      	movs	r2, #2
 800ece2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800ece4:	4b21      	ldr	r3, [pc, #132]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ece6:	2200      	movs	r2, #0
 800ece8:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ecea:	4b20      	ldr	r3, [pc, #128]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecec:	2200      	movs	r2, #0
 800ecee:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ecf0:	4b1e      	ldr	r3, [pc, #120]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ecf6:	4b1d      	ldr	r3, [pc, #116]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ecfc:	481b      	ldr	r0, [pc, #108]	; (800ed6c <USBD_LL_Init+0xb8>)
 800ecfe:	f7f8 fc23 	bl	8007548 <HAL_PCD_Init>
 800ed02:	4603      	mov	r3, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d001      	beq.n	800ed0c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800ed08:	f7f3 fba2 	bl	8002450 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ed12:	2318      	movs	r3, #24
 800ed14:	2200      	movs	r2, #0
 800ed16:	2100      	movs	r1, #0
 800ed18:	f7fa f83c 	bl	8008d94 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ed22:	2358      	movs	r3, #88	; 0x58
 800ed24:	2200      	movs	r2, #0
 800ed26:	2180      	movs	r1, #128	; 0x80
 800ed28:	f7fa f834 	bl	8008d94 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ed32:	23c0      	movs	r3, #192	; 0xc0
 800ed34:	2200      	movs	r2, #0
 800ed36:	2181      	movs	r1, #129	; 0x81
 800ed38:	f7fa f82c 	bl	8008d94 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ed42:	f44f 7388 	mov.w	r3, #272	; 0x110
 800ed46:	2200      	movs	r2, #0
 800ed48:	2101      	movs	r1, #1
 800ed4a:	f7fa f823 	bl	8008d94 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ed54:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ed58:	2200      	movs	r2, #0
 800ed5a:	2182      	movs	r1, #130	; 0x82
 800ed5c:	f7fa f81a 	bl	8008d94 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ed60:	2300      	movs	r3, #0
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3708      	adds	r7, #8
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}
 800ed6a:	bf00      	nop
 800ed6c:	20005658 	.word	0x20005658
 800ed70:	40005c00 	.word	0x40005c00

0800ed74 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b084      	sub	sp, #16
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed80:	2300      	movs	r3, #0
 800ed82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	f7f8 fcc1 	bl	8007712 <HAL_PCD_Start>
 800ed90:	4603      	mov	r3, r0
 800ed92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed94:	7bfb      	ldrb	r3, [r7, #15]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f000 f97c 	bl	800f094 <USBD_Get_USB_Status>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eda0:	7bbb      	ldrb	r3, [r7, #14]
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	3710      	adds	r7, #16
 800eda6:	46bd      	mov	sp, r7
 800eda8:	bd80      	pop	{r7, pc}

0800edaa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800edaa:	b580      	push	{r7, lr}
 800edac:	b084      	sub	sp, #16
 800edae:	af00      	add	r7, sp, #0
 800edb0:	6078      	str	r0, [r7, #4]
 800edb2:	4608      	mov	r0, r1
 800edb4:	4611      	mov	r1, r2
 800edb6:	461a      	mov	r2, r3
 800edb8:	4603      	mov	r3, r0
 800edba:	70fb      	strb	r3, [r7, #3]
 800edbc:	460b      	mov	r3, r1
 800edbe:	70bb      	strb	r3, [r7, #2]
 800edc0:	4613      	mov	r3, r2
 800edc2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edc4:	2300      	movs	r3, #0
 800edc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edc8:	2300      	movs	r3, #0
 800edca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800edd2:	78bb      	ldrb	r3, [r7, #2]
 800edd4:	883a      	ldrh	r2, [r7, #0]
 800edd6:	78f9      	ldrb	r1, [r7, #3]
 800edd8:	f7f8 fe30 	bl	8007a3c <HAL_PCD_EP_Open>
 800eddc:	4603      	mov	r3, r0
 800edde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ede0:	7bfb      	ldrb	r3, [r7, #15]
 800ede2:	4618      	mov	r0, r3
 800ede4:	f000 f956 	bl	800f094 <USBD_Get_USB_Status>
 800ede8:	4603      	mov	r3, r0
 800edea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800edec:	7bbb      	ldrb	r3, [r7, #14]
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3710      	adds	r7, #16
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}

0800edf6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b084      	sub	sp, #16
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
 800edfe:	460b      	mov	r3, r1
 800ee00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee02:	2300      	movs	r3, #0
 800ee04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee06:	2300      	movs	r3, #0
 800ee08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ee10:	78fa      	ldrb	r2, [r7, #3]
 800ee12:	4611      	mov	r1, r2
 800ee14:	4618      	mov	r0, r3
 800ee16:	f7f8 fe77 	bl	8007b08 <HAL_PCD_EP_Close>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee1e:	7bfb      	ldrb	r3, [r7, #15]
 800ee20:	4618      	mov	r0, r3
 800ee22:	f000 f937 	bl	800f094 <USBD_Get_USB_Status>
 800ee26:	4603      	mov	r3, r0
 800ee28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3710      	adds	r7, #16
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}

0800ee34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b084      	sub	sp, #16
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
 800ee3c:	460b      	mov	r3, r1
 800ee3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee40:	2300      	movs	r3, #0
 800ee42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee44:	2300      	movs	r3, #0
 800ee46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ee4e:	78fa      	ldrb	r2, [r7, #3]
 800ee50:	4611      	mov	r1, r2
 800ee52:	4618      	mov	r0, r3
 800ee54:	f7f8 ff37 	bl	8007cc6 <HAL_PCD_EP_SetStall>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee5c:	7bfb      	ldrb	r3, [r7, #15]
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f000 f918 	bl	800f094 <USBD_Get_USB_Status>
 800ee64:	4603      	mov	r3, r0
 800ee66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee68:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	3710      	adds	r7, #16
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}

0800ee72 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee72:	b580      	push	{r7, lr}
 800ee74:	b084      	sub	sp, #16
 800ee76:	af00      	add	r7, sp, #0
 800ee78:	6078      	str	r0, [r7, #4]
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee82:	2300      	movs	r3, #0
 800ee84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ee8c:	78fa      	ldrb	r2, [r7, #3]
 800ee8e:	4611      	mov	r1, r2
 800ee90:	4618      	mov	r0, r3
 800ee92:	f7f8 ff6a 	bl	8007d6a <HAL_PCD_EP_ClrStall>
 800ee96:	4603      	mov	r3, r0
 800ee98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee9a:	7bfb      	ldrb	r3, [r7, #15]
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f000 f8f9 	bl	800f094 <USBD_Get_USB_Status>
 800eea2:	4603      	mov	r3, r0
 800eea4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eea6:	7bbb      	ldrb	r3, [r7, #14]
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	3710      	adds	r7, #16
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b085      	sub	sp, #20
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	460b      	mov	r3, r1
 800eeba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eec2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eec4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	da0c      	bge.n	800eee6 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eecc:	78fb      	ldrb	r3, [r7, #3]
 800eece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eed2:	68f9      	ldr	r1, [r7, #12]
 800eed4:	1c5a      	adds	r2, r3, #1
 800eed6:	4613      	mov	r3, r2
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	4413      	add	r3, r2
 800eedc:	00db      	lsls	r3, r3, #3
 800eede:	440b      	add	r3, r1
 800eee0:	3302      	adds	r3, #2
 800eee2:	781b      	ldrb	r3, [r3, #0]
 800eee4:	e00b      	b.n	800eefe <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eee6:	78fb      	ldrb	r3, [r7, #3]
 800eee8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eeec:	68f9      	ldr	r1, [r7, #12]
 800eeee:	4613      	mov	r3, r2
 800eef0:	009b      	lsls	r3, r3, #2
 800eef2:	4413      	add	r3, r2
 800eef4:	00db      	lsls	r3, r3, #3
 800eef6:	440b      	add	r3, r1
 800eef8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800eefc:	781b      	ldrb	r3, [r3, #0]
  }
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	3714      	adds	r7, #20
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bc80      	pop	{r7}
 800ef06:	4770      	bx	lr

0800ef08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b084      	sub	sp, #16
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
 800ef10:	460b      	mov	r3, r1
 800ef12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef14:	2300      	movs	r3, #0
 800ef16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef18:	2300      	movs	r3, #0
 800ef1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ef22:	78fa      	ldrb	r2, [r7, #3]
 800ef24:	4611      	mov	r1, r2
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7f8 fd63 	bl	80079f2 <HAL_PCD_SetAddress>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef30:	7bfb      	ldrb	r3, [r7, #15]
 800ef32:	4618      	mov	r0, r3
 800ef34:	f000 f8ae 	bl	800f094 <USBD_Get_USB_Status>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef3e:	4618      	mov	r0, r3
 800ef40:	3710      	adds	r7, #16
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}

0800ef46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef46:	b580      	push	{r7, lr}
 800ef48:	b086      	sub	sp, #24
 800ef4a:	af00      	add	r7, sp, #0
 800ef4c:	60f8      	str	r0, [r7, #12]
 800ef4e:	607a      	str	r2, [r7, #4]
 800ef50:	603b      	str	r3, [r7, #0]
 800ef52:	460b      	mov	r3, r1
 800ef54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef56:	2300      	movs	r3, #0
 800ef58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ef64:	7af9      	ldrb	r1, [r7, #11]
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	687a      	ldr	r2, [r7, #4]
 800ef6a:	f7f8 fe69 	bl	8007c40 <HAL_PCD_EP_Transmit>
 800ef6e:	4603      	mov	r3, r0
 800ef70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef72:	7dfb      	ldrb	r3, [r7, #23]
 800ef74:	4618      	mov	r0, r3
 800ef76:	f000 f88d 	bl	800f094 <USBD_Get_USB_Status>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ef7e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ef80:	4618      	mov	r0, r3
 800ef82:	3718      	adds	r7, #24
 800ef84:	46bd      	mov	sp, r7
 800ef86:	bd80      	pop	{r7, pc}

0800ef88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b086      	sub	sp, #24
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	60f8      	str	r0, [r7, #12]
 800ef90:	607a      	str	r2, [r7, #4]
 800ef92:	603b      	str	r3, [r7, #0]
 800ef94:	460b      	mov	r3, r1
 800ef96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800efa6:	7af9      	ldrb	r1, [r7, #11]
 800efa8:	683b      	ldr	r3, [r7, #0]
 800efaa:	687a      	ldr	r2, [r7, #4]
 800efac:	f7f8 fdf4 	bl	8007b98 <HAL_PCD_EP_Receive>
 800efb0:	4603      	mov	r3, r0
 800efb2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efb4:	7dfb      	ldrb	r3, [r7, #23]
 800efb6:	4618      	mov	r0, r3
 800efb8:	f000 f86c 	bl	800f094 <USBD_Get_USB_Status>
 800efbc:	4603      	mov	r3, r0
 800efbe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800efc0:	7dbb      	ldrb	r3, [r7, #22]
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3718      	adds	r7, #24
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}

0800efca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efca:	b580      	push	{r7, lr}
 800efcc:	b082      	sub	sp, #8
 800efce:	af00      	add	r7, sp, #0
 800efd0:	6078      	str	r0, [r7, #4]
 800efd2:	460b      	mov	r3, r1
 800efd4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800efdc:	78fa      	ldrb	r2, [r7, #3]
 800efde:	4611      	mov	r1, r2
 800efe0:	4618      	mov	r0, r3
 800efe2:	f7f8 fe16 	bl	8007c12 <HAL_PCD_EP_GetRxCount>
 800efe6:	4603      	mov	r3, r0
}
 800efe8:	4618      	mov	r0, r3
 800efea:	3708      	adds	r7, #8
 800efec:	46bd      	mov	sp, r7
 800efee:	bd80      	pop	{r7, pc}

0800eff0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b082      	sub	sp, #8
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
 800eff8:	460b      	mov	r3, r1
 800effa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800effc:	78fb      	ldrb	r3, [r7, #3]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d002      	beq.n	800f008 <HAL_PCDEx_LPM_Callback+0x18>
 800f002:	2b01      	cmp	r3, #1
 800f004:	d013      	beq.n	800f02e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800f006:	e023      	b.n	800f050 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	699b      	ldr	r3, [r3, #24]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d007      	beq.n	800f020 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800f010:	f000 f839 	bl	800f086 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f014:	4b10      	ldr	r3, [pc, #64]	; (800f058 <HAL_PCDEx_LPM_Callback+0x68>)
 800f016:	691b      	ldr	r3, [r3, #16]
 800f018:	4a0f      	ldr	r2, [pc, #60]	; (800f058 <HAL_PCDEx_LPM_Callback+0x68>)
 800f01a:	f023 0306 	bic.w	r3, r3, #6
 800f01e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800f026:	4618      	mov	r0, r3
 800f028:	f7fe fc58 	bl	800d8dc <USBD_LL_Resume>
    break;
 800f02c:	e010      	b.n	800f050 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800f034:	4618      	mov	r0, r3
 800f036:	f7fe fc3c 	bl	800d8b2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	699b      	ldr	r3, [r3, #24]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d005      	beq.n	800f04e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f042:	4b05      	ldr	r3, [pc, #20]	; (800f058 <HAL_PCDEx_LPM_Callback+0x68>)
 800f044:	691b      	ldr	r3, [r3, #16]
 800f046:	4a04      	ldr	r2, [pc, #16]	; (800f058 <HAL_PCDEx_LPM_Callback+0x68>)
 800f048:	f043 0306 	orr.w	r3, r3, #6
 800f04c:	6113      	str	r3, [r2, #16]
    break;
 800f04e:	bf00      	nop
}
 800f050:	bf00      	nop
 800f052:	3708      	adds	r7, #8
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}
 800f058:	e000ed00 	.word	0xe000ed00

0800f05c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f05c:	b480      	push	{r7}
 800f05e:	b083      	sub	sp, #12
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f064:	4b02      	ldr	r3, [pc, #8]	; (800f070 <USBD_static_malloc+0x14>)
}
 800f066:	4618      	mov	r0, r3
 800f068:	370c      	adds	r7, #12
 800f06a:	46bd      	mov	sp, r7
 800f06c:	bc80      	pop	{r7}
 800f06e:	4770      	bx	lr
 800f070:	20000400 	.word	0x20000400

0800f074 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f074:	b480      	push	{r7}
 800f076:	b083      	sub	sp, #12
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]

}
 800f07c:	bf00      	nop
 800f07e:	370c      	adds	r7, #12
 800f080:	46bd      	mov	sp, r7
 800f082:	bc80      	pop	{r7}
 800f084:	4770      	bx	lr

0800f086 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f086:	b580      	push	{r7, lr}
 800f088:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800f08a:	f7f3 f893 	bl	80021b4 <SystemClock_Config>
}
 800f08e:	bf00      	nop
 800f090:	bd80      	pop	{r7, pc}
	...

0800f094 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f094:	b480      	push	{r7}
 800f096:	b085      	sub	sp, #20
 800f098:	af00      	add	r7, sp, #0
 800f09a:	4603      	mov	r3, r0
 800f09c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f0a2:	79fb      	ldrb	r3, [r7, #7]
 800f0a4:	2b03      	cmp	r3, #3
 800f0a6:	d817      	bhi.n	800f0d8 <USBD_Get_USB_Status+0x44>
 800f0a8:	a201      	add	r2, pc, #4	; (adr r2, 800f0b0 <USBD_Get_USB_Status+0x1c>)
 800f0aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ae:	bf00      	nop
 800f0b0:	0800f0c1 	.word	0x0800f0c1
 800f0b4:	0800f0c7 	.word	0x0800f0c7
 800f0b8:	0800f0cd 	.word	0x0800f0cd
 800f0bc:	0800f0d3 	.word	0x0800f0d3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	73fb      	strb	r3, [r7, #15]
    break;
 800f0c4:	e00b      	b.n	800f0de <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f0c6:	2303      	movs	r3, #3
 800f0c8:	73fb      	strb	r3, [r7, #15]
    break;
 800f0ca:	e008      	b.n	800f0de <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	73fb      	strb	r3, [r7, #15]
    break;
 800f0d0:	e005      	b.n	800f0de <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f0d2:	2303      	movs	r3, #3
 800f0d4:	73fb      	strb	r3, [r7, #15]
    break;
 800f0d6:	e002      	b.n	800f0de <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f0d8:	2303      	movs	r3, #3
 800f0da:	73fb      	strb	r3, [r7, #15]
    break;
 800f0dc:	bf00      	nop
  }
  return usb_status;
 800f0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3714      	adds	r7, #20
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bc80      	pop	{r7}
 800f0e8:	4770      	bx	lr
 800f0ea:	bf00      	nop

0800f0ec <__errno>:
 800f0ec:	4b01      	ldr	r3, [pc, #4]	; (800f0f4 <__errno+0x8>)
 800f0ee:	6818      	ldr	r0, [r3, #0]
 800f0f0:	4770      	bx	lr
 800f0f2:	bf00      	nop
 800f0f4:	20000200 	.word	0x20000200

0800f0f8 <__libc_init_array>:
 800f0f8:	b570      	push	{r4, r5, r6, lr}
 800f0fa:	4d0d      	ldr	r5, [pc, #52]	; (800f130 <__libc_init_array+0x38>)
 800f0fc:	4c0d      	ldr	r4, [pc, #52]	; (800f134 <__libc_init_array+0x3c>)
 800f0fe:	1b64      	subs	r4, r4, r5
 800f100:	10a4      	asrs	r4, r4, #2
 800f102:	2600      	movs	r6, #0
 800f104:	42a6      	cmp	r6, r4
 800f106:	d109      	bne.n	800f11c <__libc_init_array+0x24>
 800f108:	4d0b      	ldr	r5, [pc, #44]	; (800f138 <__libc_init_array+0x40>)
 800f10a:	4c0c      	ldr	r4, [pc, #48]	; (800f13c <__libc_init_array+0x44>)
 800f10c:	f003 fe9e 	bl	8012e4c <_init>
 800f110:	1b64      	subs	r4, r4, r5
 800f112:	10a4      	asrs	r4, r4, #2
 800f114:	2600      	movs	r6, #0
 800f116:	42a6      	cmp	r6, r4
 800f118:	d105      	bne.n	800f126 <__libc_init_array+0x2e>
 800f11a:	bd70      	pop	{r4, r5, r6, pc}
 800f11c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f120:	4798      	blx	r3
 800f122:	3601      	adds	r6, #1
 800f124:	e7ee      	b.n	800f104 <__libc_init_array+0xc>
 800f126:	f855 3b04 	ldr.w	r3, [r5], #4
 800f12a:	4798      	blx	r3
 800f12c:	3601      	adds	r6, #1
 800f12e:	e7f2      	b.n	800f116 <__libc_init_array+0x1e>
 800f130:	08013be8 	.word	0x08013be8
 800f134:	08013be8 	.word	0x08013be8
 800f138:	08013be8 	.word	0x08013be8
 800f13c:	08013bec 	.word	0x08013bec

0800f140 <memset>:
 800f140:	4402      	add	r2, r0
 800f142:	4603      	mov	r3, r0
 800f144:	4293      	cmp	r3, r2
 800f146:	d100      	bne.n	800f14a <memset+0xa>
 800f148:	4770      	bx	lr
 800f14a:	f803 1b01 	strb.w	r1, [r3], #1
 800f14e:	e7f9      	b.n	800f144 <memset+0x4>

0800f150 <__cvt>:
 800f150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f154:	b088      	sub	sp, #32
 800f156:	2b00      	cmp	r3, #0
 800f158:	461f      	mov	r7, r3
 800f15a:	4614      	mov	r4, r2
 800f15c:	bfb8      	it	lt
 800f15e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f162:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f164:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f166:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800f16a:	bfb6      	itet	lt
 800f16c:	461f      	movlt	r7, r3
 800f16e:	2300      	movge	r3, #0
 800f170:	232d      	movlt	r3, #45	; 0x2d
 800f172:	7013      	strb	r3, [r2, #0]
 800f174:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f176:	f023 0820 	bic.w	r8, r3, #32
 800f17a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f17e:	d005      	beq.n	800f18c <__cvt+0x3c>
 800f180:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f184:	d100      	bne.n	800f188 <__cvt+0x38>
 800f186:	3501      	adds	r5, #1
 800f188:	2302      	movs	r3, #2
 800f18a:	e000      	b.n	800f18e <__cvt+0x3e>
 800f18c:	2303      	movs	r3, #3
 800f18e:	aa07      	add	r2, sp, #28
 800f190:	9204      	str	r2, [sp, #16]
 800f192:	aa06      	add	r2, sp, #24
 800f194:	e9cd a202 	strd	sl, r2, [sp, #8]
 800f198:	e9cd 3500 	strd	r3, r5, [sp]
 800f19c:	4622      	mov	r2, r4
 800f19e:	463b      	mov	r3, r7
 800f1a0:	f000 fcde 	bl	800fb60 <_dtoa_r>
 800f1a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f1a8:	4606      	mov	r6, r0
 800f1aa:	d102      	bne.n	800f1b2 <__cvt+0x62>
 800f1ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1ae:	07db      	lsls	r3, r3, #31
 800f1b0:	d522      	bpl.n	800f1f8 <__cvt+0xa8>
 800f1b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f1b6:	eb06 0905 	add.w	r9, r6, r5
 800f1ba:	d110      	bne.n	800f1de <__cvt+0x8e>
 800f1bc:	7833      	ldrb	r3, [r6, #0]
 800f1be:	2b30      	cmp	r3, #48	; 0x30
 800f1c0:	d10a      	bne.n	800f1d8 <__cvt+0x88>
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	4620      	mov	r0, r4
 800f1c8:	4639      	mov	r1, r7
 800f1ca:	f7f1 fca5 	bl	8000b18 <__aeabi_dcmpeq>
 800f1ce:	b918      	cbnz	r0, 800f1d8 <__cvt+0x88>
 800f1d0:	f1c5 0501 	rsb	r5, r5, #1
 800f1d4:	f8ca 5000 	str.w	r5, [sl]
 800f1d8:	f8da 3000 	ldr.w	r3, [sl]
 800f1dc:	4499      	add	r9, r3
 800f1de:	2200      	movs	r2, #0
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	4620      	mov	r0, r4
 800f1e4:	4639      	mov	r1, r7
 800f1e6:	f7f1 fc97 	bl	8000b18 <__aeabi_dcmpeq>
 800f1ea:	b108      	cbz	r0, 800f1f0 <__cvt+0xa0>
 800f1ec:	f8cd 901c 	str.w	r9, [sp, #28]
 800f1f0:	2230      	movs	r2, #48	; 0x30
 800f1f2:	9b07      	ldr	r3, [sp, #28]
 800f1f4:	454b      	cmp	r3, r9
 800f1f6:	d307      	bcc.n	800f208 <__cvt+0xb8>
 800f1f8:	9b07      	ldr	r3, [sp, #28]
 800f1fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f1fc:	1b9b      	subs	r3, r3, r6
 800f1fe:	4630      	mov	r0, r6
 800f200:	6013      	str	r3, [r2, #0]
 800f202:	b008      	add	sp, #32
 800f204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f208:	1c59      	adds	r1, r3, #1
 800f20a:	9107      	str	r1, [sp, #28]
 800f20c:	701a      	strb	r2, [r3, #0]
 800f20e:	e7f0      	b.n	800f1f2 <__cvt+0xa2>

0800f210 <__exponent>:
 800f210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f212:	4603      	mov	r3, r0
 800f214:	2900      	cmp	r1, #0
 800f216:	bfb8      	it	lt
 800f218:	4249      	neglt	r1, r1
 800f21a:	f803 2b02 	strb.w	r2, [r3], #2
 800f21e:	bfb4      	ite	lt
 800f220:	222d      	movlt	r2, #45	; 0x2d
 800f222:	222b      	movge	r2, #43	; 0x2b
 800f224:	2909      	cmp	r1, #9
 800f226:	7042      	strb	r2, [r0, #1]
 800f228:	dd2a      	ble.n	800f280 <__exponent+0x70>
 800f22a:	f10d 0407 	add.w	r4, sp, #7
 800f22e:	46a4      	mov	ip, r4
 800f230:	270a      	movs	r7, #10
 800f232:	46a6      	mov	lr, r4
 800f234:	460a      	mov	r2, r1
 800f236:	fb91 f6f7 	sdiv	r6, r1, r7
 800f23a:	fb07 1516 	mls	r5, r7, r6, r1
 800f23e:	3530      	adds	r5, #48	; 0x30
 800f240:	2a63      	cmp	r2, #99	; 0x63
 800f242:	f104 34ff 	add.w	r4, r4, #4294967295
 800f246:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f24a:	4631      	mov	r1, r6
 800f24c:	dcf1      	bgt.n	800f232 <__exponent+0x22>
 800f24e:	3130      	adds	r1, #48	; 0x30
 800f250:	f1ae 0502 	sub.w	r5, lr, #2
 800f254:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f258:	1c44      	adds	r4, r0, #1
 800f25a:	4629      	mov	r1, r5
 800f25c:	4561      	cmp	r1, ip
 800f25e:	d30a      	bcc.n	800f276 <__exponent+0x66>
 800f260:	f10d 0209 	add.w	r2, sp, #9
 800f264:	eba2 020e 	sub.w	r2, r2, lr
 800f268:	4565      	cmp	r5, ip
 800f26a:	bf88      	it	hi
 800f26c:	2200      	movhi	r2, #0
 800f26e:	4413      	add	r3, r2
 800f270:	1a18      	subs	r0, r3, r0
 800f272:	b003      	add	sp, #12
 800f274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f276:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f27a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f27e:	e7ed      	b.n	800f25c <__exponent+0x4c>
 800f280:	2330      	movs	r3, #48	; 0x30
 800f282:	3130      	adds	r1, #48	; 0x30
 800f284:	7083      	strb	r3, [r0, #2]
 800f286:	70c1      	strb	r1, [r0, #3]
 800f288:	1d03      	adds	r3, r0, #4
 800f28a:	e7f1      	b.n	800f270 <__exponent+0x60>

0800f28c <_printf_float>:
 800f28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f290:	b091      	sub	sp, #68	; 0x44
 800f292:	460c      	mov	r4, r1
 800f294:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800f298:	4616      	mov	r6, r2
 800f29a:	461f      	mov	r7, r3
 800f29c:	4605      	mov	r5, r0
 800f29e:	f001 fa4d 	bl	801073c <_localeconv_r>
 800f2a2:	6803      	ldr	r3, [r0, #0]
 800f2a4:	9309      	str	r3, [sp, #36]	; 0x24
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7f0 ffba 	bl	8000220 <strlen>
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	930e      	str	r3, [sp, #56]	; 0x38
 800f2b0:	f8d8 3000 	ldr.w	r3, [r8]
 800f2b4:	900a      	str	r0, [sp, #40]	; 0x28
 800f2b6:	3307      	adds	r3, #7
 800f2b8:	f023 0307 	bic.w	r3, r3, #7
 800f2bc:	f103 0208 	add.w	r2, r3, #8
 800f2c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f2c4:	f8d4 b000 	ldr.w	fp, [r4]
 800f2c8:	f8c8 2000 	str.w	r2, [r8]
 800f2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f2d4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800f2d8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800f2dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f2e0:	4b9c      	ldr	r3, [pc, #624]	; (800f554 <_printf_float+0x2c8>)
 800f2e2:	f04f 32ff 	mov.w	r2, #4294967295
 800f2e6:	4640      	mov	r0, r8
 800f2e8:	f7f1 fc48 	bl	8000b7c <__aeabi_dcmpun>
 800f2ec:	bb70      	cbnz	r0, 800f34c <_printf_float+0xc0>
 800f2ee:	4b99      	ldr	r3, [pc, #612]	; (800f554 <_printf_float+0x2c8>)
 800f2f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f2f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f2f6:	4640      	mov	r0, r8
 800f2f8:	f7f1 fc22 	bl	8000b40 <__aeabi_dcmple>
 800f2fc:	bb30      	cbnz	r0, 800f34c <_printf_float+0xc0>
 800f2fe:	2200      	movs	r2, #0
 800f300:	2300      	movs	r3, #0
 800f302:	4640      	mov	r0, r8
 800f304:	4651      	mov	r1, sl
 800f306:	f7f1 fc11 	bl	8000b2c <__aeabi_dcmplt>
 800f30a:	b110      	cbz	r0, 800f312 <_printf_float+0x86>
 800f30c:	232d      	movs	r3, #45	; 0x2d
 800f30e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f312:	4b91      	ldr	r3, [pc, #580]	; (800f558 <_printf_float+0x2cc>)
 800f314:	4891      	ldr	r0, [pc, #580]	; (800f55c <_printf_float+0x2d0>)
 800f316:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f31a:	bf94      	ite	ls
 800f31c:	4698      	movls	r8, r3
 800f31e:	4680      	movhi	r8, r0
 800f320:	2303      	movs	r3, #3
 800f322:	6123      	str	r3, [r4, #16]
 800f324:	f02b 0304 	bic.w	r3, fp, #4
 800f328:	6023      	str	r3, [r4, #0]
 800f32a:	f04f 0a00 	mov.w	sl, #0
 800f32e:	9700      	str	r7, [sp, #0]
 800f330:	4633      	mov	r3, r6
 800f332:	aa0f      	add	r2, sp, #60	; 0x3c
 800f334:	4621      	mov	r1, r4
 800f336:	4628      	mov	r0, r5
 800f338:	f000 f9d2 	bl	800f6e0 <_printf_common>
 800f33c:	3001      	adds	r0, #1
 800f33e:	f040 808f 	bne.w	800f460 <_printf_float+0x1d4>
 800f342:	f04f 30ff 	mov.w	r0, #4294967295
 800f346:	b011      	add	sp, #68	; 0x44
 800f348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f34c:	4642      	mov	r2, r8
 800f34e:	4653      	mov	r3, sl
 800f350:	4640      	mov	r0, r8
 800f352:	4651      	mov	r1, sl
 800f354:	f7f1 fc12 	bl	8000b7c <__aeabi_dcmpun>
 800f358:	b140      	cbz	r0, 800f36c <_printf_float+0xe0>
 800f35a:	f1ba 0f00 	cmp.w	sl, #0
 800f35e:	bfbc      	itt	lt
 800f360:	232d      	movlt	r3, #45	; 0x2d
 800f362:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f366:	487e      	ldr	r0, [pc, #504]	; (800f560 <_printf_float+0x2d4>)
 800f368:	4b7e      	ldr	r3, [pc, #504]	; (800f564 <_printf_float+0x2d8>)
 800f36a:	e7d4      	b.n	800f316 <_printf_float+0x8a>
 800f36c:	6863      	ldr	r3, [r4, #4]
 800f36e:	1c5a      	adds	r2, r3, #1
 800f370:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800f374:	d142      	bne.n	800f3fc <_printf_float+0x170>
 800f376:	2306      	movs	r3, #6
 800f378:	6063      	str	r3, [r4, #4]
 800f37a:	2200      	movs	r2, #0
 800f37c:	9206      	str	r2, [sp, #24]
 800f37e:	aa0e      	add	r2, sp, #56	; 0x38
 800f380:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800f384:	aa0d      	add	r2, sp, #52	; 0x34
 800f386:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800f38a:	9203      	str	r2, [sp, #12]
 800f38c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800f390:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f394:	6023      	str	r3, [r4, #0]
 800f396:	6863      	ldr	r3, [r4, #4]
 800f398:	9300      	str	r3, [sp, #0]
 800f39a:	4642      	mov	r2, r8
 800f39c:	4653      	mov	r3, sl
 800f39e:	4628      	mov	r0, r5
 800f3a0:	910b      	str	r1, [sp, #44]	; 0x2c
 800f3a2:	f7ff fed5 	bl	800f150 <__cvt>
 800f3a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f3a8:	2947      	cmp	r1, #71	; 0x47
 800f3aa:	4680      	mov	r8, r0
 800f3ac:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f3ae:	d108      	bne.n	800f3c2 <_printf_float+0x136>
 800f3b0:	1cc8      	adds	r0, r1, #3
 800f3b2:	db02      	blt.n	800f3ba <_printf_float+0x12e>
 800f3b4:	6863      	ldr	r3, [r4, #4]
 800f3b6:	4299      	cmp	r1, r3
 800f3b8:	dd40      	ble.n	800f43c <_printf_float+0x1b0>
 800f3ba:	f1a9 0902 	sub.w	r9, r9, #2
 800f3be:	fa5f f989 	uxtb.w	r9, r9
 800f3c2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f3c6:	d81f      	bhi.n	800f408 <_printf_float+0x17c>
 800f3c8:	3901      	subs	r1, #1
 800f3ca:	464a      	mov	r2, r9
 800f3cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f3d0:	910d      	str	r1, [sp, #52]	; 0x34
 800f3d2:	f7ff ff1d 	bl	800f210 <__exponent>
 800f3d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f3d8:	1813      	adds	r3, r2, r0
 800f3da:	2a01      	cmp	r2, #1
 800f3dc:	4682      	mov	sl, r0
 800f3de:	6123      	str	r3, [r4, #16]
 800f3e0:	dc02      	bgt.n	800f3e8 <_printf_float+0x15c>
 800f3e2:	6822      	ldr	r2, [r4, #0]
 800f3e4:	07d2      	lsls	r2, r2, #31
 800f3e6:	d501      	bpl.n	800f3ec <_printf_float+0x160>
 800f3e8:	3301      	adds	r3, #1
 800f3ea:	6123      	str	r3, [r4, #16]
 800f3ec:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d09c      	beq.n	800f32e <_printf_float+0xa2>
 800f3f4:	232d      	movs	r3, #45	; 0x2d
 800f3f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f3fa:	e798      	b.n	800f32e <_printf_float+0xa2>
 800f3fc:	2947      	cmp	r1, #71	; 0x47
 800f3fe:	d1bc      	bne.n	800f37a <_printf_float+0xee>
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1ba      	bne.n	800f37a <_printf_float+0xee>
 800f404:	2301      	movs	r3, #1
 800f406:	e7b7      	b.n	800f378 <_printf_float+0xec>
 800f408:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800f40c:	d118      	bne.n	800f440 <_printf_float+0x1b4>
 800f40e:	2900      	cmp	r1, #0
 800f410:	6863      	ldr	r3, [r4, #4]
 800f412:	dd0b      	ble.n	800f42c <_printf_float+0x1a0>
 800f414:	6121      	str	r1, [r4, #16]
 800f416:	b913      	cbnz	r3, 800f41e <_printf_float+0x192>
 800f418:	6822      	ldr	r2, [r4, #0]
 800f41a:	07d0      	lsls	r0, r2, #31
 800f41c:	d502      	bpl.n	800f424 <_printf_float+0x198>
 800f41e:	3301      	adds	r3, #1
 800f420:	440b      	add	r3, r1
 800f422:	6123      	str	r3, [r4, #16]
 800f424:	65a1      	str	r1, [r4, #88]	; 0x58
 800f426:	f04f 0a00 	mov.w	sl, #0
 800f42a:	e7df      	b.n	800f3ec <_printf_float+0x160>
 800f42c:	b913      	cbnz	r3, 800f434 <_printf_float+0x1a8>
 800f42e:	6822      	ldr	r2, [r4, #0]
 800f430:	07d2      	lsls	r2, r2, #31
 800f432:	d501      	bpl.n	800f438 <_printf_float+0x1ac>
 800f434:	3302      	adds	r3, #2
 800f436:	e7f4      	b.n	800f422 <_printf_float+0x196>
 800f438:	2301      	movs	r3, #1
 800f43a:	e7f2      	b.n	800f422 <_printf_float+0x196>
 800f43c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800f440:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f442:	4299      	cmp	r1, r3
 800f444:	db05      	blt.n	800f452 <_printf_float+0x1c6>
 800f446:	6823      	ldr	r3, [r4, #0]
 800f448:	6121      	str	r1, [r4, #16]
 800f44a:	07d8      	lsls	r0, r3, #31
 800f44c:	d5ea      	bpl.n	800f424 <_printf_float+0x198>
 800f44e:	1c4b      	adds	r3, r1, #1
 800f450:	e7e7      	b.n	800f422 <_printf_float+0x196>
 800f452:	2900      	cmp	r1, #0
 800f454:	bfd4      	ite	le
 800f456:	f1c1 0202 	rsble	r2, r1, #2
 800f45a:	2201      	movgt	r2, #1
 800f45c:	4413      	add	r3, r2
 800f45e:	e7e0      	b.n	800f422 <_printf_float+0x196>
 800f460:	6823      	ldr	r3, [r4, #0]
 800f462:	055a      	lsls	r2, r3, #21
 800f464:	d407      	bmi.n	800f476 <_printf_float+0x1ea>
 800f466:	6923      	ldr	r3, [r4, #16]
 800f468:	4642      	mov	r2, r8
 800f46a:	4631      	mov	r1, r6
 800f46c:	4628      	mov	r0, r5
 800f46e:	47b8      	blx	r7
 800f470:	3001      	adds	r0, #1
 800f472:	d12b      	bne.n	800f4cc <_printf_float+0x240>
 800f474:	e765      	b.n	800f342 <_printf_float+0xb6>
 800f476:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f47a:	f240 80dc 	bls.w	800f636 <_printf_float+0x3aa>
 800f47e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f482:	2200      	movs	r2, #0
 800f484:	2300      	movs	r3, #0
 800f486:	f7f1 fb47 	bl	8000b18 <__aeabi_dcmpeq>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	d033      	beq.n	800f4f6 <_printf_float+0x26a>
 800f48e:	4a36      	ldr	r2, [pc, #216]	; (800f568 <_printf_float+0x2dc>)
 800f490:	2301      	movs	r3, #1
 800f492:	4631      	mov	r1, r6
 800f494:	4628      	mov	r0, r5
 800f496:	47b8      	blx	r7
 800f498:	3001      	adds	r0, #1
 800f49a:	f43f af52 	beq.w	800f342 <_printf_float+0xb6>
 800f49e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f4a2:	429a      	cmp	r2, r3
 800f4a4:	db02      	blt.n	800f4ac <_printf_float+0x220>
 800f4a6:	6823      	ldr	r3, [r4, #0]
 800f4a8:	07d8      	lsls	r0, r3, #31
 800f4aa:	d50f      	bpl.n	800f4cc <_printf_float+0x240>
 800f4ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4b0:	4631      	mov	r1, r6
 800f4b2:	4628      	mov	r0, r5
 800f4b4:	47b8      	blx	r7
 800f4b6:	3001      	adds	r0, #1
 800f4b8:	f43f af43 	beq.w	800f342 <_printf_float+0xb6>
 800f4bc:	f04f 0800 	mov.w	r8, #0
 800f4c0:	f104 091a 	add.w	r9, r4, #26
 800f4c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f4c6:	3b01      	subs	r3, #1
 800f4c8:	4543      	cmp	r3, r8
 800f4ca:	dc09      	bgt.n	800f4e0 <_printf_float+0x254>
 800f4cc:	6823      	ldr	r3, [r4, #0]
 800f4ce:	079b      	lsls	r3, r3, #30
 800f4d0:	f100 8101 	bmi.w	800f6d6 <_printf_float+0x44a>
 800f4d4:	68e0      	ldr	r0, [r4, #12]
 800f4d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4d8:	4298      	cmp	r0, r3
 800f4da:	bfb8      	it	lt
 800f4dc:	4618      	movlt	r0, r3
 800f4de:	e732      	b.n	800f346 <_printf_float+0xba>
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	464a      	mov	r2, r9
 800f4e4:	4631      	mov	r1, r6
 800f4e6:	4628      	mov	r0, r5
 800f4e8:	47b8      	blx	r7
 800f4ea:	3001      	adds	r0, #1
 800f4ec:	f43f af29 	beq.w	800f342 <_printf_float+0xb6>
 800f4f0:	f108 0801 	add.w	r8, r8, #1
 800f4f4:	e7e6      	b.n	800f4c4 <_printf_float+0x238>
 800f4f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	dc37      	bgt.n	800f56c <_printf_float+0x2e0>
 800f4fc:	4a1a      	ldr	r2, [pc, #104]	; (800f568 <_printf_float+0x2dc>)
 800f4fe:	2301      	movs	r3, #1
 800f500:	4631      	mov	r1, r6
 800f502:	4628      	mov	r0, r5
 800f504:	47b8      	blx	r7
 800f506:	3001      	adds	r0, #1
 800f508:	f43f af1b 	beq.w	800f342 <_printf_float+0xb6>
 800f50c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f510:	4313      	orrs	r3, r2
 800f512:	d102      	bne.n	800f51a <_printf_float+0x28e>
 800f514:	6823      	ldr	r3, [r4, #0]
 800f516:	07d9      	lsls	r1, r3, #31
 800f518:	d5d8      	bpl.n	800f4cc <_printf_float+0x240>
 800f51a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f51e:	4631      	mov	r1, r6
 800f520:	4628      	mov	r0, r5
 800f522:	47b8      	blx	r7
 800f524:	3001      	adds	r0, #1
 800f526:	f43f af0c 	beq.w	800f342 <_printf_float+0xb6>
 800f52a:	f04f 0900 	mov.w	r9, #0
 800f52e:	f104 0a1a 	add.w	sl, r4, #26
 800f532:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f534:	425b      	negs	r3, r3
 800f536:	454b      	cmp	r3, r9
 800f538:	dc01      	bgt.n	800f53e <_printf_float+0x2b2>
 800f53a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f53c:	e794      	b.n	800f468 <_printf_float+0x1dc>
 800f53e:	2301      	movs	r3, #1
 800f540:	4652      	mov	r2, sl
 800f542:	4631      	mov	r1, r6
 800f544:	4628      	mov	r0, r5
 800f546:	47b8      	blx	r7
 800f548:	3001      	adds	r0, #1
 800f54a:	f43f aefa 	beq.w	800f342 <_printf_float+0xb6>
 800f54e:	f109 0901 	add.w	r9, r9, #1
 800f552:	e7ee      	b.n	800f532 <_printf_float+0x2a6>
 800f554:	7fefffff 	.word	0x7fefffff
 800f558:	080137bc 	.word	0x080137bc
 800f55c:	080137c0 	.word	0x080137c0
 800f560:	080137c8 	.word	0x080137c8
 800f564:	080137c4 	.word	0x080137c4
 800f568:	080137cc 	.word	0x080137cc
 800f56c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f56e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f570:	429a      	cmp	r2, r3
 800f572:	bfa8      	it	ge
 800f574:	461a      	movge	r2, r3
 800f576:	2a00      	cmp	r2, #0
 800f578:	4691      	mov	r9, r2
 800f57a:	dc37      	bgt.n	800f5ec <_printf_float+0x360>
 800f57c:	f04f 0b00 	mov.w	fp, #0
 800f580:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f584:	f104 021a 	add.w	r2, r4, #26
 800f588:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f58c:	ebaa 0309 	sub.w	r3, sl, r9
 800f590:	455b      	cmp	r3, fp
 800f592:	dc33      	bgt.n	800f5fc <_printf_float+0x370>
 800f594:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f598:	429a      	cmp	r2, r3
 800f59a:	db3b      	blt.n	800f614 <_printf_float+0x388>
 800f59c:	6823      	ldr	r3, [r4, #0]
 800f59e:	07da      	lsls	r2, r3, #31
 800f5a0:	d438      	bmi.n	800f614 <_printf_float+0x388>
 800f5a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f5a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f5a6:	eba2 030a 	sub.w	r3, r2, sl
 800f5aa:	eba2 0901 	sub.w	r9, r2, r1
 800f5ae:	4599      	cmp	r9, r3
 800f5b0:	bfa8      	it	ge
 800f5b2:	4699      	movge	r9, r3
 800f5b4:	f1b9 0f00 	cmp.w	r9, #0
 800f5b8:	dc34      	bgt.n	800f624 <_printf_float+0x398>
 800f5ba:	f04f 0800 	mov.w	r8, #0
 800f5be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5c2:	f104 0a1a 	add.w	sl, r4, #26
 800f5c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f5ca:	1a9b      	subs	r3, r3, r2
 800f5cc:	eba3 0309 	sub.w	r3, r3, r9
 800f5d0:	4543      	cmp	r3, r8
 800f5d2:	f77f af7b 	ble.w	800f4cc <_printf_float+0x240>
 800f5d6:	2301      	movs	r3, #1
 800f5d8:	4652      	mov	r2, sl
 800f5da:	4631      	mov	r1, r6
 800f5dc:	4628      	mov	r0, r5
 800f5de:	47b8      	blx	r7
 800f5e0:	3001      	adds	r0, #1
 800f5e2:	f43f aeae 	beq.w	800f342 <_printf_float+0xb6>
 800f5e6:	f108 0801 	add.w	r8, r8, #1
 800f5ea:	e7ec      	b.n	800f5c6 <_printf_float+0x33a>
 800f5ec:	4613      	mov	r3, r2
 800f5ee:	4631      	mov	r1, r6
 800f5f0:	4642      	mov	r2, r8
 800f5f2:	4628      	mov	r0, r5
 800f5f4:	47b8      	blx	r7
 800f5f6:	3001      	adds	r0, #1
 800f5f8:	d1c0      	bne.n	800f57c <_printf_float+0x2f0>
 800f5fa:	e6a2      	b.n	800f342 <_printf_float+0xb6>
 800f5fc:	2301      	movs	r3, #1
 800f5fe:	4631      	mov	r1, r6
 800f600:	4628      	mov	r0, r5
 800f602:	920b      	str	r2, [sp, #44]	; 0x2c
 800f604:	47b8      	blx	r7
 800f606:	3001      	adds	r0, #1
 800f608:	f43f ae9b 	beq.w	800f342 <_printf_float+0xb6>
 800f60c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f60e:	f10b 0b01 	add.w	fp, fp, #1
 800f612:	e7b9      	b.n	800f588 <_printf_float+0x2fc>
 800f614:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f618:	4631      	mov	r1, r6
 800f61a:	4628      	mov	r0, r5
 800f61c:	47b8      	blx	r7
 800f61e:	3001      	adds	r0, #1
 800f620:	d1bf      	bne.n	800f5a2 <_printf_float+0x316>
 800f622:	e68e      	b.n	800f342 <_printf_float+0xb6>
 800f624:	464b      	mov	r3, r9
 800f626:	eb08 020a 	add.w	r2, r8, sl
 800f62a:	4631      	mov	r1, r6
 800f62c:	4628      	mov	r0, r5
 800f62e:	47b8      	blx	r7
 800f630:	3001      	adds	r0, #1
 800f632:	d1c2      	bne.n	800f5ba <_printf_float+0x32e>
 800f634:	e685      	b.n	800f342 <_printf_float+0xb6>
 800f636:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f638:	2a01      	cmp	r2, #1
 800f63a:	dc01      	bgt.n	800f640 <_printf_float+0x3b4>
 800f63c:	07db      	lsls	r3, r3, #31
 800f63e:	d537      	bpl.n	800f6b0 <_printf_float+0x424>
 800f640:	2301      	movs	r3, #1
 800f642:	4642      	mov	r2, r8
 800f644:	4631      	mov	r1, r6
 800f646:	4628      	mov	r0, r5
 800f648:	47b8      	blx	r7
 800f64a:	3001      	adds	r0, #1
 800f64c:	f43f ae79 	beq.w	800f342 <_printf_float+0xb6>
 800f650:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f654:	4631      	mov	r1, r6
 800f656:	4628      	mov	r0, r5
 800f658:	47b8      	blx	r7
 800f65a:	3001      	adds	r0, #1
 800f65c:	f43f ae71 	beq.w	800f342 <_printf_float+0xb6>
 800f660:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f664:	2200      	movs	r2, #0
 800f666:	2300      	movs	r3, #0
 800f668:	f7f1 fa56 	bl	8000b18 <__aeabi_dcmpeq>
 800f66c:	b9d8      	cbnz	r0, 800f6a6 <_printf_float+0x41a>
 800f66e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f670:	f108 0201 	add.w	r2, r8, #1
 800f674:	3b01      	subs	r3, #1
 800f676:	4631      	mov	r1, r6
 800f678:	4628      	mov	r0, r5
 800f67a:	47b8      	blx	r7
 800f67c:	3001      	adds	r0, #1
 800f67e:	d10e      	bne.n	800f69e <_printf_float+0x412>
 800f680:	e65f      	b.n	800f342 <_printf_float+0xb6>
 800f682:	2301      	movs	r3, #1
 800f684:	464a      	mov	r2, r9
 800f686:	4631      	mov	r1, r6
 800f688:	4628      	mov	r0, r5
 800f68a:	47b8      	blx	r7
 800f68c:	3001      	adds	r0, #1
 800f68e:	f43f ae58 	beq.w	800f342 <_printf_float+0xb6>
 800f692:	f108 0801 	add.w	r8, r8, #1
 800f696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f698:	3b01      	subs	r3, #1
 800f69a:	4543      	cmp	r3, r8
 800f69c:	dcf1      	bgt.n	800f682 <_printf_float+0x3f6>
 800f69e:	4653      	mov	r3, sl
 800f6a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f6a4:	e6e1      	b.n	800f46a <_printf_float+0x1de>
 800f6a6:	f04f 0800 	mov.w	r8, #0
 800f6aa:	f104 091a 	add.w	r9, r4, #26
 800f6ae:	e7f2      	b.n	800f696 <_printf_float+0x40a>
 800f6b0:	2301      	movs	r3, #1
 800f6b2:	4642      	mov	r2, r8
 800f6b4:	e7df      	b.n	800f676 <_printf_float+0x3ea>
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	464a      	mov	r2, r9
 800f6ba:	4631      	mov	r1, r6
 800f6bc:	4628      	mov	r0, r5
 800f6be:	47b8      	blx	r7
 800f6c0:	3001      	adds	r0, #1
 800f6c2:	f43f ae3e 	beq.w	800f342 <_printf_float+0xb6>
 800f6c6:	f108 0801 	add.w	r8, r8, #1
 800f6ca:	68e3      	ldr	r3, [r4, #12]
 800f6cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f6ce:	1a5b      	subs	r3, r3, r1
 800f6d0:	4543      	cmp	r3, r8
 800f6d2:	dcf0      	bgt.n	800f6b6 <_printf_float+0x42a>
 800f6d4:	e6fe      	b.n	800f4d4 <_printf_float+0x248>
 800f6d6:	f04f 0800 	mov.w	r8, #0
 800f6da:	f104 0919 	add.w	r9, r4, #25
 800f6de:	e7f4      	b.n	800f6ca <_printf_float+0x43e>

0800f6e0 <_printf_common>:
 800f6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6e4:	4616      	mov	r6, r2
 800f6e6:	4699      	mov	r9, r3
 800f6e8:	688a      	ldr	r2, [r1, #8]
 800f6ea:	690b      	ldr	r3, [r1, #16]
 800f6ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f6f0:	4293      	cmp	r3, r2
 800f6f2:	bfb8      	it	lt
 800f6f4:	4613      	movlt	r3, r2
 800f6f6:	6033      	str	r3, [r6, #0]
 800f6f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f6fc:	4607      	mov	r7, r0
 800f6fe:	460c      	mov	r4, r1
 800f700:	b10a      	cbz	r2, 800f706 <_printf_common+0x26>
 800f702:	3301      	adds	r3, #1
 800f704:	6033      	str	r3, [r6, #0]
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	0699      	lsls	r1, r3, #26
 800f70a:	bf42      	ittt	mi
 800f70c:	6833      	ldrmi	r3, [r6, #0]
 800f70e:	3302      	addmi	r3, #2
 800f710:	6033      	strmi	r3, [r6, #0]
 800f712:	6825      	ldr	r5, [r4, #0]
 800f714:	f015 0506 	ands.w	r5, r5, #6
 800f718:	d106      	bne.n	800f728 <_printf_common+0x48>
 800f71a:	f104 0a19 	add.w	sl, r4, #25
 800f71e:	68e3      	ldr	r3, [r4, #12]
 800f720:	6832      	ldr	r2, [r6, #0]
 800f722:	1a9b      	subs	r3, r3, r2
 800f724:	42ab      	cmp	r3, r5
 800f726:	dc26      	bgt.n	800f776 <_printf_common+0x96>
 800f728:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f72c:	1e13      	subs	r3, r2, #0
 800f72e:	6822      	ldr	r2, [r4, #0]
 800f730:	bf18      	it	ne
 800f732:	2301      	movne	r3, #1
 800f734:	0692      	lsls	r2, r2, #26
 800f736:	d42b      	bmi.n	800f790 <_printf_common+0xb0>
 800f738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f73c:	4649      	mov	r1, r9
 800f73e:	4638      	mov	r0, r7
 800f740:	47c0      	blx	r8
 800f742:	3001      	adds	r0, #1
 800f744:	d01e      	beq.n	800f784 <_printf_common+0xa4>
 800f746:	6823      	ldr	r3, [r4, #0]
 800f748:	68e5      	ldr	r5, [r4, #12]
 800f74a:	6832      	ldr	r2, [r6, #0]
 800f74c:	f003 0306 	and.w	r3, r3, #6
 800f750:	2b04      	cmp	r3, #4
 800f752:	bf08      	it	eq
 800f754:	1aad      	subeq	r5, r5, r2
 800f756:	68a3      	ldr	r3, [r4, #8]
 800f758:	6922      	ldr	r2, [r4, #16]
 800f75a:	bf0c      	ite	eq
 800f75c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f760:	2500      	movne	r5, #0
 800f762:	4293      	cmp	r3, r2
 800f764:	bfc4      	itt	gt
 800f766:	1a9b      	subgt	r3, r3, r2
 800f768:	18ed      	addgt	r5, r5, r3
 800f76a:	2600      	movs	r6, #0
 800f76c:	341a      	adds	r4, #26
 800f76e:	42b5      	cmp	r5, r6
 800f770:	d11a      	bne.n	800f7a8 <_printf_common+0xc8>
 800f772:	2000      	movs	r0, #0
 800f774:	e008      	b.n	800f788 <_printf_common+0xa8>
 800f776:	2301      	movs	r3, #1
 800f778:	4652      	mov	r2, sl
 800f77a:	4649      	mov	r1, r9
 800f77c:	4638      	mov	r0, r7
 800f77e:	47c0      	blx	r8
 800f780:	3001      	adds	r0, #1
 800f782:	d103      	bne.n	800f78c <_printf_common+0xac>
 800f784:	f04f 30ff 	mov.w	r0, #4294967295
 800f788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f78c:	3501      	adds	r5, #1
 800f78e:	e7c6      	b.n	800f71e <_printf_common+0x3e>
 800f790:	18e1      	adds	r1, r4, r3
 800f792:	1c5a      	adds	r2, r3, #1
 800f794:	2030      	movs	r0, #48	; 0x30
 800f796:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f79a:	4422      	add	r2, r4
 800f79c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f7a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f7a4:	3302      	adds	r3, #2
 800f7a6:	e7c7      	b.n	800f738 <_printf_common+0x58>
 800f7a8:	2301      	movs	r3, #1
 800f7aa:	4622      	mov	r2, r4
 800f7ac:	4649      	mov	r1, r9
 800f7ae:	4638      	mov	r0, r7
 800f7b0:	47c0      	blx	r8
 800f7b2:	3001      	adds	r0, #1
 800f7b4:	d0e6      	beq.n	800f784 <_printf_common+0xa4>
 800f7b6:	3601      	adds	r6, #1
 800f7b8:	e7d9      	b.n	800f76e <_printf_common+0x8e>
	...

0800f7bc <_printf_i>:
 800f7bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f7c0:	460c      	mov	r4, r1
 800f7c2:	4691      	mov	r9, r2
 800f7c4:	7e27      	ldrb	r7, [r4, #24]
 800f7c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f7c8:	2f78      	cmp	r7, #120	; 0x78
 800f7ca:	4680      	mov	r8, r0
 800f7cc:	469a      	mov	sl, r3
 800f7ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f7d2:	d807      	bhi.n	800f7e4 <_printf_i+0x28>
 800f7d4:	2f62      	cmp	r7, #98	; 0x62
 800f7d6:	d80a      	bhi.n	800f7ee <_printf_i+0x32>
 800f7d8:	2f00      	cmp	r7, #0
 800f7da:	f000 80d8 	beq.w	800f98e <_printf_i+0x1d2>
 800f7de:	2f58      	cmp	r7, #88	; 0x58
 800f7e0:	f000 80a3 	beq.w	800f92a <_printf_i+0x16e>
 800f7e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f7e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f7ec:	e03a      	b.n	800f864 <_printf_i+0xa8>
 800f7ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f7f2:	2b15      	cmp	r3, #21
 800f7f4:	d8f6      	bhi.n	800f7e4 <_printf_i+0x28>
 800f7f6:	a001      	add	r0, pc, #4	; (adr r0, 800f7fc <_printf_i+0x40>)
 800f7f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f7fc:	0800f855 	.word	0x0800f855
 800f800:	0800f869 	.word	0x0800f869
 800f804:	0800f7e5 	.word	0x0800f7e5
 800f808:	0800f7e5 	.word	0x0800f7e5
 800f80c:	0800f7e5 	.word	0x0800f7e5
 800f810:	0800f7e5 	.word	0x0800f7e5
 800f814:	0800f869 	.word	0x0800f869
 800f818:	0800f7e5 	.word	0x0800f7e5
 800f81c:	0800f7e5 	.word	0x0800f7e5
 800f820:	0800f7e5 	.word	0x0800f7e5
 800f824:	0800f7e5 	.word	0x0800f7e5
 800f828:	0800f975 	.word	0x0800f975
 800f82c:	0800f899 	.word	0x0800f899
 800f830:	0800f957 	.word	0x0800f957
 800f834:	0800f7e5 	.word	0x0800f7e5
 800f838:	0800f7e5 	.word	0x0800f7e5
 800f83c:	0800f997 	.word	0x0800f997
 800f840:	0800f7e5 	.word	0x0800f7e5
 800f844:	0800f899 	.word	0x0800f899
 800f848:	0800f7e5 	.word	0x0800f7e5
 800f84c:	0800f7e5 	.word	0x0800f7e5
 800f850:	0800f95f 	.word	0x0800f95f
 800f854:	680b      	ldr	r3, [r1, #0]
 800f856:	1d1a      	adds	r2, r3, #4
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	600a      	str	r2, [r1, #0]
 800f85c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f864:	2301      	movs	r3, #1
 800f866:	e0a3      	b.n	800f9b0 <_printf_i+0x1f4>
 800f868:	6825      	ldr	r5, [r4, #0]
 800f86a:	6808      	ldr	r0, [r1, #0]
 800f86c:	062e      	lsls	r6, r5, #24
 800f86e:	f100 0304 	add.w	r3, r0, #4
 800f872:	d50a      	bpl.n	800f88a <_printf_i+0xce>
 800f874:	6805      	ldr	r5, [r0, #0]
 800f876:	600b      	str	r3, [r1, #0]
 800f878:	2d00      	cmp	r5, #0
 800f87a:	da03      	bge.n	800f884 <_printf_i+0xc8>
 800f87c:	232d      	movs	r3, #45	; 0x2d
 800f87e:	426d      	negs	r5, r5
 800f880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f884:	485e      	ldr	r0, [pc, #376]	; (800fa00 <_printf_i+0x244>)
 800f886:	230a      	movs	r3, #10
 800f888:	e019      	b.n	800f8be <_printf_i+0x102>
 800f88a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f88e:	6805      	ldr	r5, [r0, #0]
 800f890:	600b      	str	r3, [r1, #0]
 800f892:	bf18      	it	ne
 800f894:	b22d      	sxthne	r5, r5
 800f896:	e7ef      	b.n	800f878 <_printf_i+0xbc>
 800f898:	680b      	ldr	r3, [r1, #0]
 800f89a:	6825      	ldr	r5, [r4, #0]
 800f89c:	1d18      	adds	r0, r3, #4
 800f89e:	6008      	str	r0, [r1, #0]
 800f8a0:	0628      	lsls	r0, r5, #24
 800f8a2:	d501      	bpl.n	800f8a8 <_printf_i+0xec>
 800f8a4:	681d      	ldr	r5, [r3, #0]
 800f8a6:	e002      	b.n	800f8ae <_printf_i+0xf2>
 800f8a8:	0669      	lsls	r1, r5, #25
 800f8aa:	d5fb      	bpl.n	800f8a4 <_printf_i+0xe8>
 800f8ac:	881d      	ldrh	r5, [r3, #0]
 800f8ae:	4854      	ldr	r0, [pc, #336]	; (800fa00 <_printf_i+0x244>)
 800f8b0:	2f6f      	cmp	r7, #111	; 0x6f
 800f8b2:	bf0c      	ite	eq
 800f8b4:	2308      	moveq	r3, #8
 800f8b6:	230a      	movne	r3, #10
 800f8b8:	2100      	movs	r1, #0
 800f8ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f8be:	6866      	ldr	r6, [r4, #4]
 800f8c0:	60a6      	str	r6, [r4, #8]
 800f8c2:	2e00      	cmp	r6, #0
 800f8c4:	bfa2      	ittt	ge
 800f8c6:	6821      	ldrge	r1, [r4, #0]
 800f8c8:	f021 0104 	bicge.w	r1, r1, #4
 800f8cc:	6021      	strge	r1, [r4, #0]
 800f8ce:	b90d      	cbnz	r5, 800f8d4 <_printf_i+0x118>
 800f8d0:	2e00      	cmp	r6, #0
 800f8d2:	d04d      	beq.n	800f970 <_printf_i+0x1b4>
 800f8d4:	4616      	mov	r6, r2
 800f8d6:	fbb5 f1f3 	udiv	r1, r5, r3
 800f8da:	fb03 5711 	mls	r7, r3, r1, r5
 800f8de:	5dc7      	ldrb	r7, [r0, r7]
 800f8e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f8e4:	462f      	mov	r7, r5
 800f8e6:	42bb      	cmp	r3, r7
 800f8e8:	460d      	mov	r5, r1
 800f8ea:	d9f4      	bls.n	800f8d6 <_printf_i+0x11a>
 800f8ec:	2b08      	cmp	r3, #8
 800f8ee:	d10b      	bne.n	800f908 <_printf_i+0x14c>
 800f8f0:	6823      	ldr	r3, [r4, #0]
 800f8f2:	07df      	lsls	r7, r3, #31
 800f8f4:	d508      	bpl.n	800f908 <_printf_i+0x14c>
 800f8f6:	6923      	ldr	r3, [r4, #16]
 800f8f8:	6861      	ldr	r1, [r4, #4]
 800f8fa:	4299      	cmp	r1, r3
 800f8fc:	bfde      	ittt	le
 800f8fe:	2330      	movle	r3, #48	; 0x30
 800f900:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f904:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f908:	1b92      	subs	r2, r2, r6
 800f90a:	6122      	str	r2, [r4, #16]
 800f90c:	f8cd a000 	str.w	sl, [sp]
 800f910:	464b      	mov	r3, r9
 800f912:	aa03      	add	r2, sp, #12
 800f914:	4621      	mov	r1, r4
 800f916:	4640      	mov	r0, r8
 800f918:	f7ff fee2 	bl	800f6e0 <_printf_common>
 800f91c:	3001      	adds	r0, #1
 800f91e:	d14c      	bne.n	800f9ba <_printf_i+0x1fe>
 800f920:	f04f 30ff 	mov.w	r0, #4294967295
 800f924:	b004      	add	sp, #16
 800f926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f92a:	4835      	ldr	r0, [pc, #212]	; (800fa00 <_printf_i+0x244>)
 800f92c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f930:	6823      	ldr	r3, [r4, #0]
 800f932:	680e      	ldr	r6, [r1, #0]
 800f934:	061f      	lsls	r7, r3, #24
 800f936:	f856 5b04 	ldr.w	r5, [r6], #4
 800f93a:	600e      	str	r6, [r1, #0]
 800f93c:	d514      	bpl.n	800f968 <_printf_i+0x1ac>
 800f93e:	07d9      	lsls	r1, r3, #31
 800f940:	bf44      	itt	mi
 800f942:	f043 0320 	orrmi.w	r3, r3, #32
 800f946:	6023      	strmi	r3, [r4, #0]
 800f948:	b91d      	cbnz	r5, 800f952 <_printf_i+0x196>
 800f94a:	6823      	ldr	r3, [r4, #0]
 800f94c:	f023 0320 	bic.w	r3, r3, #32
 800f950:	6023      	str	r3, [r4, #0]
 800f952:	2310      	movs	r3, #16
 800f954:	e7b0      	b.n	800f8b8 <_printf_i+0xfc>
 800f956:	6823      	ldr	r3, [r4, #0]
 800f958:	f043 0320 	orr.w	r3, r3, #32
 800f95c:	6023      	str	r3, [r4, #0]
 800f95e:	2378      	movs	r3, #120	; 0x78
 800f960:	4828      	ldr	r0, [pc, #160]	; (800fa04 <_printf_i+0x248>)
 800f962:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f966:	e7e3      	b.n	800f930 <_printf_i+0x174>
 800f968:	065e      	lsls	r6, r3, #25
 800f96a:	bf48      	it	mi
 800f96c:	b2ad      	uxthmi	r5, r5
 800f96e:	e7e6      	b.n	800f93e <_printf_i+0x182>
 800f970:	4616      	mov	r6, r2
 800f972:	e7bb      	b.n	800f8ec <_printf_i+0x130>
 800f974:	680b      	ldr	r3, [r1, #0]
 800f976:	6826      	ldr	r6, [r4, #0]
 800f978:	6960      	ldr	r0, [r4, #20]
 800f97a:	1d1d      	adds	r5, r3, #4
 800f97c:	600d      	str	r5, [r1, #0]
 800f97e:	0635      	lsls	r5, r6, #24
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	d501      	bpl.n	800f988 <_printf_i+0x1cc>
 800f984:	6018      	str	r0, [r3, #0]
 800f986:	e002      	b.n	800f98e <_printf_i+0x1d2>
 800f988:	0671      	lsls	r1, r6, #25
 800f98a:	d5fb      	bpl.n	800f984 <_printf_i+0x1c8>
 800f98c:	8018      	strh	r0, [r3, #0]
 800f98e:	2300      	movs	r3, #0
 800f990:	6123      	str	r3, [r4, #16]
 800f992:	4616      	mov	r6, r2
 800f994:	e7ba      	b.n	800f90c <_printf_i+0x150>
 800f996:	680b      	ldr	r3, [r1, #0]
 800f998:	1d1a      	adds	r2, r3, #4
 800f99a:	600a      	str	r2, [r1, #0]
 800f99c:	681e      	ldr	r6, [r3, #0]
 800f99e:	6862      	ldr	r2, [r4, #4]
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	4630      	mov	r0, r6
 800f9a4:	f7f0 fc44 	bl	8000230 <memchr>
 800f9a8:	b108      	cbz	r0, 800f9ae <_printf_i+0x1f2>
 800f9aa:	1b80      	subs	r0, r0, r6
 800f9ac:	6060      	str	r0, [r4, #4]
 800f9ae:	6863      	ldr	r3, [r4, #4]
 800f9b0:	6123      	str	r3, [r4, #16]
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9b8:	e7a8      	b.n	800f90c <_printf_i+0x150>
 800f9ba:	6923      	ldr	r3, [r4, #16]
 800f9bc:	4632      	mov	r2, r6
 800f9be:	4649      	mov	r1, r9
 800f9c0:	4640      	mov	r0, r8
 800f9c2:	47d0      	blx	sl
 800f9c4:	3001      	adds	r0, #1
 800f9c6:	d0ab      	beq.n	800f920 <_printf_i+0x164>
 800f9c8:	6823      	ldr	r3, [r4, #0]
 800f9ca:	079b      	lsls	r3, r3, #30
 800f9cc:	d413      	bmi.n	800f9f6 <_printf_i+0x23a>
 800f9ce:	68e0      	ldr	r0, [r4, #12]
 800f9d0:	9b03      	ldr	r3, [sp, #12]
 800f9d2:	4298      	cmp	r0, r3
 800f9d4:	bfb8      	it	lt
 800f9d6:	4618      	movlt	r0, r3
 800f9d8:	e7a4      	b.n	800f924 <_printf_i+0x168>
 800f9da:	2301      	movs	r3, #1
 800f9dc:	4632      	mov	r2, r6
 800f9de:	4649      	mov	r1, r9
 800f9e0:	4640      	mov	r0, r8
 800f9e2:	47d0      	blx	sl
 800f9e4:	3001      	adds	r0, #1
 800f9e6:	d09b      	beq.n	800f920 <_printf_i+0x164>
 800f9e8:	3501      	adds	r5, #1
 800f9ea:	68e3      	ldr	r3, [r4, #12]
 800f9ec:	9903      	ldr	r1, [sp, #12]
 800f9ee:	1a5b      	subs	r3, r3, r1
 800f9f0:	42ab      	cmp	r3, r5
 800f9f2:	dcf2      	bgt.n	800f9da <_printf_i+0x21e>
 800f9f4:	e7eb      	b.n	800f9ce <_printf_i+0x212>
 800f9f6:	2500      	movs	r5, #0
 800f9f8:	f104 0619 	add.w	r6, r4, #25
 800f9fc:	e7f5      	b.n	800f9ea <_printf_i+0x22e>
 800f9fe:	bf00      	nop
 800fa00:	080137ce 	.word	0x080137ce
 800fa04:	080137df 	.word	0x080137df

0800fa08 <siprintf>:
 800fa08:	b40e      	push	{r1, r2, r3}
 800fa0a:	b500      	push	{lr}
 800fa0c:	b09c      	sub	sp, #112	; 0x70
 800fa0e:	ab1d      	add	r3, sp, #116	; 0x74
 800fa10:	9002      	str	r0, [sp, #8]
 800fa12:	9006      	str	r0, [sp, #24]
 800fa14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fa18:	4809      	ldr	r0, [pc, #36]	; (800fa40 <siprintf+0x38>)
 800fa1a:	9107      	str	r1, [sp, #28]
 800fa1c:	9104      	str	r1, [sp, #16]
 800fa1e:	4909      	ldr	r1, [pc, #36]	; (800fa44 <siprintf+0x3c>)
 800fa20:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa24:	9105      	str	r1, [sp, #20]
 800fa26:	6800      	ldr	r0, [r0, #0]
 800fa28:	9301      	str	r3, [sp, #4]
 800fa2a:	a902      	add	r1, sp, #8
 800fa2c:	f001 fb30 	bl	8011090 <_svfiprintf_r>
 800fa30:	9b02      	ldr	r3, [sp, #8]
 800fa32:	2200      	movs	r2, #0
 800fa34:	701a      	strb	r2, [r3, #0]
 800fa36:	b01c      	add	sp, #112	; 0x70
 800fa38:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa3c:	b003      	add	sp, #12
 800fa3e:	4770      	bx	lr
 800fa40:	20000200 	.word	0x20000200
 800fa44:	ffff0208 	.word	0xffff0208

0800fa48 <quorem>:
 800fa48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa4c:	6903      	ldr	r3, [r0, #16]
 800fa4e:	690c      	ldr	r4, [r1, #16]
 800fa50:	42a3      	cmp	r3, r4
 800fa52:	4607      	mov	r7, r0
 800fa54:	f2c0 8081 	blt.w	800fb5a <quorem+0x112>
 800fa58:	3c01      	subs	r4, #1
 800fa5a:	f101 0814 	add.w	r8, r1, #20
 800fa5e:	f100 0514 	add.w	r5, r0, #20
 800fa62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fa66:	9301      	str	r3, [sp, #4]
 800fa68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fa6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa70:	3301      	adds	r3, #1
 800fa72:	429a      	cmp	r2, r3
 800fa74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fa78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fa7c:	fbb2 f6f3 	udiv	r6, r2, r3
 800fa80:	d331      	bcc.n	800fae6 <quorem+0x9e>
 800fa82:	f04f 0e00 	mov.w	lr, #0
 800fa86:	4640      	mov	r0, r8
 800fa88:	46ac      	mov	ip, r5
 800fa8a:	46f2      	mov	sl, lr
 800fa8c:	f850 2b04 	ldr.w	r2, [r0], #4
 800fa90:	b293      	uxth	r3, r2
 800fa92:	fb06 e303 	mla	r3, r6, r3, lr
 800fa96:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fa9a:	b29b      	uxth	r3, r3
 800fa9c:	ebaa 0303 	sub.w	r3, sl, r3
 800faa0:	0c12      	lsrs	r2, r2, #16
 800faa2:	f8dc a000 	ldr.w	sl, [ip]
 800faa6:	fb06 e202 	mla	r2, r6, r2, lr
 800faaa:	fa13 f38a 	uxtah	r3, r3, sl
 800faae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fab2:	fa1f fa82 	uxth.w	sl, r2
 800fab6:	f8dc 2000 	ldr.w	r2, [ip]
 800faba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800fabe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fac2:	b29b      	uxth	r3, r3
 800fac4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fac8:	4581      	cmp	r9, r0
 800faca:	f84c 3b04 	str.w	r3, [ip], #4
 800face:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fad2:	d2db      	bcs.n	800fa8c <quorem+0x44>
 800fad4:	f855 300b 	ldr.w	r3, [r5, fp]
 800fad8:	b92b      	cbnz	r3, 800fae6 <quorem+0x9e>
 800fada:	9b01      	ldr	r3, [sp, #4]
 800fadc:	3b04      	subs	r3, #4
 800fade:	429d      	cmp	r5, r3
 800fae0:	461a      	mov	r2, r3
 800fae2:	d32e      	bcc.n	800fb42 <quorem+0xfa>
 800fae4:	613c      	str	r4, [r7, #16]
 800fae6:	4638      	mov	r0, r7
 800fae8:	f001 f8be 	bl	8010c68 <__mcmp>
 800faec:	2800      	cmp	r0, #0
 800faee:	db24      	blt.n	800fb3a <quorem+0xf2>
 800faf0:	3601      	adds	r6, #1
 800faf2:	4628      	mov	r0, r5
 800faf4:	f04f 0c00 	mov.w	ip, #0
 800faf8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fafc:	f8d0 e000 	ldr.w	lr, [r0]
 800fb00:	b293      	uxth	r3, r2
 800fb02:	ebac 0303 	sub.w	r3, ip, r3
 800fb06:	0c12      	lsrs	r2, r2, #16
 800fb08:	fa13 f38e 	uxtah	r3, r3, lr
 800fb0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fb10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb1a:	45c1      	cmp	r9, r8
 800fb1c:	f840 3b04 	str.w	r3, [r0], #4
 800fb20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fb24:	d2e8      	bcs.n	800faf8 <quorem+0xb0>
 800fb26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fb2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fb2e:	b922      	cbnz	r2, 800fb3a <quorem+0xf2>
 800fb30:	3b04      	subs	r3, #4
 800fb32:	429d      	cmp	r5, r3
 800fb34:	461a      	mov	r2, r3
 800fb36:	d30a      	bcc.n	800fb4e <quorem+0x106>
 800fb38:	613c      	str	r4, [r7, #16]
 800fb3a:	4630      	mov	r0, r6
 800fb3c:	b003      	add	sp, #12
 800fb3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb42:	6812      	ldr	r2, [r2, #0]
 800fb44:	3b04      	subs	r3, #4
 800fb46:	2a00      	cmp	r2, #0
 800fb48:	d1cc      	bne.n	800fae4 <quorem+0x9c>
 800fb4a:	3c01      	subs	r4, #1
 800fb4c:	e7c7      	b.n	800fade <quorem+0x96>
 800fb4e:	6812      	ldr	r2, [r2, #0]
 800fb50:	3b04      	subs	r3, #4
 800fb52:	2a00      	cmp	r2, #0
 800fb54:	d1f0      	bne.n	800fb38 <quorem+0xf0>
 800fb56:	3c01      	subs	r4, #1
 800fb58:	e7eb      	b.n	800fb32 <quorem+0xea>
 800fb5a:	2000      	movs	r0, #0
 800fb5c:	e7ee      	b.n	800fb3c <quorem+0xf4>
	...

0800fb60 <_dtoa_r>:
 800fb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb64:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fb66:	b099      	sub	sp, #100	; 0x64
 800fb68:	4616      	mov	r6, r2
 800fb6a:	461f      	mov	r7, r3
 800fb6c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800fb70:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800fb74:	4605      	mov	r5, r0
 800fb76:	b974      	cbnz	r4, 800fb96 <_dtoa_r+0x36>
 800fb78:	2010      	movs	r0, #16
 800fb7a:	f000 fde3 	bl	8010744 <malloc>
 800fb7e:	4602      	mov	r2, r0
 800fb80:	6268      	str	r0, [r5, #36]	; 0x24
 800fb82:	b920      	cbnz	r0, 800fb8e <_dtoa_r+0x2e>
 800fb84:	4ba8      	ldr	r3, [pc, #672]	; (800fe28 <_dtoa_r+0x2c8>)
 800fb86:	21ea      	movs	r1, #234	; 0xea
 800fb88:	48a8      	ldr	r0, [pc, #672]	; (800fe2c <_dtoa_r+0x2cc>)
 800fb8a:	f001 fb91 	bl	80112b0 <__assert_func>
 800fb8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb92:	6004      	str	r4, [r0, #0]
 800fb94:	60c4      	str	r4, [r0, #12]
 800fb96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fb98:	6819      	ldr	r1, [r3, #0]
 800fb9a:	b151      	cbz	r1, 800fbb2 <_dtoa_r+0x52>
 800fb9c:	685a      	ldr	r2, [r3, #4]
 800fb9e:	604a      	str	r2, [r1, #4]
 800fba0:	2301      	movs	r3, #1
 800fba2:	4093      	lsls	r3, r2
 800fba4:	608b      	str	r3, [r1, #8]
 800fba6:	4628      	mov	r0, r5
 800fba8:	f000 fe22 	bl	80107f0 <_Bfree>
 800fbac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fbae:	2200      	movs	r2, #0
 800fbb0:	601a      	str	r2, [r3, #0]
 800fbb2:	1e3b      	subs	r3, r7, #0
 800fbb4:	bfb9      	ittee	lt
 800fbb6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fbba:	9305      	strlt	r3, [sp, #20]
 800fbbc:	2300      	movge	r3, #0
 800fbbe:	f8c8 3000 	strge.w	r3, [r8]
 800fbc2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fbc6:	4b9a      	ldr	r3, [pc, #616]	; (800fe30 <_dtoa_r+0x2d0>)
 800fbc8:	bfbc      	itt	lt
 800fbca:	2201      	movlt	r2, #1
 800fbcc:	f8c8 2000 	strlt.w	r2, [r8]
 800fbd0:	ea33 0309 	bics.w	r3, r3, r9
 800fbd4:	d119      	bne.n	800fc0a <_dtoa_r+0xaa>
 800fbd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fbd8:	f242 730f 	movw	r3, #9999	; 0x270f
 800fbdc:	6013      	str	r3, [r2, #0]
 800fbde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fbe2:	4333      	orrs	r3, r6
 800fbe4:	f000 8581 	beq.w	80106ea <_dtoa_r+0xb8a>
 800fbe8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fbea:	b953      	cbnz	r3, 800fc02 <_dtoa_r+0xa2>
 800fbec:	4b91      	ldr	r3, [pc, #580]	; (800fe34 <_dtoa_r+0x2d4>)
 800fbee:	e022      	b.n	800fc36 <_dtoa_r+0xd6>
 800fbf0:	4b91      	ldr	r3, [pc, #580]	; (800fe38 <_dtoa_r+0x2d8>)
 800fbf2:	9308      	str	r3, [sp, #32]
 800fbf4:	3308      	adds	r3, #8
 800fbf6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fbf8:	6013      	str	r3, [r2, #0]
 800fbfa:	9808      	ldr	r0, [sp, #32]
 800fbfc:	b019      	add	sp, #100	; 0x64
 800fbfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc02:	4b8c      	ldr	r3, [pc, #560]	; (800fe34 <_dtoa_r+0x2d4>)
 800fc04:	9308      	str	r3, [sp, #32]
 800fc06:	3303      	adds	r3, #3
 800fc08:	e7f5      	b.n	800fbf6 <_dtoa_r+0x96>
 800fc0a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fc0e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800fc12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fc16:	2200      	movs	r2, #0
 800fc18:	2300      	movs	r3, #0
 800fc1a:	f7f0 ff7d 	bl	8000b18 <__aeabi_dcmpeq>
 800fc1e:	4680      	mov	r8, r0
 800fc20:	b158      	cbz	r0, 800fc3a <_dtoa_r+0xda>
 800fc22:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fc24:	2301      	movs	r3, #1
 800fc26:	6013      	str	r3, [r2, #0]
 800fc28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	f000 855a 	beq.w	80106e4 <_dtoa_r+0xb84>
 800fc30:	4882      	ldr	r0, [pc, #520]	; (800fe3c <_dtoa_r+0x2dc>)
 800fc32:	6018      	str	r0, [r3, #0]
 800fc34:	1e43      	subs	r3, r0, #1
 800fc36:	9308      	str	r3, [sp, #32]
 800fc38:	e7df      	b.n	800fbfa <_dtoa_r+0x9a>
 800fc3a:	ab16      	add	r3, sp, #88	; 0x58
 800fc3c:	9301      	str	r3, [sp, #4]
 800fc3e:	ab17      	add	r3, sp, #92	; 0x5c
 800fc40:	9300      	str	r3, [sp, #0]
 800fc42:	4628      	mov	r0, r5
 800fc44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fc48:	f001 f8b4 	bl	8010db4 <__d2b>
 800fc4c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fc50:	4682      	mov	sl, r0
 800fc52:	2c00      	cmp	r4, #0
 800fc54:	d07e      	beq.n	800fd54 <_dtoa_r+0x1f4>
 800fc56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fc58:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800fc5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fc64:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800fc68:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800fc6c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800fc70:	4b73      	ldr	r3, [pc, #460]	; (800fe40 <_dtoa_r+0x2e0>)
 800fc72:	2200      	movs	r2, #0
 800fc74:	f7f0 fb30 	bl	80002d8 <__aeabi_dsub>
 800fc78:	a365      	add	r3, pc, #404	; (adr r3, 800fe10 <_dtoa_r+0x2b0>)
 800fc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc7e:	f7f0 fce3 	bl	8000648 <__aeabi_dmul>
 800fc82:	a365      	add	r3, pc, #404	; (adr r3, 800fe18 <_dtoa_r+0x2b8>)
 800fc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc88:	f7f0 fb28 	bl	80002dc <__adddf3>
 800fc8c:	4606      	mov	r6, r0
 800fc8e:	4620      	mov	r0, r4
 800fc90:	460f      	mov	r7, r1
 800fc92:	f7f0 fc6f 	bl	8000574 <__aeabi_i2d>
 800fc96:	a362      	add	r3, pc, #392	; (adr r3, 800fe20 <_dtoa_r+0x2c0>)
 800fc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc9c:	f7f0 fcd4 	bl	8000648 <__aeabi_dmul>
 800fca0:	4602      	mov	r2, r0
 800fca2:	460b      	mov	r3, r1
 800fca4:	4630      	mov	r0, r6
 800fca6:	4639      	mov	r1, r7
 800fca8:	f7f0 fb18 	bl	80002dc <__adddf3>
 800fcac:	4606      	mov	r6, r0
 800fcae:	460f      	mov	r7, r1
 800fcb0:	f7f0 ff7a 	bl	8000ba8 <__aeabi_d2iz>
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	4681      	mov	r9, r0
 800fcb8:	2300      	movs	r3, #0
 800fcba:	4630      	mov	r0, r6
 800fcbc:	4639      	mov	r1, r7
 800fcbe:	f7f0 ff35 	bl	8000b2c <__aeabi_dcmplt>
 800fcc2:	b148      	cbz	r0, 800fcd8 <_dtoa_r+0x178>
 800fcc4:	4648      	mov	r0, r9
 800fcc6:	f7f0 fc55 	bl	8000574 <__aeabi_i2d>
 800fcca:	4632      	mov	r2, r6
 800fccc:	463b      	mov	r3, r7
 800fcce:	f7f0 ff23 	bl	8000b18 <__aeabi_dcmpeq>
 800fcd2:	b908      	cbnz	r0, 800fcd8 <_dtoa_r+0x178>
 800fcd4:	f109 39ff 	add.w	r9, r9, #4294967295
 800fcd8:	f1b9 0f16 	cmp.w	r9, #22
 800fcdc:	d857      	bhi.n	800fd8e <_dtoa_r+0x22e>
 800fcde:	4b59      	ldr	r3, [pc, #356]	; (800fe44 <_dtoa_r+0x2e4>)
 800fce0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fcec:	f7f0 ff1e 	bl	8000b2c <__aeabi_dcmplt>
 800fcf0:	2800      	cmp	r0, #0
 800fcf2:	d04e      	beq.n	800fd92 <_dtoa_r+0x232>
 800fcf4:	f109 39ff 	add.w	r9, r9, #4294967295
 800fcf8:	2300      	movs	r3, #0
 800fcfa:	930f      	str	r3, [sp, #60]	; 0x3c
 800fcfc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fcfe:	1b1c      	subs	r4, r3, r4
 800fd00:	1e63      	subs	r3, r4, #1
 800fd02:	9309      	str	r3, [sp, #36]	; 0x24
 800fd04:	bf45      	ittet	mi
 800fd06:	f1c4 0301 	rsbmi	r3, r4, #1
 800fd0a:	9306      	strmi	r3, [sp, #24]
 800fd0c:	2300      	movpl	r3, #0
 800fd0e:	2300      	movmi	r3, #0
 800fd10:	bf4c      	ite	mi
 800fd12:	9309      	strmi	r3, [sp, #36]	; 0x24
 800fd14:	9306      	strpl	r3, [sp, #24]
 800fd16:	f1b9 0f00 	cmp.w	r9, #0
 800fd1a:	db3c      	blt.n	800fd96 <_dtoa_r+0x236>
 800fd1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd1e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800fd22:	444b      	add	r3, r9
 800fd24:	9309      	str	r3, [sp, #36]	; 0x24
 800fd26:	2300      	movs	r3, #0
 800fd28:	930a      	str	r3, [sp, #40]	; 0x28
 800fd2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd2c:	2b09      	cmp	r3, #9
 800fd2e:	f200 808d 	bhi.w	800fe4c <_dtoa_r+0x2ec>
 800fd32:	2b05      	cmp	r3, #5
 800fd34:	bfc4      	itt	gt
 800fd36:	3b04      	subgt	r3, #4
 800fd38:	9322      	strgt	r3, [sp, #136]	; 0x88
 800fd3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd3c:	f1a3 0302 	sub.w	r3, r3, #2
 800fd40:	bfcc      	ite	gt
 800fd42:	2400      	movgt	r4, #0
 800fd44:	2401      	movle	r4, #1
 800fd46:	2b03      	cmp	r3, #3
 800fd48:	f200 808c 	bhi.w	800fe64 <_dtoa_r+0x304>
 800fd4c:	e8df f003 	tbb	[pc, r3]
 800fd50:	5b4d4f2d 	.word	0x5b4d4f2d
 800fd54:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800fd58:	441c      	add	r4, r3
 800fd5a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800fd5e:	2b20      	cmp	r3, #32
 800fd60:	bfc3      	ittte	gt
 800fd62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fd66:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800fd6a:	fa09 f303 	lslgt.w	r3, r9, r3
 800fd6e:	f1c3 0320 	rsble	r3, r3, #32
 800fd72:	bfc6      	itte	gt
 800fd74:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fd78:	4318      	orrgt	r0, r3
 800fd7a:	fa06 f003 	lslle.w	r0, r6, r3
 800fd7e:	f7f0 fbe9 	bl	8000554 <__aeabi_ui2d>
 800fd82:	2301      	movs	r3, #1
 800fd84:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800fd88:	3c01      	subs	r4, #1
 800fd8a:	9313      	str	r3, [sp, #76]	; 0x4c
 800fd8c:	e770      	b.n	800fc70 <_dtoa_r+0x110>
 800fd8e:	2301      	movs	r3, #1
 800fd90:	e7b3      	b.n	800fcfa <_dtoa_r+0x19a>
 800fd92:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd94:	e7b2      	b.n	800fcfc <_dtoa_r+0x19c>
 800fd96:	9b06      	ldr	r3, [sp, #24]
 800fd98:	eba3 0309 	sub.w	r3, r3, r9
 800fd9c:	9306      	str	r3, [sp, #24]
 800fd9e:	f1c9 0300 	rsb	r3, r9, #0
 800fda2:	930a      	str	r3, [sp, #40]	; 0x28
 800fda4:	2300      	movs	r3, #0
 800fda6:	930e      	str	r3, [sp, #56]	; 0x38
 800fda8:	e7bf      	b.n	800fd2a <_dtoa_r+0x1ca>
 800fdaa:	2300      	movs	r3, #0
 800fdac:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	dc5a      	bgt.n	800fe6a <_dtoa_r+0x30a>
 800fdb4:	f04f 0b01 	mov.w	fp, #1
 800fdb8:	f8cd b008 	str.w	fp, [sp, #8]
 800fdbc:	465b      	mov	r3, fp
 800fdbe:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800fdc2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	6042      	str	r2, [r0, #4]
 800fdc8:	2204      	movs	r2, #4
 800fdca:	f102 0614 	add.w	r6, r2, #20
 800fdce:	429e      	cmp	r6, r3
 800fdd0:	6841      	ldr	r1, [r0, #4]
 800fdd2:	d950      	bls.n	800fe76 <_dtoa_r+0x316>
 800fdd4:	4628      	mov	r0, r5
 800fdd6:	f000 fccb 	bl	8010770 <_Balloc>
 800fdda:	9008      	str	r0, [sp, #32]
 800fddc:	2800      	cmp	r0, #0
 800fdde:	d14e      	bne.n	800fe7e <_dtoa_r+0x31e>
 800fde0:	4b19      	ldr	r3, [pc, #100]	; (800fe48 <_dtoa_r+0x2e8>)
 800fde2:	4602      	mov	r2, r0
 800fde4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fde8:	e6ce      	b.n	800fb88 <_dtoa_r+0x28>
 800fdea:	2301      	movs	r3, #1
 800fdec:	e7de      	b.n	800fdac <_dtoa_r+0x24c>
 800fdee:	2300      	movs	r3, #0
 800fdf0:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdf2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdf4:	eb09 0b03 	add.w	fp, r9, r3
 800fdf8:	f10b 0301 	add.w	r3, fp, #1
 800fdfc:	2b01      	cmp	r3, #1
 800fdfe:	9302      	str	r3, [sp, #8]
 800fe00:	bfb8      	it	lt
 800fe02:	2301      	movlt	r3, #1
 800fe04:	e7dd      	b.n	800fdc2 <_dtoa_r+0x262>
 800fe06:	2301      	movs	r3, #1
 800fe08:	e7f2      	b.n	800fdf0 <_dtoa_r+0x290>
 800fe0a:	bf00      	nop
 800fe0c:	f3af 8000 	nop.w
 800fe10:	636f4361 	.word	0x636f4361
 800fe14:	3fd287a7 	.word	0x3fd287a7
 800fe18:	8b60c8b3 	.word	0x8b60c8b3
 800fe1c:	3fc68a28 	.word	0x3fc68a28
 800fe20:	509f79fb 	.word	0x509f79fb
 800fe24:	3fd34413 	.word	0x3fd34413
 800fe28:	080137fd 	.word	0x080137fd
 800fe2c:	08013814 	.word	0x08013814
 800fe30:	7ff00000 	.word	0x7ff00000
 800fe34:	080137f9 	.word	0x080137f9
 800fe38:	080137f0 	.word	0x080137f0
 800fe3c:	080137cd 	.word	0x080137cd
 800fe40:	3ff80000 	.word	0x3ff80000
 800fe44:	08013910 	.word	0x08013910
 800fe48:	08013873 	.word	0x08013873
 800fe4c:	2401      	movs	r4, #1
 800fe4e:	2300      	movs	r3, #0
 800fe50:	9322      	str	r3, [sp, #136]	; 0x88
 800fe52:	940b      	str	r4, [sp, #44]	; 0x2c
 800fe54:	f04f 3bff 	mov.w	fp, #4294967295
 800fe58:	2200      	movs	r2, #0
 800fe5a:	f8cd b008 	str.w	fp, [sp, #8]
 800fe5e:	2312      	movs	r3, #18
 800fe60:	9223      	str	r2, [sp, #140]	; 0x8c
 800fe62:	e7ae      	b.n	800fdc2 <_dtoa_r+0x262>
 800fe64:	2301      	movs	r3, #1
 800fe66:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe68:	e7f4      	b.n	800fe54 <_dtoa_r+0x2f4>
 800fe6a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800fe6e:	f8cd b008 	str.w	fp, [sp, #8]
 800fe72:	465b      	mov	r3, fp
 800fe74:	e7a5      	b.n	800fdc2 <_dtoa_r+0x262>
 800fe76:	3101      	adds	r1, #1
 800fe78:	6041      	str	r1, [r0, #4]
 800fe7a:	0052      	lsls	r2, r2, #1
 800fe7c:	e7a5      	b.n	800fdca <_dtoa_r+0x26a>
 800fe7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fe80:	9a08      	ldr	r2, [sp, #32]
 800fe82:	601a      	str	r2, [r3, #0]
 800fe84:	9b02      	ldr	r3, [sp, #8]
 800fe86:	2b0e      	cmp	r3, #14
 800fe88:	f200 80a8 	bhi.w	800ffdc <_dtoa_r+0x47c>
 800fe8c:	2c00      	cmp	r4, #0
 800fe8e:	f000 80a5 	beq.w	800ffdc <_dtoa_r+0x47c>
 800fe92:	f1b9 0f00 	cmp.w	r9, #0
 800fe96:	dd34      	ble.n	800ff02 <_dtoa_r+0x3a2>
 800fe98:	4a9a      	ldr	r2, [pc, #616]	; (8010104 <_dtoa_r+0x5a4>)
 800fe9a:	f009 030f 	and.w	r3, r9, #15
 800fe9e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fea2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fea6:	f419 7f80 	tst.w	r9, #256	; 0x100
 800feaa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800feae:	ea4f 1429 	mov.w	r4, r9, asr #4
 800feb2:	d016      	beq.n	800fee2 <_dtoa_r+0x382>
 800feb4:	4b94      	ldr	r3, [pc, #592]	; (8010108 <_dtoa_r+0x5a8>)
 800feb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800feba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800febe:	f7f0 fced 	bl	800089c <__aeabi_ddiv>
 800fec2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fec6:	f004 040f 	and.w	r4, r4, #15
 800feca:	2703      	movs	r7, #3
 800fecc:	4e8e      	ldr	r6, [pc, #568]	; (8010108 <_dtoa_r+0x5a8>)
 800fece:	b954      	cbnz	r4, 800fee6 <_dtoa_r+0x386>
 800fed0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fed8:	f7f0 fce0 	bl	800089c <__aeabi_ddiv>
 800fedc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fee0:	e029      	b.n	800ff36 <_dtoa_r+0x3d6>
 800fee2:	2702      	movs	r7, #2
 800fee4:	e7f2      	b.n	800fecc <_dtoa_r+0x36c>
 800fee6:	07e1      	lsls	r1, r4, #31
 800fee8:	d508      	bpl.n	800fefc <_dtoa_r+0x39c>
 800feea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800feee:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fef2:	f7f0 fba9 	bl	8000648 <__aeabi_dmul>
 800fef6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fefa:	3701      	adds	r7, #1
 800fefc:	1064      	asrs	r4, r4, #1
 800fefe:	3608      	adds	r6, #8
 800ff00:	e7e5      	b.n	800fece <_dtoa_r+0x36e>
 800ff02:	f000 80a5 	beq.w	8010050 <_dtoa_r+0x4f0>
 800ff06:	f1c9 0400 	rsb	r4, r9, #0
 800ff0a:	4b7e      	ldr	r3, [pc, #504]	; (8010104 <_dtoa_r+0x5a4>)
 800ff0c:	4e7e      	ldr	r6, [pc, #504]	; (8010108 <_dtoa_r+0x5a8>)
 800ff0e:	f004 020f 	and.w	r2, r4, #15
 800ff12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ff1e:	f7f0 fb93 	bl	8000648 <__aeabi_dmul>
 800ff22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff26:	1124      	asrs	r4, r4, #4
 800ff28:	2300      	movs	r3, #0
 800ff2a:	2702      	movs	r7, #2
 800ff2c:	2c00      	cmp	r4, #0
 800ff2e:	f040 8084 	bne.w	801003a <_dtoa_r+0x4da>
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d1d2      	bne.n	800fedc <_dtoa_r+0x37c>
 800ff36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	f000 808b 	beq.w	8010054 <_dtoa_r+0x4f4>
 800ff3e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ff42:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ff46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ff4a:	4b70      	ldr	r3, [pc, #448]	; (801010c <_dtoa_r+0x5ac>)
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	f7f0 fded 	bl	8000b2c <__aeabi_dcmplt>
 800ff52:	2800      	cmp	r0, #0
 800ff54:	d07e      	beq.n	8010054 <_dtoa_r+0x4f4>
 800ff56:	9b02      	ldr	r3, [sp, #8]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d07b      	beq.n	8010054 <_dtoa_r+0x4f4>
 800ff5c:	f1bb 0f00 	cmp.w	fp, #0
 800ff60:	dd38      	ble.n	800ffd4 <_dtoa_r+0x474>
 800ff62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ff66:	4b6a      	ldr	r3, [pc, #424]	; (8010110 <_dtoa_r+0x5b0>)
 800ff68:	2200      	movs	r2, #0
 800ff6a:	f7f0 fb6d 	bl	8000648 <__aeabi_dmul>
 800ff6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff72:	f109 38ff 	add.w	r8, r9, #4294967295
 800ff76:	3701      	adds	r7, #1
 800ff78:	465c      	mov	r4, fp
 800ff7a:	4638      	mov	r0, r7
 800ff7c:	f7f0 fafa 	bl	8000574 <__aeabi_i2d>
 800ff80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff84:	f7f0 fb60 	bl	8000648 <__aeabi_dmul>
 800ff88:	4b62      	ldr	r3, [pc, #392]	; (8010114 <_dtoa_r+0x5b4>)
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	f7f0 f9a6 	bl	80002dc <__adddf3>
 800ff90:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ff94:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ff98:	9611      	str	r6, [sp, #68]	; 0x44
 800ff9a:	2c00      	cmp	r4, #0
 800ff9c:	d15d      	bne.n	801005a <_dtoa_r+0x4fa>
 800ff9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ffa2:	4b5d      	ldr	r3, [pc, #372]	; (8010118 <_dtoa_r+0x5b8>)
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	f7f0 f997 	bl	80002d8 <__aeabi_dsub>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	460b      	mov	r3, r1
 800ffae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ffb2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ffb4:	4633      	mov	r3, r6
 800ffb6:	f7f0 fdd7 	bl	8000b68 <__aeabi_dcmpgt>
 800ffba:	2800      	cmp	r0, #0
 800ffbc:	f040 829e 	bne.w	80104fc <_dtoa_r+0x99c>
 800ffc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ffc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ffc6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ffca:	f7f0 fdaf 	bl	8000b2c <__aeabi_dcmplt>
 800ffce:	2800      	cmp	r0, #0
 800ffd0:	f040 8292 	bne.w	80104f8 <_dtoa_r+0x998>
 800ffd4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ffd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ffdc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	f2c0 8153 	blt.w	801028a <_dtoa_r+0x72a>
 800ffe4:	f1b9 0f0e 	cmp.w	r9, #14
 800ffe8:	f300 814f 	bgt.w	801028a <_dtoa_r+0x72a>
 800ffec:	4b45      	ldr	r3, [pc, #276]	; (8010104 <_dtoa_r+0x5a4>)
 800ffee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fff2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fff6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800fffa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	f280 80db 	bge.w	80101b8 <_dtoa_r+0x658>
 8010002:	9b02      	ldr	r3, [sp, #8]
 8010004:	2b00      	cmp	r3, #0
 8010006:	f300 80d7 	bgt.w	80101b8 <_dtoa_r+0x658>
 801000a:	f040 8274 	bne.w	80104f6 <_dtoa_r+0x996>
 801000e:	4b42      	ldr	r3, [pc, #264]	; (8010118 <_dtoa_r+0x5b8>)
 8010010:	2200      	movs	r2, #0
 8010012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010016:	f7f0 fb17 	bl	8000648 <__aeabi_dmul>
 801001a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801001e:	f7f0 fd99 	bl	8000b54 <__aeabi_dcmpge>
 8010022:	9c02      	ldr	r4, [sp, #8]
 8010024:	4626      	mov	r6, r4
 8010026:	2800      	cmp	r0, #0
 8010028:	f040 824a 	bne.w	80104c0 <_dtoa_r+0x960>
 801002c:	9f08      	ldr	r7, [sp, #32]
 801002e:	2331      	movs	r3, #49	; 0x31
 8010030:	f807 3b01 	strb.w	r3, [r7], #1
 8010034:	f109 0901 	add.w	r9, r9, #1
 8010038:	e246      	b.n	80104c8 <_dtoa_r+0x968>
 801003a:	07e2      	lsls	r2, r4, #31
 801003c:	d505      	bpl.n	801004a <_dtoa_r+0x4ea>
 801003e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010042:	f7f0 fb01 	bl	8000648 <__aeabi_dmul>
 8010046:	3701      	adds	r7, #1
 8010048:	2301      	movs	r3, #1
 801004a:	1064      	asrs	r4, r4, #1
 801004c:	3608      	adds	r6, #8
 801004e:	e76d      	b.n	800ff2c <_dtoa_r+0x3cc>
 8010050:	2702      	movs	r7, #2
 8010052:	e770      	b.n	800ff36 <_dtoa_r+0x3d6>
 8010054:	9c02      	ldr	r4, [sp, #8]
 8010056:	46c8      	mov	r8, r9
 8010058:	e78f      	b.n	800ff7a <_dtoa_r+0x41a>
 801005a:	9908      	ldr	r1, [sp, #32]
 801005c:	4b29      	ldr	r3, [pc, #164]	; (8010104 <_dtoa_r+0x5a4>)
 801005e:	4421      	add	r1, r4
 8010060:	9112      	str	r1, [sp, #72]	; 0x48
 8010062:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010064:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010068:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801006c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010070:	2900      	cmp	r1, #0
 8010072:	d055      	beq.n	8010120 <_dtoa_r+0x5c0>
 8010074:	4929      	ldr	r1, [pc, #164]	; (801011c <_dtoa_r+0x5bc>)
 8010076:	2000      	movs	r0, #0
 8010078:	f7f0 fc10 	bl	800089c <__aeabi_ddiv>
 801007c:	463b      	mov	r3, r7
 801007e:	4632      	mov	r2, r6
 8010080:	f7f0 f92a 	bl	80002d8 <__aeabi_dsub>
 8010084:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010088:	9f08      	ldr	r7, [sp, #32]
 801008a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801008e:	f7f0 fd8b 	bl	8000ba8 <__aeabi_d2iz>
 8010092:	4604      	mov	r4, r0
 8010094:	f7f0 fa6e 	bl	8000574 <__aeabi_i2d>
 8010098:	4602      	mov	r2, r0
 801009a:	460b      	mov	r3, r1
 801009c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80100a0:	f7f0 f91a 	bl	80002d8 <__aeabi_dsub>
 80100a4:	3430      	adds	r4, #48	; 0x30
 80100a6:	4602      	mov	r2, r0
 80100a8:	460b      	mov	r3, r1
 80100aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80100ae:	f807 4b01 	strb.w	r4, [r7], #1
 80100b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80100b6:	f7f0 fd39 	bl	8000b2c <__aeabi_dcmplt>
 80100ba:	2800      	cmp	r0, #0
 80100bc:	d174      	bne.n	80101a8 <_dtoa_r+0x648>
 80100be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100c2:	4912      	ldr	r1, [pc, #72]	; (801010c <_dtoa_r+0x5ac>)
 80100c4:	2000      	movs	r0, #0
 80100c6:	f7f0 f907 	bl	80002d8 <__aeabi_dsub>
 80100ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80100ce:	f7f0 fd2d 	bl	8000b2c <__aeabi_dcmplt>
 80100d2:	2800      	cmp	r0, #0
 80100d4:	f040 80b6 	bne.w	8010244 <_dtoa_r+0x6e4>
 80100d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80100da:	429f      	cmp	r7, r3
 80100dc:	f43f af7a 	beq.w	800ffd4 <_dtoa_r+0x474>
 80100e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80100e4:	4b0a      	ldr	r3, [pc, #40]	; (8010110 <_dtoa_r+0x5b0>)
 80100e6:	2200      	movs	r2, #0
 80100e8:	f7f0 faae 	bl	8000648 <__aeabi_dmul>
 80100ec:	4b08      	ldr	r3, [pc, #32]	; (8010110 <_dtoa_r+0x5b0>)
 80100ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80100f2:	2200      	movs	r2, #0
 80100f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80100f8:	f7f0 faa6 	bl	8000648 <__aeabi_dmul>
 80100fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010100:	e7c3      	b.n	801008a <_dtoa_r+0x52a>
 8010102:	bf00      	nop
 8010104:	08013910 	.word	0x08013910
 8010108:	080138e8 	.word	0x080138e8
 801010c:	3ff00000 	.word	0x3ff00000
 8010110:	40240000 	.word	0x40240000
 8010114:	401c0000 	.word	0x401c0000
 8010118:	40140000 	.word	0x40140000
 801011c:	3fe00000 	.word	0x3fe00000
 8010120:	4630      	mov	r0, r6
 8010122:	4639      	mov	r1, r7
 8010124:	f7f0 fa90 	bl	8000648 <__aeabi_dmul>
 8010128:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801012c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801012e:	9c08      	ldr	r4, [sp, #32]
 8010130:	9314      	str	r3, [sp, #80]	; 0x50
 8010132:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010136:	f7f0 fd37 	bl	8000ba8 <__aeabi_d2iz>
 801013a:	9015      	str	r0, [sp, #84]	; 0x54
 801013c:	f7f0 fa1a 	bl	8000574 <__aeabi_i2d>
 8010140:	4602      	mov	r2, r0
 8010142:	460b      	mov	r3, r1
 8010144:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010148:	f7f0 f8c6 	bl	80002d8 <__aeabi_dsub>
 801014c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801014e:	3330      	adds	r3, #48	; 0x30
 8010150:	f804 3b01 	strb.w	r3, [r4], #1
 8010154:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010156:	429c      	cmp	r4, r3
 8010158:	4606      	mov	r6, r0
 801015a:	460f      	mov	r7, r1
 801015c:	f04f 0200 	mov.w	r2, #0
 8010160:	d124      	bne.n	80101ac <_dtoa_r+0x64c>
 8010162:	4bb2      	ldr	r3, [pc, #712]	; (801042c <_dtoa_r+0x8cc>)
 8010164:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010168:	f7f0 f8b8 	bl	80002dc <__adddf3>
 801016c:	4602      	mov	r2, r0
 801016e:	460b      	mov	r3, r1
 8010170:	4630      	mov	r0, r6
 8010172:	4639      	mov	r1, r7
 8010174:	f7f0 fcf8 	bl	8000b68 <__aeabi_dcmpgt>
 8010178:	2800      	cmp	r0, #0
 801017a:	d162      	bne.n	8010242 <_dtoa_r+0x6e2>
 801017c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010180:	49aa      	ldr	r1, [pc, #680]	; (801042c <_dtoa_r+0x8cc>)
 8010182:	2000      	movs	r0, #0
 8010184:	f7f0 f8a8 	bl	80002d8 <__aeabi_dsub>
 8010188:	4602      	mov	r2, r0
 801018a:	460b      	mov	r3, r1
 801018c:	4630      	mov	r0, r6
 801018e:	4639      	mov	r1, r7
 8010190:	f7f0 fccc 	bl	8000b2c <__aeabi_dcmplt>
 8010194:	2800      	cmp	r0, #0
 8010196:	f43f af1d 	beq.w	800ffd4 <_dtoa_r+0x474>
 801019a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801019c:	1e7b      	subs	r3, r7, #1
 801019e:	9314      	str	r3, [sp, #80]	; 0x50
 80101a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80101a4:	2b30      	cmp	r3, #48	; 0x30
 80101a6:	d0f8      	beq.n	801019a <_dtoa_r+0x63a>
 80101a8:	46c1      	mov	r9, r8
 80101aa:	e03a      	b.n	8010222 <_dtoa_r+0x6c2>
 80101ac:	4ba0      	ldr	r3, [pc, #640]	; (8010430 <_dtoa_r+0x8d0>)
 80101ae:	f7f0 fa4b 	bl	8000648 <__aeabi_dmul>
 80101b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101b6:	e7bc      	b.n	8010132 <_dtoa_r+0x5d2>
 80101b8:	9f08      	ldr	r7, [sp, #32]
 80101ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101c2:	f7f0 fb6b 	bl	800089c <__aeabi_ddiv>
 80101c6:	f7f0 fcef 	bl	8000ba8 <__aeabi_d2iz>
 80101ca:	4604      	mov	r4, r0
 80101cc:	f7f0 f9d2 	bl	8000574 <__aeabi_i2d>
 80101d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101d4:	f7f0 fa38 	bl	8000648 <__aeabi_dmul>
 80101d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80101dc:	460b      	mov	r3, r1
 80101de:	4602      	mov	r2, r0
 80101e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101e4:	f7f0 f878 	bl	80002d8 <__aeabi_dsub>
 80101e8:	f807 6b01 	strb.w	r6, [r7], #1
 80101ec:	9e08      	ldr	r6, [sp, #32]
 80101ee:	9b02      	ldr	r3, [sp, #8]
 80101f0:	1bbe      	subs	r6, r7, r6
 80101f2:	42b3      	cmp	r3, r6
 80101f4:	d13a      	bne.n	801026c <_dtoa_r+0x70c>
 80101f6:	4602      	mov	r2, r0
 80101f8:	460b      	mov	r3, r1
 80101fa:	f7f0 f86f 	bl	80002dc <__adddf3>
 80101fe:	4602      	mov	r2, r0
 8010200:	460b      	mov	r3, r1
 8010202:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801020a:	f7f0 fcad 	bl	8000b68 <__aeabi_dcmpgt>
 801020e:	bb58      	cbnz	r0, 8010268 <_dtoa_r+0x708>
 8010210:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010218:	f7f0 fc7e 	bl	8000b18 <__aeabi_dcmpeq>
 801021c:	b108      	cbz	r0, 8010222 <_dtoa_r+0x6c2>
 801021e:	07e1      	lsls	r1, r4, #31
 8010220:	d422      	bmi.n	8010268 <_dtoa_r+0x708>
 8010222:	4628      	mov	r0, r5
 8010224:	4651      	mov	r1, sl
 8010226:	f000 fae3 	bl	80107f0 <_Bfree>
 801022a:	2300      	movs	r3, #0
 801022c:	703b      	strb	r3, [r7, #0]
 801022e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8010230:	f109 0001 	add.w	r0, r9, #1
 8010234:	6018      	str	r0, [r3, #0]
 8010236:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010238:	2b00      	cmp	r3, #0
 801023a:	f43f acde 	beq.w	800fbfa <_dtoa_r+0x9a>
 801023e:	601f      	str	r7, [r3, #0]
 8010240:	e4db      	b.n	800fbfa <_dtoa_r+0x9a>
 8010242:	4627      	mov	r7, r4
 8010244:	463b      	mov	r3, r7
 8010246:	461f      	mov	r7, r3
 8010248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801024c:	2a39      	cmp	r2, #57	; 0x39
 801024e:	d107      	bne.n	8010260 <_dtoa_r+0x700>
 8010250:	9a08      	ldr	r2, [sp, #32]
 8010252:	429a      	cmp	r2, r3
 8010254:	d1f7      	bne.n	8010246 <_dtoa_r+0x6e6>
 8010256:	9908      	ldr	r1, [sp, #32]
 8010258:	2230      	movs	r2, #48	; 0x30
 801025a:	f108 0801 	add.w	r8, r8, #1
 801025e:	700a      	strb	r2, [r1, #0]
 8010260:	781a      	ldrb	r2, [r3, #0]
 8010262:	3201      	adds	r2, #1
 8010264:	701a      	strb	r2, [r3, #0]
 8010266:	e79f      	b.n	80101a8 <_dtoa_r+0x648>
 8010268:	46c8      	mov	r8, r9
 801026a:	e7eb      	b.n	8010244 <_dtoa_r+0x6e4>
 801026c:	4b70      	ldr	r3, [pc, #448]	; (8010430 <_dtoa_r+0x8d0>)
 801026e:	2200      	movs	r2, #0
 8010270:	f7f0 f9ea 	bl	8000648 <__aeabi_dmul>
 8010274:	4602      	mov	r2, r0
 8010276:	460b      	mov	r3, r1
 8010278:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801027c:	2200      	movs	r2, #0
 801027e:	2300      	movs	r3, #0
 8010280:	f7f0 fc4a 	bl	8000b18 <__aeabi_dcmpeq>
 8010284:	2800      	cmp	r0, #0
 8010286:	d098      	beq.n	80101ba <_dtoa_r+0x65a>
 8010288:	e7cb      	b.n	8010222 <_dtoa_r+0x6c2>
 801028a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801028c:	2a00      	cmp	r2, #0
 801028e:	f000 80d1 	beq.w	8010434 <_dtoa_r+0x8d4>
 8010292:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010294:	2a01      	cmp	r2, #1
 8010296:	f300 80af 	bgt.w	80103f8 <_dtoa_r+0x898>
 801029a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801029c:	2a00      	cmp	r2, #0
 801029e:	f000 80a7 	beq.w	80103f0 <_dtoa_r+0x890>
 80102a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80102a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80102a8:	9f06      	ldr	r7, [sp, #24]
 80102aa:	9a06      	ldr	r2, [sp, #24]
 80102ac:	441a      	add	r2, r3
 80102ae:	9206      	str	r2, [sp, #24]
 80102b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80102b2:	2101      	movs	r1, #1
 80102b4:	441a      	add	r2, r3
 80102b6:	4628      	mov	r0, r5
 80102b8:	9209      	str	r2, [sp, #36]	; 0x24
 80102ba:	f000 fb53 	bl	8010964 <__i2b>
 80102be:	4606      	mov	r6, r0
 80102c0:	2f00      	cmp	r7, #0
 80102c2:	dd0c      	ble.n	80102de <_dtoa_r+0x77e>
 80102c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	dd09      	ble.n	80102de <_dtoa_r+0x77e>
 80102ca:	42bb      	cmp	r3, r7
 80102cc:	9a06      	ldr	r2, [sp, #24]
 80102ce:	bfa8      	it	ge
 80102d0:	463b      	movge	r3, r7
 80102d2:	1ad2      	subs	r2, r2, r3
 80102d4:	9206      	str	r2, [sp, #24]
 80102d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80102d8:	1aff      	subs	r7, r7, r3
 80102da:	1ad3      	subs	r3, r2, r3
 80102dc:	9309      	str	r3, [sp, #36]	; 0x24
 80102de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102e0:	b1f3      	cbz	r3, 8010320 <_dtoa_r+0x7c0>
 80102e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	f000 80a9 	beq.w	801043c <_dtoa_r+0x8dc>
 80102ea:	2c00      	cmp	r4, #0
 80102ec:	dd10      	ble.n	8010310 <_dtoa_r+0x7b0>
 80102ee:	4631      	mov	r1, r6
 80102f0:	4622      	mov	r2, r4
 80102f2:	4628      	mov	r0, r5
 80102f4:	f000 fbf2 	bl	8010adc <__pow5mult>
 80102f8:	4652      	mov	r2, sl
 80102fa:	4601      	mov	r1, r0
 80102fc:	4606      	mov	r6, r0
 80102fe:	4628      	mov	r0, r5
 8010300:	f000 fb46 	bl	8010990 <__multiply>
 8010304:	4651      	mov	r1, sl
 8010306:	4680      	mov	r8, r0
 8010308:	4628      	mov	r0, r5
 801030a:	f000 fa71 	bl	80107f0 <_Bfree>
 801030e:	46c2      	mov	sl, r8
 8010310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010312:	1b1a      	subs	r2, r3, r4
 8010314:	d004      	beq.n	8010320 <_dtoa_r+0x7c0>
 8010316:	4651      	mov	r1, sl
 8010318:	4628      	mov	r0, r5
 801031a:	f000 fbdf 	bl	8010adc <__pow5mult>
 801031e:	4682      	mov	sl, r0
 8010320:	2101      	movs	r1, #1
 8010322:	4628      	mov	r0, r5
 8010324:	f000 fb1e 	bl	8010964 <__i2b>
 8010328:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801032a:	2b00      	cmp	r3, #0
 801032c:	4604      	mov	r4, r0
 801032e:	f340 8087 	ble.w	8010440 <_dtoa_r+0x8e0>
 8010332:	461a      	mov	r2, r3
 8010334:	4601      	mov	r1, r0
 8010336:	4628      	mov	r0, r5
 8010338:	f000 fbd0 	bl	8010adc <__pow5mult>
 801033c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801033e:	2b01      	cmp	r3, #1
 8010340:	4604      	mov	r4, r0
 8010342:	f340 8080 	ble.w	8010446 <_dtoa_r+0x8e6>
 8010346:	f04f 0800 	mov.w	r8, #0
 801034a:	6923      	ldr	r3, [r4, #16]
 801034c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010350:	6918      	ldr	r0, [r3, #16]
 8010352:	f000 fab9 	bl	80108c8 <__hi0bits>
 8010356:	f1c0 0020 	rsb	r0, r0, #32
 801035a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801035c:	4418      	add	r0, r3
 801035e:	f010 001f 	ands.w	r0, r0, #31
 8010362:	f000 8092 	beq.w	801048a <_dtoa_r+0x92a>
 8010366:	f1c0 0320 	rsb	r3, r0, #32
 801036a:	2b04      	cmp	r3, #4
 801036c:	f340 808a 	ble.w	8010484 <_dtoa_r+0x924>
 8010370:	f1c0 001c 	rsb	r0, r0, #28
 8010374:	9b06      	ldr	r3, [sp, #24]
 8010376:	4403      	add	r3, r0
 8010378:	9306      	str	r3, [sp, #24]
 801037a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801037c:	4403      	add	r3, r0
 801037e:	4407      	add	r7, r0
 8010380:	9309      	str	r3, [sp, #36]	; 0x24
 8010382:	9b06      	ldr	r3, [sp, #24]
 8010384:	2b00      	cmp	r3, #0
 8010386:	dd05      	ble.n	8010394 <_dtoa_r+0x834>
 8010388:	4651      	mov	r1, sl
 801038a:	461a      	mov	r2, r3
 801038c:	4628      	mov	r0, r5
 801038e:	f000 fbff 	bl	8010b90 <__lshift>
 8010392:	4682      	mov	sl, r0
 8010394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010396:	2b00      	cmp	r3, #0
 8010398:	dd05      	ble.n	80103a6 <_dtoa_r+0x846>
 801039a:	4621      	mov	r1, r4
 801039c:	461a      	mov	r2, r3
 801039e:	4628      	mov	r0, r5
 80103a0:	f000 fbf6 	bl	8010b90 <__lshift>
 80103a4:	4604      	mov	r4, r0
 80103a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d070      	beq.n	801048e <_dtoa_r+0x92e>
 80103ac:	4621      	mov	r1, r4
 80103ae:	4650      	mov	r0, sl
 80103b0:	f000 fc5a 	bl	8010c68 <__mcmp>
 80103b4:	2800      	cmp	r0, #0
 80103b6:	da6a      	bge.n	801048e <_dtoa_r+0x92e>
 80103b8:	2300      	movs	r3, #0
 80103ba:	4651      	mov	r1, sl
 80103bc:	220a      	movs	r2, #10
 80103be:	4628      	mov	r0, r5
 80103c0:	f000 fa38 	bl	8010834 <__multadd>
 80103c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80103ca:	4682      	mov	sl, r0
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f000 8193 	beq.w	80106f8 <_dtoa_r+0xb98>
 80103d2:	4631      	mov	r1, r6
 80103d4:	2300      	movs	r3, #0
 80103d6:	220a      	movs	r2, #10
 80103d8:	4628      	mov	r0, r5
 80103da:	f000 fa2b 	bl	8010834 <__multadd>
 80103de:	f1bb 0f00 	cmp.w	fp, #0
 80103e2:	4606      	mov	r6, r0
 80103e4:	f300 8093 	bgt.w	801050e <_dtoa_r+0x9ae>
 80103e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103ea:	2b02      	cmp	r3, #2
 80103ec:	dc57      	bgt.n	801049e <_dtoa_r+0x93e>
 80103ee:	e08e      	b.n	801050e <_dtoa_r+0x9ae>
 80103f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80103f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80103f6:	e756      	b.n	80102a6 <_dtoa_r+0x746>
 80103f8:	9b02      	ldr	r3, [sp, #8]
 80103fa:	1e5c      	subs	r4, r3, #1
 80103fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103fe:	42a3      	cmp	r3, r4
 8010400:	bfbf      	itttt	lt
 8010402:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010404:	940a      	strlt	r4, [sp, #40]	; 0x28
 8010406:	1ae2      	sublt	r2, r4, r3
 8010408:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801040a:	bfb6      	itet	lt
 801040c:	189b      	addlt	r3, r3, r2
 801040e:	1b1c      	subge	r4, r3, r4
 8010410:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010412:	9b02      	ldr	r3, [sp, #8]
 8010414:	bfb8      	it	lt
 8010416:	2400      	movlt	r4, #0
 8010418:	2b00      	cmp	r3, #0
 801041a:	bfb9      	ittee	lt
 801041c:	9b06      	ldrlt	r3, [sp, #24]
 801041e:	9a02      	ldrlt	r2, [sp, #8]
 8010420:	9f06      	ldrge	r7, [sp, #24]
 8010422:	9b02      	ldrge	r3, [sp, #8]
 8010424:	bfbc      	itt	lt
 8010426:	1a9f      	sublt	r7, r3, r2
 8010428:	2300      	movlt	r3, #0
 801042a:	e73e      	b.n	80102aa <_dtoa_r+0x74a>
 801042c:	3fe00000 	.word	0x3fe00000
 8010430:	40240000 	.word	0x40240000
 8010434:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010436:	9f06      	ldr	r7, [sp, #24]
 8010438:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801043a:	e741      	b.n	80102c0 <_dtoa_r+0x760>
 801043c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801043e:	e76a      	b.n	8010316 <_dtoa_r+0x7b6>
 8010440:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010442:	2b01      	cmp	r3, #1
 8010444:	dc19      	bgt.n	801047a <_dtoa_r+0x91a>
 8010446:	9b04      	ldr	r3, [sp, #16]
 8010448:	b9bb      	cbnz	r3, 801047a <_dtoa_r+0x91a>
 801044a:	9b05      	ldr	r3, [sp, #20]
 801044c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010450:	b99b      	cbnz	r3, 801047a <_dtoa_r+0x91a>
 8010452:	9b05      	ldr	r3, [sp, #20]
 8010454:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010458:	0d1b      	lsrs	r3, r3, #20
 801045a:	051b      	lsls	r3, r3, #20
 801045c:	b183      	cbz	r3, 8010480 <_dtoa_r+0x920>
 801045e:	9b06      	ldr	r3, [sp, #24]
 8010460:	3301      	adds	r3, #1
 8010462:	9306      	str	r3, [sp, #24]
 8010464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010466:	3301      	adds	r3, #1
 8010468:	9309      	str	r3, [sp, #36]	; 0x24
 801046a:	f04f 0801 	mov.w	r8, #1
 801046e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010470:	2b00      	cmp	r3, #0
 8010472:	f47f af6a 	bne.w	801034a <_dtoa_r+0x7ea>
 8010476:	2001      	movs	r0, #1
 8010478:	e76f      	b.n	801035a <_dtoa_r+0x7fa>
 801047a:	f04f 0800 	mov.w	r8, #0
 801047e:	e7f6      	b.n	801046e <_dtoa_r+0x90e>
 8010480:	4698      	mov	r8, r3
 8010482:	e7f4      	b.n	801046e <_dtoa_r+0x90e>
 8010484:	f43f af7d 	beq.w	8010382 <_dtoa_r+0x822>
 8010488:	4618      	mov	r0, r3
 801048a:	301c      	adds	r0, #28
 801048c:	e772      	b.n	8010374 <_dtoa_r+0x814>
 801048e:	9b02      	ldr	r3, [sp, #8]
 8010490:	2b00      	cmp	r3, #0
 8010492:	dc36      	bgt.n	8010502 <_dtoa_r+0x9a2>
 8010494:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010496:	2b02      	cmp	r3, #2
 8010498:	dd33      	ble.n	8010502 <_dtoa_r+0x9a2>
 801049a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801049e:	f1bb 0f00 	cmp.w	fp, #0
 80104a2:	d10d      	bne.n	80104c0 <_dtoa_r+0x960>
 80104a4:	4621      	mov	r1, r4
 80104a6:	465b      	mov	r3, fp
 80104a8:	2205      	movs	r2, #5
 80104aa:	4628      	mov	r0, r5
 80104ac:	f000 f9c2 	bl	8010834 <__multadd>
 80104b0:	4601      	mov	r1, r0
 80104b2:	4604      	mov	r4, r0
 80104b4:	4650      	mov	r0, sl
 80104b6:	f000 fbd7 	bl	8010c68 <__mcmp>
 80104ba:	2800      	cmp	r0, #0
 80104bc:	f73f adb6 	bgt.w	801002c <_dtoa_r+0x4cc>
 80104c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80104c2:	9f08      	ldr	r7, [sp, #32]
 80104c4:	ea6f 0903 	mvn.w	r9, r3
 80104c8:	f04f 0800 	mov.w	r8, #0
 80104cc:	4621      	mov	r1, r4
 80104ce:	4628      	mov	r0, r5
 80104d0:	f000 f98e 	bl	80107f0 <_Bfree>
 80104d4:	2e00      	cmp	r6, #0
 80104d6:	f43f aea4 	beq.w	8010222 <_dtoa_r+0x6c2>
 80104da:	f1b8 0f00 	cmp.w	r8, #0
 80104de:	d005      	beq.n	80104ec <_dtoa_r+0x98c>
 80104e0:	45b0      	cmp	r8, r6
 80104e2:	d003      	beq.n	80104ec <_dtoa_r+0x98c>
 80104e4:	4641      	mov	r1, r8
 80104e6:	4628      	mov	r0, r5
 80104e8:	f000 f982 	bl	80107f0 <_Bfree>
 80104ec:	4631      	mov	r1, r6
 80104ee:	4628      	mov	r0, r5
 80104f0:	f000 f97e 	bl	80107f0 <_Bfree>
 80104f4:	e695      	b.n	8010222 <_dtoa_r+0x6c2>
 80104f6:	2400      	movs	r4, #0
 80104f8:	4626      	mov	r6, r4
 80104fa:	e7e1      	b.n	80104c0 <_dtoa_r+0x960>
 80104fc:	46c1      	mov	r9, r8
 80104fe:	4626      	mov	r6, r4
 8010500:	e594      	b.n	801002c <_dtoa_r+0x4cc>
 8010502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010504:	f8dd b008 	ldr.w	fp, [sp, #8]
 8010508:	2b00      	cmp	r3, #0
 801050a:	f000 80fc 	beq.w	8010706 <_dtoa_r+0xba6>
 801050e:	2f00      	cmp	r7, #0
 8010510:	dd05      	ble.n	801051e <_dtoa_r+0x9be>
 8010512:	4631      	mov	r1, r6
 8010514:	463a      	mov	r2, r7
 8010516:	4628      	mov	r0, r5
 8010518:	f000 fb3a 	bl	8010b90 <__lshift>
 801051c:	4606      	mov	r6, r0
 801051e:	f1b8 0f00 	cmp.w	r8, #0
 8010522:	d05c      	beq.n	80105de <_dtoa_r+0xa7e>
 8010524:	6871      	ldr	r1, [r6, #4]
 8010526:	4628      	mov	r0, r5
 8010528:	f000 f922 	bl	8010770 <_Balloc>
 801052c:	4607      	mov	r7, r0
 801052e:	b928      	cbnz	r0, 801053c <_dtoa_r+0x9dc>
 8010530:	4b7f      	ldr	r3, [pc, #508]	; (8010730 <_dtoa_r+0xbd0>)
 8010532:	4602      	mov	r2, r0
 8010534:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010538:	f7ff bb26 	b.w	800fb88 <_dtoa_r+0x28>
 801053c:	6932      	ldr	r2, [r6, #16]
 801053e:	3202      	adds	r2, #2
 8010540:	0092      	lsls	r2, r2, #2
 8010542:	f106 010c 	add.w	r1, r6, #12
 8010546:	300c      	adds	r0, #12
 8010548:	f000 f904 	bl	8010754 <memcpy>
 801054c:	2201      	movs	r2, #1
 801054e:	4639      	mov	r1, r7
 8010550:	4628      	mov	r0, r5
 8010552:	f000 fb1d 	bl	8010b90 <__lshift>
 8010556:	9b08      	ldr	r3, [sp, #32]
 8010558:	3301      	adds	r3, #1
 801055a:	9302      	str	r3, [sp, #8]
 801055c:	9b08      	ldr	r3, [sp, #32]
 801055e:	445b      	add	r3, fp
 8010560:	930a      	str	r3, [sp, #40]	; 0x28
 8010562:	9b04      	ldr	r3, [sp, #16]
 8010564:	f003 0301 	and.w	r3, r3, #1
 8010568:	46b0      	mov	r8, r6
 801056a:	9309      	str	r3, [sp, #36]	; 0x24
 801056c:	4606      	mov	r6, r0
 801056e:	9b02      	ldr	r3, [sp, #8]
 8010570:	4621      	mov	r1, r4
 8010572:	4650      	mov	r0, sl
 8010574:	f103 3bff 	add.w	fp, r3, #4294967295
 8010578:	f7ff fa66 	bl	800fa48 <quorem>
 801057c:	4603      	mov	r3, r0
 801057e:	3330      	adds	r3, #48	; 0x30
 8010580:	9004      	str	r0, [sp, #16]
 8010582:	4641      	mov	r1, r8
 8010584:	4650      	mov	r0, sl
 8010586:	930b      	str	r3, [sp, #44]	; 0x2c
 8010588:	f000 fb6e 	bl	8010c68 <__mcmp>
 801058c:	4632      	mov	r2, r6
 801058e:	9006      	str	r0, [sp, #24]
 8010590:	4621      	mov	r1, r4
 8010592:	4628      	mov	r0, r5
 8010594:	f000 fb84 	bl	8010ca0 <__mdiff>
 8010598:	68c2      	ldr	r2, [r0, #12]
 801059a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801059c:	4607      	mov	r7, r0
 801059e:	bb02      	cbnz	r2, 80105e2 <_dtoa_r+0xa82>
 80105a0:	4601      	mov	r1, r0
 80105a2:	4650      	mov	r0, sl
 80105a4:	f000 fb60 	bl	8010c68 <__mcmp>
 80105a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105aa:	4602      	mov	r2, r0
 80105ac:	4639      	mov	r1, r7
 80105ae:	4628      	mov	r0, r5
 80105b0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80105b4:	f000 f91c 	bl	80107f0 <_Bfree>
 80105b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105bc:	9f02      	ldr	r7, [sp, #8]
 80105be:	ea43 0102 	orr.w	r1, r3, r2
 80105c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105c4:	430b      	orrs	r3, r1
 80105c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105c8:	d10d      	bne.n	80105e6 <_dtoa_r+0xa86>
 80105ca:	2b39      	cmp	r3, #57	; 0x39
 80105cc:	d027      	beq.n	801061e <_dtoa_r+0xabe>
 80105ce:	9a06      	ldr	r2, [sp, #24]
 80105d0:	2a00      	cmp	r2, #0
 80105d2:	dd01      	ble.n	80105d8 <_dtoa_r+0xa78>
 80105d4:	9b04      	ldr	r3, [sp, #16]
 80105d6:	3331      	adds	r3, #49	; 0x31
 80105d8:	f88b 3000 	strb.w	r3, [fp]
 80105dc:	e776      	b.n	80104cc <_dtoa_r+0x96c>
 80105de:	4630      	mov	r0, r6
 80105e0:	e7b9      	b.n	8010556 <_dtoa_r+0x9f6>
 80105e2:	2201      	movs	r2, #1
 80105e4:	e7e2      	b.n	80105ac <_dtoa_r+0xa4c>
 80105e6:	9906      	ldr	r1, [sp, #24]
 80105e8:	2900      	cmp	r1, #0
 80105ea:	db04      	blt.n	80105f6 <_dtoa_r+0xa96>
 80105ec:	9822      	ldr	r0, [sp, #136]	; 0x88
 80105ee:	4301      	orrs	r1, r0
 80105f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80105f2:	4301      	orrs	r1, r0
 80105f4:	d120      	bne.n	8010638 <_dtoa_r+0xad8>
 80105f6:	2a00      	cmp	r2, #0
 80105f8:	ddee      	ble.n	80105d8 <_dtoa_r+0xa78>
 80105fa:	4651      	mov	r1, sl
 80105fc:	2201      	movs	r2, #1
 80105fe:	4628      	mov	r0, r5
 8010600:	9302      	str	r3, [sp, #8]
 8010602:	f000 fac5 	bl	8010b90 <__lshift>
 8010606:	4621      	mov	r1, r4
 8010608:	4682      	mov	sl, r0
 801060a:	f000 fb2d 	bl	8010c68 <__mcmp>
 801060e:	2800      	cmp	r0, #0
 8010610:	9b02      	ldr	r3, [sp, #8]
 8010612:	dc02      	bgt.n	801061a <_dtoa_r+0xaba>
 8010614:	d1e0      	bne.n	80105d8 <_dtoa_r+0xa78>
 8010616:	07da      	lsls	r2, r3, #31
 8010618:	d5de      	bpl.n	80105d8 <_dtoa_r+0xa78>
 801061a:	2b39      	cmp	r3, #57	; 0x39
 801061c:	d1da      	bne.n	80105d4 <_dtoa_r+0xa74>
 801061e:	2339      	movs	r3, #57	; 0x39
 8010620:	f88b 3000 	strb.w	r3, [fp]
 8010624:	463b      	mov	r3, r7
 8010626:	461f      	mov	r7, r3
 8010628:	3b01      	subs	r3, #1
 801062a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 801062e:	2a39      	cmp	r2, #57	; 0x39
 8010630:	d050      	beq.n	80106d4 <_dtoa_r+0xb74>
 8010632:	3201      	adds	r2, #1
 8010634:	701a      	strb	r2, [r3, #0]
 8010636:	e749      	b.n	80104cc <_dtoa_r+0x96c>
 8010638:	2a00      	cmp	r2, #0
 801063a:	dd03      	ble.n	8010644 <_dtoa_r+0xae4>
 801063c:	2b39      	cmp	r3, #57	; 0x39
 801063e:	d0ee      	beq.n	801061e <_dtoa_r+0xabe>
 8010640:	3301      	adds	r3, #1
 8010642:	e7c9      	b.n	80105d8 <_dtoa_r+0xa78>
 8010644:	9a02      	ldr	r2, [sp, #8]
 8010646:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010648:	f802 3c01 	strb.w	r3, [r2, #-1]
 801064c:	428a      	cmp	r2, r1
 801064e:	d02a      	beq.n	80106a6 <_dtoa_r+0xb46>
 8010650:	4651      	mov	r1, sl
 8010652:	2300      	movs	r3, #0
 8010654:	220a      	movs	r2, #10
 8010656:	4628      	mov	r0, r5
 8010658:	f000 f8ec 	bl	8010834 <__multadd>
 801065c:	45b0      	cmp	r8, r6
 801065e:	4682      	mov	sl, r0
 8010660:	f04f 0300 	mov.w	r3, #0
 8010664:	f04f 020a 	mov.w	r2, #10
 8010668:	4641      	mov	r1, r8
 801066a:	4628      	mov	r0, r5
 801066c:	d107      	bne.n	801067e <_dtoa_r+0xb1e>
 801066e:	f000 f8e1 	bl	8010834 <__multadd>
 8010672:	4680      	mov	r8, r0
 8010674:	4606      	mov	r6, r0
 8010676:	9b02      	ldr	r3, [sp, #8]
 8010678:	3301      	adds	r3, #1
 801067a:	9302      	str	r3, [sp, #8]
 801067c:	e777      	b.n	801056e <_dtoa_r+0xa0e>
 801067e:	f000 f8d9 	bl	8010834 <__multadd>
 8010682:	4631      	mov	r1, r6
 8010684:	4680      	mov	r8, r0
 8010686:	2300      	movs	r3, #0
 8010688:	220a      	movs	r2, #10
 801068a:	4628      	mov	r0, r5
 801068c:	f000 f8d2 	bl	8010834 <__multadd>
 8010690:	4606      	mov	r6, r0
 8010692:	e7f0      	b.n	8010676 <_dtoa_r+0xb16>
 8010694:	f1bb 0f00 	cmp.w	fp, #0
 8010698:	9a08      	ldr	r2, [sp, #32]
 801069a:	bfcc      	ite	gt
 801069c:	465f      	movgt	r7, fp
 801069e:	2701      	movle	r7, #1
 80106a0:	4417      	add	r7, r2
 80106a2:	f04f 0800 	mov.w	r8, #0
 80106a6:	4651      	mov	r1, sl
 80106a8:	2201      	movs	r2, #1
 80106aa:	4628      	mov	r0, r5
 80106ac:	9302      	str	r3, [sp, #8]
 80106ae:	f000 fa6f 	bl	8010b90 <__lshift>
 80106b2:	4621      	mov	r1, r4
 80106b4:	4682      	mov	sl, r0
 80106b6:	f000 fad7 	bl	8010c68 <__mcmp>
 80106ba:	2800      	cmp	r0, #0
 80106bc:	dcb2      	bgt.n	8010624 <_dtoa_r+0xac4>
 80106be:	d102      	bne.n	80106c6 <_dtoa_r+0xb66>
 80106c0:	9b02      	ldr	r3, [sp, #8]
 80106c2:	07db      	lsls	r3, r3, #31
 80106c4:	d4ae      	bmi.n	8010624 <_dtoa_r+0xac4>
 80106c6:	463b      	mov	r3, r7
 80106c8:	461f      	mov	r7, r3
 80106ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80106ce:	2a30      	cmp	r2, #48	; 0x30
 80106d0:	d0fa      	beq.n	80106c8 <_dtoa_r+0xb68>
 80106d2:	e6fb      	b.n	80104cc <_dtoa_r+0x96c>
 80106d4:	9a08      	ldr	r2, [sp, #32]
 80106d6:	429a      	cmp	r2, r3
 80106d8:	d1a5      	bne.n	8010626 <_dtoa_r+0xac6>
 80106da:	2331      	movs	r3, #49	; 0x31
 80106dc:	f109 0901 	add.w	r9, r9, #1
 80106e0:	7013      	strb	r3, [r2, #0]
 80106e2:	e6f3      	b.n	80104cc <_dtoa_r+0x96c>
 80106e4:	4b13      	ldr	r3, [pc, #76]	; (8010734 <_dtoa_r+0xbd4>)
 80106e6:	f7ff baa6 	b.w	800fc36 <_dtoa_r+0xd6>
 80106ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	f47f aa7f 	bne.w	800fbf0 <_dtoa_r+0x90>
 80106f2:	4b11      	ldr	r3, [pc, #68]	; (8010738 <_dtoa_r+0xbd8>)
 80106f4:	f7ff ba9f 	b.w	800fc36 <_dtoa_r+0xd6>
 80106f8:	f1bb 0f00 	cmp.w	fp, #0
 80106fc:	dc03      	bgt.n	8010706 <_dtoa_r+0xba6>
 80106fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010700:	2b02      	cmp	r3, #2
 8010702:	f73f aecc 	bgt.w	801049e <_dtoa_r+0x93e>
 8010706:	9f08      	ldr	r7, [sp, #32]
 8010708:	4621      	mov	r1, r4
 801070a:	4650      	mov	r0, sl
 801070c:	f7ff f99c 	bl	800fa48 <quorem>
 8010710:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010714:	f807 3b01 	strb.w	r3, [r7], #1
 8010718:	9a08      	ldr	r2, [sp, #32]
 801071a:	1aba      	subs	r2, r7, r2
 801071c:	4593      	cmp	fp, r2
 801071e:	ddb9      	ble.n	8010694 <_dtoa_r+0xb34>
 8010720:	4651      	mov	r1, sl
 8010722:	2300      	movs	r3, #0
 8010724:	220a      	movs	r2, #10
 8010726:	4628      	mov	r0, r5
 8010728:	f000 f884 	bl	8010834 <__multadd>
 801072c:	4682      	mov	sl, r0
 801072e:	e7eb      	b.n	8010708 <_dtoa_r+0xba8>
 8010730:	08013873 	.word	0x08013873
 8010734:	080137cc 	.word	0x080137cc
 8010738:	080137f0 	.word	0x080137f0

0801073c <_localeconv_r>:
 801073c:	4800      	ldr	r0, [pc, #0]	; (8010740 <_localeconv_r+0x4>)
 801073e:	4770      	bx	lr
 8010740:	20000354 	.word	0x20000354

08010744 <malloc>:
 8010744:	4b02      	ldr	r3, [pc, #8]	; (8010750 <malloc+0xc>)
 8010746:	4601      	mov	r1, r0
 8010748:	6818      	ldr	r0, [r3, #0]
 801074a:	f000 bbeb 	b.w	8010f24 <_malloc_r>
 801074e:	bf00      	nop
 8010750:	20000200 	.word	0x20000200

08010754 <memcpy>:
 8010754:	440a      	add	r2, r1
 8010756:	4291      	cmp	r1, r2
 8010758:	f100 33ff 	add.w	r3, r0, #4294967295
 801075c:	d100      	bne.n	8010760 <memcpy+0xc>
 801075e:	4770      	bx	lr
 8010760:	b510      	push	{r4, lr}
 8010762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010766:	f803 4f01 	strb.w	r4, [r3, #1]!
 801076a:	4291      	cmp	r1, r2
 801076c:	d1f9      	bne.n	8010762 <memcpy+0xe>
 801076e:	bd10      	pop	{r4, pc}

08010770 <_Balloc>:
 8010770:	b570      	push	{r4, r5, r6, lr}
 8010772:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010774:	4604      	mov	r4, r0
 8010776:	460d      	mov	r5, r1
 8010778:	b976      	cbnz	r6, 8010798 <_Balloc+0x28>
 801077a:	2010      	movs	r0, #16
 801077c:	f7ff ffe2 	bl	8010744 <malloc>
 8010780:	4602      	mov	r2, r0
 8010782:	6260      	str	r0, [r4, #36]	; 0x24
 8010784:	b920      	cbnz	r0, 8010790 <_Balloc+0x20>
 8010786:	4b18      	ldr	r3, [pc, #96]	; (80107e8 <_Balloc+0x78>)
 8010788:	4818      	ldr	r0, [pc, #96]	; (80107ec <_Balloc+0x7c>)
 801078a:	2166      	movs	r1, #102	; 0x66
 801078c:	f000 fd90 	bl	80112b0 <__assert_func>
 8010790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010794:	6006      	str	r6, [r0, #0]
 8010796:	60c6      	str	r6, [r0, #12]
 8010798:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801079a:	68f3      	ldr	r3, [r6, #12]
 801079c:	b183      	cbz	r3, 80107c0 <_Balloc+0x50>
 801079e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107a0:	68db      	ldr	r3, [r3, #12]
 80107a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80107a6:	b9b8      	cbnz	r0, 80107d8 <_Balloc+0x68>
 80107a8:	2101      	movs	r1, #1
 80107aa:	fa01 f605 	lsl.w	r6, r1, r5
 80107ae:	1d72      	adds	r2, r6, #5
 80107b0:	0092      	lsls	r2, r2, #2
 80107b2:	4620      	mov	r0, r4
 80107b4:	f000 fb5a 	bl	8010e6c <_calloc_r>
 80107b8:	b160      	cbz	r0, 80107d4 <_Balloc+0x64>
 80107ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80107be:	e00e      	b.n	80107de <_Balloc+0x6e>
 80107c0:	2221      	movs	r2, #33	; 0x21
 80107c2:	2104      	movs	r1, #4
 80107c4:	4620      	mov	r0, r4
 80107c6:	f000 fb51 	bl	8010e6c <_calloc_r>
 80107ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107cc:	60f0      	str	r0, [r6, #12]
 80107ce:	68db      	ldr	r3, [r3, #12]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d1e4      	bne.n	801079e <_Balloc+0x2e>
 80107d4:	2000      	movs	r0, #0
 80107d6:	bd70      	pop	{r4, r5, r6, pc}
 80107d8:	6802      	ldr	r2, [r0, #0]
 80107da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80107de:	2300      	movs	r3, #0
 80107e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80107e4:	e7f7      	b.n	80107d6 <_Balloc+0x66>
 80107e6:	bf00      	nop
 80107e8:	080137fd 	.word	0x080137fd
 80107ec:	08013884 	.word	0x08013884

080107f0 <_Bfree>:
 80107f0:	b570      	push	{r4, r5, r6, lr}
 80107f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80107f4:	4605      	mov	r5, r0
 80107f6:	460c      	mov	r4, r1
 80107f8:	b976      	cbnz	r6, 8010818 <_Bfree+0x28>
 80107fa:	2010      	movs	r0, #16
 80107fc:	f7ff ffa2 	bl	8010744 <malloc>
 8010800:	4602      	mov	r2, r0
 8010802:	6268      	str	r0, [r5, #36]	; 0x24
 8010804:	b920      	cbnz	r0, 8010810 <_Bfree+0x20>
 8010806:	4b09      	ldr	r3, [pc, #36]	; (801082c <_Bfree+0x3c>)
 8010808:	4809      	ldr	r0, [pc, #36]	; (8010830 <_Bfree+0x40>)
 801080a:	218a      	movs	r1, #138	; 0x8a
 801080c:	f000 fd50 	bl	80112b0 <__assert_func>
 8010810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010814:	6006      	str	r6, [r0, #0]
 8010816:	60c6      	str	r6, [r0, #12]
 8010818:	b13c      	cbz	r4, 801082a <_Bfree+0x3a>
 801081a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801081c:	6862      	ldr	r2, [r4, #4]
 801081e:	68db      	ldr	r3, [r3, #12]
 8010820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010824:	6021      	str	r1, [r4, #0]
 8010826:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801082a:	bd70      	pop	{r4, r5, r6, pc}
 801082c:	080137fd 	.word	0x080137fd
 8010830:	08013884 	.word	0x08013884

08010834 <__multadd>:
 8010834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010838:	690e      	ldr	r6, [r1, #16]
 801083a:	4607      	mov	r7, r0
 801083c:	4698      	mov	r8, r3
 801083e:	460c      	mov	r4, r1
 8010840:	f101 0014 	add.w	r0, r1, #20
 8010844:	2300      	movs	r3, #0
 8010846:	6805      	ldr	r5, [r0, #0]
 8010848:	b2a9      	uxth	r1, r5
 801084a:	fb02 8101 	mla	r1, r2, r1, r8
 801084e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8010852:	0c2d      	lsrs	r5, r5, #16
 8010854:	fb02 c505 	mla	r5, r2, r5, ip
 8010858:	b289      	uxth	r1, r1
 801085a:	3301      	adds	r3, #1
 801085c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010860:	429e      	cmp	r6, r3
 8010862:	f840 1b04 	str.w	r1, [r0], #4
 8010866:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801086a:	dcec      	bgt.n	8010846 <__multadd+0x12>
 801086c:	f1b8 0f00 	cmp.w	r8, #0
 8010870:	d022      	beq.n	80108b8 <__multadd+0x84>
 8010872:	68a3      	ldr	r3, [r4, #8]
 8010874:	42b3      	cmp	r3, r6
 8010876:	dc19      	bgt.n	80108ac <__multadd+0x78>
 8010878:	6861      	ldr	r1, [r4, #4]
 801087a:	4638      	mov	r0, r7
 801087c:	3101      	adds	r1, #1
 801087e:	f7ff ff77 	bl	8010770 <_Balloc>
 8010882:	4605      	mov	r5, r0
 8010884:	b928      	cbnz	r0, 8010892 <__multadd+0x5e>
 8010886:	4602      	mov	r2, r0
 8010888:	4b0d      	ldr	r3, [pc, #52]	; (80108c0 <__multadd+0x8c>)
 801088a:	480e      	ldr	r0, [pc, #56]	; (80108c4 <__multadd+0x90>)
 801088c:	21b5      	movs	r1, #181	; 0xb5
 801088e:	f000 fd0f 	bl	80112b0 <__assert_func>
 8010892:	6922      	ldr	r2, [r4, #16]
 8010894:	3202      	adds	r2, #2
 8010896:	f104 010c 	add.w	r1, r4, #12
 801089a:	0092      	lsls	r2, r2, #2
 801089c:	300c      	adds	r0, #12
 801089e:	f7ff ff59 	bl	8010754 <memcpy>
 80108a2:	4621      	mov	r1, r4
 80108a4:	4638      	mov	r0, r7
 80108a6:	f7ff ffa3 	bl	80107f0 <_Bfree>
 80108aa:	462c      	mov	r4, r5
 80108ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80108b0:	3601      	adds	r6, #1
 80108b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80108b6:	6126      	str	r6, [r4, #16]
 80108b8:	4620      	mov	r0, r4
 80108ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108be:	bf00      	nop
 80108c0:	08013873 	.word	0x08013873
 80108c4:	08013884 	.word	0x08013884

080108c8 <__hi0bits>:
 80108c8:	0c02      	lsrs	r2, r0, #16
 80108ca:	0412      	lsls	r2, r2, #16
 80108cc:	4603      	mov	r3, r0
 80108ce:	b9ca      	cbnz	r2, 8010904 <__hi0bits+0x3c>
 80108d0:	0403      	lsls	r3, r0, #16
 80108d2:	2010      	movs	r0, #16
 80108d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80108d8:	bf04      	itt	eq
 80108da:	021b      	lsleq	r3, r3, #8
 80108dc:	3008      	addeq	r0, #8
 80108de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80108e2:	bf04      	itt	eq
 80108e4:	011b      	lsleq	r3, r3, #4
 80108e6:	3004      	addeq	r0, #4
 80108e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80108ec:	bf04      	itt	eq
 80108ee:	009b      	lsleq	r3, r3, #2
 80108f0:	3002      	addeq	r0, #2
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	db05      	blt.n	8010902 <__hi0bits+0x3a>
 80108f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80108fa:	f100 0001 	add.w	r0, r0, #1
 80108fe:	bf08      	it	eq
 8010900:	2020      	moveq	r0, #32
 8010902:	4770      	bx	lr
 8010904:	2000      	movs	r0, #0
 8010906:	e7e5      	b.n	80108d4 <__hi0bits+0xc>

08010908 <__lo0bits>:
 8010908:	6803      	ldr	r3, [r0, #0]
 801090a:	4602      	mov	r2, r0
 801090c:	f013 0007 	ands.w	r0, r3, #7
 8010910:	d00b      	beq.n	801092a <__lo0bits+0x22>
 8010912:	07d9      	lsls	r1, r3, #31
 8010914:	d422      	bmi.n	801095c <__lo0bits+0x54>
 8010916:	0798      	lsls	r0, r3, #30
 8010918:	bf49      	itett	mi
 801091a:	085b      	lsrmi	r3, r3, #1
 801091c:	089b      	lsrpl	r3, r3, #2
 801091e:	2001      	movmi	r0, #1
 8010920:	6013      	strmi	r3, [r2, #0]
 8010922:	bf5c      	itt	pl
 8010924:	6013      	strpl	r3, [r2, #0]
 8010926:	2002      	movpl	r0, #2
 8010928:	4770      	bx	lr
 801092a:	b299      	uxth	r1, r3
 801092c:	b909      	cbnz	r1, 8010932 <__lo0bits+0x2a>
 801092e:	0c1b      	lsrs	r3, r3, #16
 8010930:	2010      	movs	r0, #16
 8010932:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010936:	bf04      	itt	eq
 8010938:	0a1b      	lsreq	r3, r3, #8
 801093a:	3008      	addeq	r0, #8
 801093c:	0719      	lsls	r1, r3, #28
 801093e:	bf04      	itt	eq
 8010940:	091b      	lsreq	r3, r3, #4
 8010942:	3004      	addeq	r0, #4
 8010944:	0799      	lsls	r1, r3, #30
 8010946:	bf04      	itt	eq
 8010948:	089b      	lsreq	r3, r3, #2
 801094a:	3002      	addeq	r0, #2
 801094c:	07d9      	lsls	r1, r3, #31
 801094e:	d403      	bmi.n	8010958 <__lo0bits+0x50>
 8010950:	085b      	lsrs	r3, r3, #1
 8010952:	f100 0001 	add.w	r0, r0, #1
 8010956:	d003      	beq.n	8010960 <__lo0bits+0x58>
 8010958:	6013      	str	r3, [r2, #0]
 801095a:	4770      	bx	lr
 801095c:	2000      	movs	r0, #0
 801095e:	4770      	bx	lr
 8010960:	2020      	movs	r0, #32
 8010962:	4770      	bx	lr

08010964 <__i2b>:
 8010964:	b510      	push	{r4, lr}
 8010966:	460c      	mov	r4, r1
 8010968:	2101      	movs	r1, #1
 801096a:	f7ff ff01 	bl	8010770 <_Balloc>
 801096e:	4602      	mov	r2, r0
 8010970:	b928      	cbnz	r0, 801097e <__i2b+0x1a>
 8010972:	4b05      	ldr	r3, [pc, #20]	; (8010988 <__i2b+0x24>)
 8010974:	4805      	ldr	r0, [pc, #20]	; (801098c <__i2b+0x28>)
 8010976:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801097a:	f000 fc99 	bl	80112b0 <__assert_func>
 801097e:	2301      	movs	r3, #1
 8010980:	6144      	str	r4, [r0, #20]
 8010982:	6103      	str	r3, [r0, #16]
 8010984:	bd10      	pop	{r4, pc}
 8010986:	bf00      	nop
 8010988:	08013873 	.word	0x08013873
 801098c:	08013884 	.word	0x08013884

08010990 <__multiply>:
 8010990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010994:	4614      	mov	r4, r2
 8010996:	690a      	ldr	r2, [r1, #16]
 8010998:	6923      	ldr	r3, [r4, #16]
 801099a:	429a      	cmp	r2, r3
 801099c:	bfb8      	it	lt
 801099e:	460b      	movlt	r3, r1
 80109a0:	460d      	mov	r5, r1
 80109a2:	bfbc      	itt	lt
 80109a4:	4625      	movlt	r5, r4
 80109a6:	461c      	movlt	r4, r3
 80109a8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80109ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80109b0:	68ab      	ldr	r3, [r5, #8]
 80109b2:	6869      	ldr	r1, [r5, #4]
 80109b4:	eb0a 0709 	add.w	r7, sl, r9
 80109b8:	42bb      	cmp	r3, r7
 80109ba:	b085      	sub	sp, #20
 80109bc:	bfb8      	it	lt
 80109be:	3101      	addlt	r1, #1
 80109c0:	f7ff fed6 	bl	8010770 <_Balloc>
 80109c4:	b930      	cbnz	r0, 80109d4 <__multiply+0x44>
 80109c6:	4602      	mov	r2, r0
 80109c8:	4b42      	ldr	r3, [pc, #264]	; (8010ad4 <__multiply+0x144>)
 80109ca:	4843      	ldr	r0, [pc, #268]	; (8010ad8 <__multiply+0x148>)
 80109cc:	f240 115d 	movw	r1, #349	; 0x15d
 80109d0:	f000 fc6e 	bl	80112b0 <__assert_func>
 80109d4:	f100 0614 	add.w	r6, r0, #20
 80109d8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80109dc:	4633      	mov	r3, r6
 80109de:	2200      	movs	r2, #0
 80109e0:	4543      	cmp	r3, r8
 80109e2:	d31e      	bcc.n	8010a22 <__multiply+0x92>
 80109e4:	f105 0c14 	add.w	ip, r5, #20
 80109e8:	f104 0314 	add.w	r3, r4, #20
 80109ec:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80109f0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80109f4:	9202      	str	r2, [sp, #8]
 80109f6:	ebac 0205 	sub.w	r2, ip, r5
 80109fa:	3a15      	subs	r2, #21
 80109fc:	f022 0203 	bic.w	r2, r2, #3
 8010a00:	3204      	adds	r2, #4
 8010a02:	f105 0115 	add.w	r1, r5, #21
 8010a06:	458c      	cmp	ip, r1
 8010a08:	bf38      	it	cc
 8010a0a:	2204      	movcc	r2, #4
 8010a0c:	9201      	str	r2, [sp, #4]
 8010a0e:	9a02      	ldr	r2, [sp, #8]
 8010a10:	9303      	str	r3, [sp, #12]
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d808      	bhi.n	8010a28 <__multiply+0x98>
 8010a16:	2f00      	cmp	r7, #0
 8010a18:	dc55      	bgt.n	8010ac6 <__multiply+0x136>
 8010a1a:	6107      	str	r7, [r0, #16]
 8010a1c:	b005      	add	sp, #20
 8010a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a22:	f843 2b04 	str.w	r2, [r3], #4
 8010a26:	e7db      	b.n	80109e0 <__multiply+0x50>
 8010a28:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a2c:	f1ba 0f00 	cmp.w	sl, #0
 8010a30:	d020      	beq.n	8010a74 <__multiply+0xe4>
 8010a32:	f105 0e14 	add.w	lr, r5, #20
 8010a36:	46b1      	mov	r9, r6
 8010a38:	2200      	movs	r2, #0
 8010a3a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010a3e:	f8d9 b000 	ldr.w	fp, [r9]
 8010a42:	b2a1      	uxth	r1, r4
 8010a44:	fa1f fb8b 	uxth.w	fp, fp
 8010a48:	fb0a b101 	mla	r1, sl, r1, fp
 8010a4c:	4411      	add	r1, r2
 8010a4e:	f8d9 2000 	ldr.w	r2, [r9]
 8010a52:	0c24      	lsrs	r4, r4, #16
 8010a54:	0c12      	lsrs	r2, r2, #16
 8010a56:	fb0a 2404 	mla	r4, sl, r4, r2
 8010a5a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010a5e:	b289      	uxth	r1, r1
 8010a60:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010a64:	45f4      	cmp	ip, lr
 8010a66:	f849 1b04 	str.w	r1, [r9], #4
 8010a6a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010a6e:	d8e4      	bhi.n	8010a3a <__multiply+0xaa>
 8010a70:	9901      	ldr	r1, [sp, #4]
 8010a72:	5072      	str	r2, [r6, r1]
 8010a74:	9a03      	ldr	r2, [sp, #12]
 8010a76:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010a7a:	3304      	adds	r3, #4
 8010a7c:	f1b9 0f00 	cmp.w	r9, #0
 8010a80:	d01f      	beq.n	8010ac2 <__multiply+0x132>
 8010a82:	6834      	ldr	r4, [r6, #0]
 8010a84:	f105 0114 	add.w	r1, r5, #20
 8010a88:	46b6      	mov	lr, r6
 8010a8a:	f04f 0a00 	mov.w	sl, #0
 8010a8e:	880a      	ldrh	r2, [r1, #0]
 8010a90:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010a94:	fb09 b202 	mla	r2, r9, r2, fp
 8010a98:	4492      	add	sl, r2
 8010a9a:	b2a4      	uxth	r4, r4
 8010a9c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010aa0:	f84e 4b04 	str.w	r4, [lr], #4
 8010aa4:	f851 4b04 	ldr.w	r4, [r1], #4
 8010aa8:	f8be 2000 	ldrh.w	r2, [lr]
 8010aac:	0c24      	lsrs	r4, r4, #16
 8010aae:	fb09 2404 	mla	r4, r9, r4, r2
 8010ab2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010ab6:	458c      	cmp	ip, r1
 8010ab8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010abc:	d8e7      	bhi.n	8010a8e <__multiply+0xfe>
 8010abe:	9a01      	ldr	r2, [sp, #4]
 8010ac0:	50b4      	str	r4, [r6, r2]
 8010ac2:	3604      	adds	r6, #4
 8010ac4:	e7a3      	b.n	8010a0e <__multiply+0x7e>
 8010ac6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d1a5      	bne.n	8010a1a <__multiply+0x8a>
 8010ace:	3f01      	subs	r7, #1
 8010ad0:	e7a1      	b.n	8010a16 <__multiply+0x86>
 8010ad2:	bf00      	nop
 8010ad4:	08013873 	.word	0x08013873
 8010ad8:	08013884 	.word	0x08013884

08010adc <__pow5mult>:
 8010adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ae0:	4615      	mov	r5, r2
 8010ae2:	f012 0203 	ands.w	r2, r2, #3
 8010ae6:	4606      	mov	r6, r0
 8010ae8:	460f      	mov	r7, r1
 8010aea:	d007      	beq.n	8010afc <__pow5mult+0x20>
 8010aec:	4c25      	ldr	r4, [pc, #148]	; (8010b84 <__pow5mult+0xa8>)
 8010aee:	3a01      	subs	r2, #1
 8010af0:	2300      	movs	r3, #0
 8010af2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010af6:	f7ff fe9d 	bl	8010834 <__multadd>
 8010afa:	4607      	mov	r7, r0
 8010afc:	10ad      	asrs	r5, r5, #2
 8010afe:	d03d      	beq.n	8010b7c <__pow5mult+0xa0>
 8010b00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010b02:	b97c      	cbnz	r4, 8010b24 <__pow5mult+0x48>
 8010b04:	2010      	movs	r0, #16
 8010b06:	f7ff fe1d 	bl	8010744 <malloc>
 8010b0a:	4602      	mov	r2, r0
 8010b0c:	6270      	str	r0, [r6, #36]	; 0x24
 8010b0e:	b928      	cbnz	r0, 8010b1c <__pow5mult+0x40>
 8010b10:	4b1d      	ldr	r3, [pc, #116]	; (8010b88 <__pow5mult+0xac>)
 8010b12:	481e      	ldr	r0, [pc, #120]	; (8010b8c <__pow5mult+0xb0>)
 8010b14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010b18:	f000 fbca 	bl	80112b0 <__assert_func>
 8010b1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b20:	6004      	str	r4, [r0, #0]
 8010b22:	60c4      	str	r4, [r0, #12]
 8010b24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010b28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b2c:	b94c      	cbnz	r4, 8010b42 <__pow5mult+0x66>
 8010b2e:	f240 2171 	movw	r1, #625	; 0x271
 8010b32:	4630      	mov	r0, r6
 8010b34:	f7ff ff16 	bl	8010964 <__i2b>
 8010b38:	2300      	movs	r3, #0
 8010b3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b3e:	4604      	mov	r4, r0
 8010b40:	6003      	str	r3, [r0, #0]
 8010b42:	f04f 0900 	mov.w	r9, #0
 8010b46:	07eb      	lsls	r3, r5, #31
 8010b48:	d50a      	bpl.n	8010b60 <__pow5mult+0x84>
 8010b4a:	4639      	mov	r1, r7
 8010b4c:	4622      	mov	r2, r4
 8010b4e:	4630      	mov	r0, r6
 8010b50:	f7ff ff1e 	bl	8010990 <__multiply>
 8010b54:	4639      	mov	r1, r7
 8010b56:	4680      	mov	r8, r0
 8010b58:	4630      	mov	r0, r6
 8010b5a:	f7ff fe49 	bl	80107f0 <_Bfree>
 8010b5e:	4647      	mov	r7, r8
 8010b60:	106d      	asrs	r5, r5, #1
 8010b62:	d00b      	beq.n	8010b7c <__pow5mult+0xa0>
 8010b64:	6820      	ldr	r0, [r4, #0]
 8010b66:	b938      	cbnz	r0, 8010b78 <__pow5mult+0x9c>
 8010b68:	4622      	mov	r2, r4
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	4630      	mov	r0, r6
 8010b6e:	f7ff ff0f 	bl	8010990 <__multiply>
 8010b72:	6020      	str	r0, [r4, #0]
 8010b74:	f8c0 9000 	str.w	r9, [r0]
 8010b78:	4604      	mov	r4, r0
 8010b7a:	e7e4      	b.n	8010b46 <__pow5mult+0x6a>
 8010b7c:	4638      	mov	r0, r7
 8010b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b82:	bf00      	nop
 8010b84:	080139d8 	.word	0x080139d8
 8010b88:	080137fd 	.word	0x080137fd
 8010b8c:	08013884 	.word	0x08013884

08010b90 <__lshift>:
 8010b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b94:	460c      	mov	r4, r1
 8010b96:	6849      	ldr	r1, [r1, #4]
 8010b98:	6923      	ldr	r3, [r4, #16]
 8010b9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010b9e:	68a3      	ldr	r3, [r4, #8]
 8010ba0:	4607      	mov	r7, r0
 8010ba2:	4691      	mov	r9, r2
 8010ba4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010ba8:	f108 0601 	add.w	r6, r8, #1
 8010bac:	42b3      	cmp	r3, r6
 8010bae:	db0b      	blt.n	8010bc8 <__lshift+0x38>
 8010bb0:	4638      	mov	r0, r7
 8010bb2:	f7ff fddd 	bl	8010770 <_Balloc>
 8010bb6:	4605      	mov	r5, r0
 8010bb8:	b948      	cbnz	r0, 8010bce <__lshift+0x3e>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	4b28      	ldr	r3, [pc, #160]	; (8010c60 <__lshift+0xd0>)
 8010bbe:	4829      	ldr	r0, [pc, #164]	; (8010c64 <__lshift+0xd4>)
 8010bc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010bc4:	f000 fb74 	bl	80112b0 <__assert_func>
 8010bc8:	3101      	adds	r1, #1
 8010bca:	005b      	lsls	r3, r3, #1
 8010bcc:	e7ee      	b.n	8010bac <__lshift+0x1c>
 8010bce:	2300      	movs	r3, #0
 8010bd0:	f100 0114 	add.w	r1, r0, #20
 8010bd4:	f100 0210 	add.w	r2, r0, #16
 8010bd8:	4618      	mov	r0, r3
 8010bda:	4553      	cmp	r3, sl
 8010bdc:	db33      	blt.n	8010c46 <__lshift+0xb6>
 8010bde:	6920      	ldr	r0, [r4, #16]
 8010be0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010be4:	f104 0314 	add.w	r3, r4, #20
 8010be8:	f019 091f 	ands.w	r9, r9, #31
 8010bec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010bf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010bf4:	d02b      	beq.n	8010c4e <__lshift+0xbe>
 8010bf6:	f1c9 0e20 	rsb	lr, r9, #32
 8010bfa:	468a      	mov	sl, r1
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	6818      	ldr	r0, [r3, #0]
 8010c00:	fa00 f009 	lsl.w	r0, r0, r9
 8010c04:	4302      	orrs	r2, r0
 8010c06:	f84a 2b04 	str.w	r2, [sl], #4
 8010c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c0e:	459c      	cmp	ip, r3
 8010c10:	fa22 f20e 	lsr.w	r2, r2, lr
 8010c14:	d8f3      	bhi.n	8010bfe <__lshift+0x6e>
 8010c16:	ebac 0304 	sub.w	r3, ip, r4
 8010c1a:	3b15      	subs	r3, #21
 8010c1c:	f023 0303 	bic.w	r3, r3, #3
 8010c20:	3304      	adds	r3, #4
 8010c22:	f104 0015 	add.w	r0, r4, #21
 8010c26:	4584      	cmp	ip, r0
 8010c28:	bf38      	it	cc
 8010c2a:	2304      	movcc	r3, #4
 8010c2c:	50ca      	str	r2, [r1, r3]
 8010c2e:	b10a      	cbz	r2, 8010c34 <__lshift+0xa4>
 8010c30:	f108 0602 	add.w	r6, r8, #2
 8010c34:	3e01      	subs	r6, #1
 8010c36:	4638      	mov	r0, r7
 8010c38:	612e      	str	r6, [r5, #16]
 8010c3a:	4621      	mov	r1, r4
 8010c3c:	f7ff fdd8 	bl	80107f0 <_Bfree>
 8010c40:	4628      	mov	r0, r5
 8010c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c46:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	e7c5      	b.n	8010bda <__lshift+0x4a>
 8010c4e:	3904      	subs	r1, #4
 8010c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c54:	f841 2f04 	str.w	r2, [r1, #4]!
 8010c58:	459c      	cmp	ip, r3
 8010c5a:	d8f9      	bhi.n	8010c50 <__lshift+0xc0>
 8010c5c:	e7ea      	b.n	8010c34 <__lshift+0xa4>
 8010c5e:	bf00      	nop
 8010c60:	08013873 	.word	0x08013873
 8010c64:	08013884 	.word	0x08013884

08010c68 <__mcmp>:
 8010c68:	690a      	ldr	r2, [r1, #16]
 8010c6a:	4603      	mov	r3, r0
 8010c6c:	6900      	ldr	r0, [r0, #16]
 8010c6e:	1a80      	subs	r0, r0, r2
 8010c70:	b530      	push	{r4, r5, lr}
 8010c72:	d10d      	bne.n	8010c90 <__mcmp+0x28>
 8010c74:	3314      	adds	r3, #20
 8010c76:	3114      	adds	r1, #20
 8010c78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010c7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010c80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010c84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010c88:	4295      	cmp	r5, r2
 8010c8a:	d002      	beq.n	8010c92 <__mcmp+0x2a>
 8010c8c:	d304      	bcc.n	8010c98 <__mcmp+0x30>
 8010c8e:	2001      	movs	r0, #1
 8010c90:	bd30      	pop	{r4, r5, pc}
 8010c92:	42a3      	cmp	r3, r4
 8010c94:	d3f4      	bcc.n	8010c80 <__mcmp+0x18>
 8010c96:	e7fb      	b.n	8010c90 <__mcmp+0x28>
 8010c98:	f04f 30ff 	mov.w	r0, #4294967295
 8010c9c:	e7f8      	b.n	8010c90 <__mcmp+0x28>
	...

08010ca0 <__mdiff>:
 8010ca0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ca4:	460c      	mov	r4, r1
 8010ca6:	4606      	mov	r6, r0
 8010ca8:	4611      	mov	r1, r2
 8010caa:	4620      	mov	r0, r4
 8010cac:	4617      	mov	r7, r2
 8010cae:	f7ff ffdb 	bl	8010c68 <__mcmp>
 8010cb2:	1e05      	subs	r5, r0, #0
 8010cb4:	d111      	bne.n	8010cda <__mdiff+0x3a>
 8010cb6:	4629      	mov	r1, r5
 8010cb8:	4630      	mov	r0, r6
 8010cba:	f7ff fd59 	bl	8010770 <_Balloc>
 8010cbe:	4602      	mov	r2, r0
 8010cc0:	b928      	cbnz	r0, 8010cce <__mdiff+0x2e>
 8010cc2:	4b3a      	ldr	r3, [pc, #232]	; (8010dac <__mdiff+0x10c>)
 8010cc4:	f240 2132 	movw	r1, #562	; 0x232
 8010cc8:	4839      	ldr	r0, [pc, #228]	; (8010db0 <__mdiff+0x110>)
 8010cca:	f000 faf1 	bl	80112b0 <__assert_func>
 8010cce:	2301      	movs	r3, #1
 8010cd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010cd4:	4610      	mov	r0, r2
 8010cd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cda:	bfa4      	itt	ge
 8010cdc:	463b      	movge	r3, r7
 8010cde:	4627      	movge	r7, r4
 8010ce0:	4630      	mov	r0, r6
 8010ce2:	6879      	ldr	r1, [r7, #4]
 8010ce4:	bfa6      	itte	ge
 8010ce6:	461c      	movge	r4, r3
 8010ce8:	2500      	movge	r5, #0
 8010cea:	2501      	movlt	r5, #1
 8010cec:	f7ff fd40 	bl	8010770 <_Balloc>
 8010cf0:	4602      	mov	r2, r0
 8010cf2:	b918      	cbnz	r0, 8010cfc <__mdiff+0x5c>
 8010cf4:	4b2d      	ldr	r3, [pc, #180]	; (8010dac <__mdiff+0x10c>)
 8010cf6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010cfa:	e7e5      	b.n	8010cc8 <__mdiff+0x28>
 8010cfc:	693e      	ldr	r6, [r7, #16]
 8010cfe:	60c5      	str	r5, [r0, #12]
 8010d00:	6925      	ldr	r5, [r4, #16]
 8010d02:	f107 0114 	add.w	r1, r7, #20
 8010d06:	f100 0e14 	add.w	lr, r0, #20
 8010d0a:	f104 0914 	add.w	r9, r4, #20
 8010d0e:	f107 0010 	add.w	r0, r7, #16
 8010d12:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010d16:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8010d1a:	46f2      	mov	sl, lr
 8010d1c:	2700      	movs	r7, #0
 8010d1e:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d22:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8010d26:	fa1f f883 	uxth.w	r8, r3
 8010d2a:	fa17 f78b 	uxtah	r7, r7, fp
 8010d2e:	0c1b      	lsrs	r3, r3, #16
 8010d30:	eba7 0808 	sub.w	r8, r7, r8
 8010d34:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010d38:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010d3c:	fa1f f888 	uxth.w	r8, r8
 8010d40:	141f      	asrs	r7, r3, #16
 8010d42:	454d      	cmp	r5, r9
 8010d44:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010d48:	f84a 3b04 	str.w	r3, [sl], #4
 8010d4c:	d8e7      	bhi.n	8010d1e <__mdiff+0x7e>
 8010d4e:	1b2b      	subs	r3, r5, r4
 8010d50:	3b15      	subs	r3, #21
 8010d52:	f023 0303 	bic.w	r3, r3, #3
 8010d56:	3304      	adds	r3, #4
 8010d58:	3415      	adds	r4, #21
 8010d5a:	42a5      	cmp	r5, r4
 8010d5c:	bf38      	it	cc
 8010d5e:	2304      	movcc	r3, #4
 8010d60:	4419      	add	r1, r3
 8010d62:	4473      	add	r3, lr
 8010d64:	469e      	mov	lr, r3
 8010d66:	460d      	mov	r5, r1
 8010d68:	4565      	cmp	r5, ip
 8010d6a:	d30e      	bcc.n	8010d8a <__mdiff+0xea>
 8010d6c:	f10c 0003 	add.w	r0, ip, #3
 8010d70:	1a40      	subs	r0, r0, r1
 8010d72:	f020 0003 	bic.w	r0, r0, #3
 8010d76:	3903      	subs	r1, #3
 8010d78:	458c      	cmp	ip, r1
 8010d7a:	bf38      	it	cc
 8010d7c:	2000      	movcc	r0, #0
 8010d7e:	4418      	add	r0, r3
 8010d80:	f850 3d04 	ldr.w	r3, [r0, #-4]!
 8010d84:	b17b      	cbz	r3, 8010da6 <__mdiff+0x106>
 8010d86:	6116      	str	r6, [r2, #16]
 8010d88:	e7a4      	b.n	8010cd4 <__mdiff+0x34>
 8010d8a:	f855 8b04 	ldr.w	r8, [r5], #4
 8010d8e:	fa17 f488 	uxtah	r4, r7, r8
 8010d92:	1420      	asrs	r0, r4, #16
 8010d94:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8010d98:	b2a4      	uxth	r4, r4
 8010d9a:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 8010d9e:	f84e 4b04 	str.w	r4, [lr], #4
 8010da2:	1407      	asrs	r7, r0, #16
 8010da4:	e7e0      	b.n	8010d68 <__mdiff+0xc8>
 8010da6:	3e01      	subs	r6, #1
 8010da8:	e7ea      	b.n	8010d80 <__mdiff+0xe0>
 8010daa:	bf00      	nop
 8010dac:	08013873 	.word	0x08013873
 8010db0:	08013884 	.word	0x08013884

08010db4 <__d2b>:
 8010db4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010db8:	2101      	movs	r1, #1
 8010dba:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8010dbe:	4690      	mov	r8, r2
 8010dc0:	461d      	mov	r5, r3
 8010dc2:	f7ff fcd5 	bl	8010770 <_Balloc>
 8010dc6:	4604      	mov	r4, r0
 8010dc8:	b930      	cbnz	r0, 8010dd8 <__d2b+0x24>
 8010dca:	4602      	mov	r2, r0
 8010dcc:	4b25      	ldr	r3, [pc, #148]	; (8010e64 <__d2b+0xb0>)
 8010dce:	4826      	ldr	r0, [pc, #152]	; (8010e68 <__d2b+0xb4>)
 8010dd0:	f240 310a 	movw	r1, #778	; 0x30a
 8010dd4:	f000 fa6c 	bl	80112b0 <__assert_func>
 8010dd8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8010ddc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8010de0:	bb2d      	cbnz	r5, 8010e2e <__d2b+0x7a>
 8010de2:	9301      	str	r3, [sp, #4]
 8010de4:	f1b8 0300 	subs.w	r3, r8, #0
 8010de8:	d026      	beq.n	8010e38 <__d2b+0x84>
 8010dea:	4668      	mov	r0, sp
 8010dec:	9300      	str	r3, [sp, #0]
 8010dee:	f7ff fd8b 	bl	8010908 <__lo0bits>
 8010df2:	9900      	ldr	r1, [sp, #0]
 8010df4:	b1f0      	cbz	r0, 8010e34 <__d2b+0x80>
 8010df6:	9a01      	ldr	r2, [sp, #4]
 8010df8:	f1c0 0320 	rsb	r3, r0, #32
 8010dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8010e00:	430b      	orrs	r3, r1
 8010e02:	40c2      	lsrs	r2, r0
 8010e04:	6163      	str	r3, [r4, #20]
 8010e06:	9201      	str	r2, [sp, #4]
 8010e08:	9b01      	ldr	r3, [sp, #4]
 8010e0a:	61a3      	str	r3, [r4, #24]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	bf14      	ite	ne
 8010e10:	2102      	movne	r1, #2
 8010e12:	2101      	moveq	r1, #1
 8010e14:	6121      	str	r1, [r4, #16]
 8010e16:	b1c5      	cbz	r5, 8010e4a <__d2b+0x96>
 8010e18:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010e1c:	4405      	add	r5, r0
 8010e1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010e22:	603d      	str	r5, [r7, #0]
 8010e24:	6030      	str	r0, [r6, #0]
 8010e26:	4620      	mov	r0, r4
 8010e28:	b002      	add	sp, #8
 8010e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010e32:	e7d6      	b.n	8010de2 <__d2b+0x2e>
 8010e34:	6161      	str	r1, [r4, #20]
 8010e36:	e7e7      	b.n	8010e08 <__d2b+0x54>
 8010e38:	a801      	add	r0, sp, #4
 8010e3a:	f7ff fd65 	bl	8010908 <__lo0bits>
 8010e3e:	9b01      	ldr	r3, [sp, #4]
 8010e40:	6163      	str	r3, [r4, #20]
 8010e42:	2101      	movs	r1, #1
 8010e44:	6121      	str	r1, [r4, #16]
 8010e46:	3020      	adds	r0, #32
 8010e48:	e7e5      	b.n	8010e16 <__d2b+0x62>
 8010e4a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8010e4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010e52:	6038      	str	r0, [r7, #0]
 8010e54:	6918      	ldr	r0, [r3, #16]
 8010e56:	f7ff fd37 	bl	80108c8 <__hi0bits>
 8010e5a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8010e5e:	6031      	str	r1, [r6, #0]
 8010e60:	e7e1      	b.n	8010e26 <__d2b+0x72>
 8010e62:	bf00      	nop
 8010e64:	08013873 	.word	0x08013873
 8010e68:	08013884 	.word	0x08013884

08010e6c <_calloc_r>:
 8010e6c:	b538      	push	{r3, r4, r5, lr}
 8010e6e:	fb02 f501 	mul.w	r5, r2, r1
 8010e72:	4629      	mov	r1, r5
 8010e74:	f000 f856 	bl	8010f24 <_malloc_r>
 8010e78:	4604      	mov	r4, r0
 8010e7a:	b118      	cbz	r0, 8010e84 <_calloc_r+0x18>
 8010e7c:	462a      	mov	r2, r5
 8010e7e:	2100      	movs	r1, #0
 8010e80:	f7fe f95e 	bl	800f140 <memset>
 8010e84:	4620      	mov	r0, r4
 8010e86:	bd38      	pop	{r3, r4, r5, pc}

08010e88 <_free_r>:
 8010e88:	b538      	push	{r3, r4, r5, lr}
 8010e8a:	4605      	mov	r5, r0
 8010e8c:	2900      	cmp	r1, #0
 8010e8e:	d045      	beq.n	8010f1c <_free_r+0x94>
 8010e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e94:	1f0c      	subs	r4, r1, #4
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	bfb8      	it	lt
 8010e9a:	18e4      	addlt	r4, r4, r3
 8010e9c:	f000 fa64 	bl	8011368 <__malloc_lock>
 8010ea0:	4a1f      	ldr	r2, [pc, #124]	; (8010f20 <_free_r+0x98>)
 8010ea2:	6813      	ldr	r3, [r2, #0]
 8010ea4:	4610      	mov	r0, r2
 8010ea6:	b933      	cbnz	r3, 8010eb6 <_free_r+0x2e>
 8010ea8:	6063      	str	r3, [r4, #4]
 8010eaa:	6014      	str	r4, [r2, #0]
 8010eac:	4628      	mov	r0, r5
 8010eae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010eb2:	f000 ba5f 	b.w	8011374 <__malloc_unlock>
 8010eb6:	42a3      	cmp	r3, r4
 8010eb8:	d90b      	bls.n	8010ed2 <_free_r+0x4a>
 8010eba:	6821      	ldr	r1, [r4, #0]
 8010ebc:	1862      	adds	r2, r4, r1
 8010ebe:	4293      	cmp	r3, r2
 8010ec0:	bf04      	itt	eq
 8010ec2:	681a      	ldreq	r2, [r3, #0]
 8010ec4:	685b      	ldreq	r3, [r3, #4]
 8010ec6:	6063      	str	r3, [r4, #4]
 8010ec8:	bf04      	itt	eq
 8010eca:	1852      	addeq	r2, r2, r1
 8010ecc:	6022      	streq	r2, [r4, #0]
 8010ece:	6004      	str	r4, [r0, #0]
 8010ed0:	e7ec      	b.n	8010eac <_free_r+0x24>
 8010ed2:	461a      	mov	r2, r3
 8010ed4:	685b      	ldr	r3, [r3, #4]
 8010ed6:	b10b      	cbz	r3, 8010edc <_free_r+0x54>
 8010ed8:	42a3      	cmp	r3, r4
 8010eda:	d9fa      	bls.n	8010ed2 <_free_r+0x4a>
 8010edc:	6811      	ldr	r1, [r2, #0]
 8010ede:	1850      	adds	r0, r2, r1
 8010ee0:	42a0      	cmp	r0, r4
 8010ee2:	d10b      	bne.n	8010efc <_free_r+0x74>
 8010ee4:	6820      	ldr	r0, [r4, #0]
 8010ee6:	4401      	add	r1, r0
 8010ee8:	1850      	adds	r0, r2, r1
 8010eea:	4283      	cmp	r3, r0
 8010eec:	6011      	str	r1, [r2, #0]
 8010eee:	d1dd      	bne.n	8010eac <_free_r+0x24>
 8010ef0:	6818      	ldr	r0, [r3, #0]
 8010ef2:	685b      	ldr	r3, [r3, #4]
 8010ef4:	6053      	str	r3, [r2, #4]
 8010ef6:	4401      	add	r1, r0
 8010ef8:	6011      	str	r1, [r2, #0]
 8010efa:	e7d7      	b.n	8010eac <_free_r+0x24>
 8010efc:	d902      	bls.n	8010f04 <_free_r+0x7c>
 8010efe:	230c      	movs	r3, #12
 8010f00:	602b      	str	r3, [r5, #0]
 8010f02:	e7d3      	b.n	8010eac <_free_r+0x24>
 8010f04:	6820      	ldr	r0, [r4, #0]
 8010f06:	1821      	adds	r1, r4, r0
 8010f08:	428b      	cmp	r3, r1
 8010f0a:	bf04      	itt	eq
 8010f0c:	6819      	ldreq	r1, [r3, #0]
 8010f0e:	685b      	ldreq	r3, [r3, #4]
 8010f10:	6063      	str	r3, [r4, #4]
 8010f12:	bf04      	itt	eq
 8010f14:	1809      	addeq	r1, r1, r0
 8010f16:	6021      	streq	r1, [r4, #0]
 8010f18:	6054      	str	r4, [r2, #4]
 8010f1a:	e7c7      	b.n	8010eac <_free_r+0x24>
 8010f1c:	bd38      	pop	{r3, r4, r5, pc}
 8010f1e:	bf00      	nop
 8010f20:	20000620 	.word	0x20000620

08010f24 <_malloc_r>:
 8010f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f26:	1ccd      	adds	r5, r1, #3
 8010f28:	f025 0503 	bic.w	r5, r5, #3
 8010f2c:	3508      	adds	r5, #8
 8010f2e:	2d0c      	cmp	r5, #12
 8010f30:	bf38      	it	cc
 8010f32:	250c      	movcc	r5, #12
 8010f34:	2d00      	cmp	r5, #0
 8010f36:	4606      	mov	r6, r0
 8010f38:	db01      	blt.n	8010f3e <_malloc_r+0x1a>
 8010f3a:	42a9      	cmp	r1, r5
 8010f3c:	d903      	bls.n	8010f46 <_malloc_r+0x22>
 8010f3e:	230c      	movs	r3, #12
 8010f40:	6033      	str	r3, [r6, #0]
 8010f42:	2000      	movs	r0, #0
 8010f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f46:	f000 fa0f 	bl	8011368 <__malloc_lock>
 8010f4a:	4921      	ldr	r1, [pc, #132]	; (8010fd0 <_malloc_r+0xac>)
 8010f4c:	680a      	ldr	r2, [r1, #0]
 8010f4e:	4614      	mov	r4, r2
 8010f50:	b99c      	cbnz	r4, 8010f7a <_malloc_r+0x56>
 8010f52:	4f20      	ldr	r7, [pc, #128]	; (8010fd4 <_malloc_r+0xb0>)
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	b923      	cbnz	r3, 8010f62 <_malloc_r+0x3e>
 8010f58:	4621      	mov	r1, r4
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	f000 f998 	bl	8011290 <_sbrk_r>
 8010f60:	6038      	str	r0, [r7, #0]
 8010f62:	4629      	mov	r1, r5
 8010f64:	4630      	mov	r0, r6
 8010f66:	f000 f993 	bl	8011290 <_sbrk_r>
 8010f6a:	1c43      	adds	r3, r0, #1
 8010f6c:	d123      	bne.n	8010fb6 <_malloc_r+0x92>
 8010f6e:	230c      	movs	r3, #12
 8010f70:	6033      	str	r3, [r6, #0]
 8010f72:	4630      	mov	r0, r6
 8010f74:	f000 f9fe 	bl	8011374 <__malloc_unlock>
 8010f78:	e7e3      	b.n	8010f42 <_malloc_r+0x1e>
 8010f7a:	6823      	ldr	r3, [r4, #0]
 8010f7c:	1b5b      	subs	r3, r3, r5
 8010f7e:	d417      	bmi.n	8010fb0 <_malloc_r+0x8c>
 8010f80:	2b0b      	cmp	r3, #11
 8010f82:	d903      	bls.n	8010f8c <_malloc_r+0x68>
 8010f84:	6023      	str	r3, [r4, #0]
 8010f86:	441c      	add	r4, r3
 8010f88:	6025      	str	r5, [r4, #0]
 8010f8a:	e004      	b.n	8010f96 <_malloc_r+0x72>
 8010f8c:	6863      	ldr	r3, [r4, #4]
 8010f8e:	42a2      	cmp	r2, r4
 8010f90:	bf0c      	ite	eq
 8010f92:	600b      	streq	r3, [r1, #0]
 8010f94:	6053      	strne	r3, [r2, #4]
 8010f96:	4630      	mov	r0, r6
 8010f98:	f000 f9ec 	bl	8011374 <__malloc_unlock>
 8010f9c:	f104 000b 	add.w	r0, r4, #11
 8010fa0:	1d23      	adds	r3, r4, #4
 8010fa2:	f020 0007 	bic.w	r0, r0, #7
 8010fa6:	1ac2      	subs	r2, r0, r3
 8010fa8:	d0cc      	beq.n	8010f44 <_malloc_r+0x20>
 8010faa:	1a1b      	subs	r3, r3, r0
 8010fac:	50a3      	str	r3, [r4, r2]
 8010fae:	e7c9      	b.n	8010f44 <_malloc_r+0x20>
 8010fb0:	4622      	mov	r2, r4
 8010fb2:	6864      	ldr	r4, [r4, #4]
 8010fb4:	e7cc      	b.n	8010f50 <_malloc_r+0x2c>
 8010fb6:	1cc4      	adds	r4, r0, #3
 8010fb8:	f024 0403 	bic.w	r4, r4, #3
 8010fbc:	42a0      	cmp	r0, r4
 8010fbe:	d0e3      	beq.n	8010f88 <_malloc_r+0x64>
 8010fc0:	1a21      	subs	r1, r4, r0
 8010fc2:	4630      	mov	r0, r6
 8010fc4:	f000 f964 	bl	8011290 <_sbrk_r>
 8010fc8:	3001      	adds	r0, #1
 8010fca:	d1dd      	bne.n	8010f88 <_malloc_r+0x64>
 8010fcc:	e7cf      	b.n	8010f6e <_malloc_r+0x4a>
 8010fce:	bf00      	nop
 8010fd0:	20000620 	.word	0x20000620
 8010fd4:	20000624 	.word	0x20000624

08010fd8 <__ssputs_r>:
 8010fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fdc:	688e      	ldr	r6, [r1, #8]
 8010fde:	429e      	cmp	r6, r3
 8010fe0:	4682      	mov	sl, r0
 8010fe2:	460c      	mov	r4, r1
 8010fe4:	4690      	mov	r8, r2
 8010fe6:	461f      	mov	r7, r3
 8010fe8:	d838      	bhi.n	801105c <__ssputs_r+0x84>
 8010fea:	898a      	ldrh	r2, [r1, #12]
 8010fec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010ff0:	d032      	beq.n	8011058 <__ssputs_r+0x80>
 8010ff2:	6825      	ldr	r5, [r4, #0]
 8010ff4:	6909      	ldr	r1, [r1, #16]
 8010ff6:	eba5 0901 	sub.w	r9, r5, r1
 8010ffa:	6965      	ldr	r5, [r4, #20]
 8010ffc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011000:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011004:	3301      	adds	r3, #1
 8011006:	444b      	add	r3, r9
 8011008:	106d      	asrs	r5, r5, #1
 801100a:	429d      	cmp	r5, r3
 801100c:	bf38      	it	cc
 801100e:	461d      	movcc	r5, r3
 8011010:	0553      	lsls	r3, r2, #21
 8011012:	d531      	bpl.n	8011078 <__ssputs_r+0xa0>
 8011014:	4629      	mov	r1, r5
 8011016:	f7ff ff85 	bl	8010f24 <_malloc_r>
 801101a:	4606      	mov	r6, r0
 801101c:	b950      	cbnz	r0, 8011034 <__ssputs_r+0x5c>
 801101e:	230c      	movs	r3, #12
 8011020:	f8ca 3000 	str.w	r3, [sl]
 8011024:	89a3      	ldrh	r3, [r4, #12]
 8011026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801102a:	81a3      	strh	r3, [r4, #12]
 801102c:	f04f 30ff 	mov.w	r0, #4294967295
 8011030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011034:	6921      	ldr	r1, [r4, #16]
 8011036:	464a      	mov	r2, r9
 8011038:	f7ff fb8c 	bl	8010754 <memcpy>
 801103c:	89a3      	ldrh	r3, [r4, #12]
 801103e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011042:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011046:	81a3      	strh	r3, [r4, #12]
 8011048:	6126      	str	r6, [r4, #16]
 801104a:	6165      	str	r5, [r4, #20]
 801104c:	444e      	add	r6, r9
 801104e:	eba5 0509 	sub.w	r5, r5, r9
 8011052:	6026      	str	r6, [r4, #0]
 8011054:	60a5      	str	r5, [r4, #8]
 8011056:	463e      	mov	r6, r7
 8011058:	42be      	cmp	r6, r7
 801105a:	d900      	bls.n	801105e <__ssputs_r+0x86>
 801105c:	463e      	mov	r6, r7
 801105e:	4632      	mov	r2, r6
 8011060:	6820      	ldr	r0, [r4, #0]
 8011062:	4641      	mov	r1, r8
 8011064:	f000 f966 	bl	8011334 <memmove>
 8011068:	68a3      	ldr	r3, [r4, #8]
 801106a:	6822      	ldr	r2, [r4, #0]
 801106c:	1b9b      	subs	r3, r3, r6
 801106e:	4432      	add	r2, r6
 8011070:	60a3      	str	r3, [r4, #8]
 8011072:	6022      	str	r2, [r4, #0]
 8011074:	2000      	movs	r0, #0
 8011076:	e7db      	b.n	8011030 <__ssputs_r+0x58>
 8011078:	462a      	mov	r2, r5
 801107a:	f000 f981 	bl	8011380 <_realloc_r>
 801107e:	4606      	mov	r6, r0
 8011080:	2800      	cmp	r0, #0
 8011082:	d1e1      	bne.n	8011048 <__ssputs_r+0x70>
 8011084:	6921      	ldr	r1, [r4, #16]
 8011086:	4650      	mov	r0, sl
 8011088:	f7ff fefe 	bl	8010e88 <_free_r>
 801108c:	e7c7      	b.n	801101e <__ssputs_r+0x46>
	...

08011090 <_svfiprintf_r>:
 8011090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011094:	4698      	mov	r8, r3
 8011096:	898b      	ldrh	r3, [r1, #12]
 8011098:	061b      	lsls	r3, r3, #24
 801109a:	b09d      	sub	sp, #116	; 0x74
 801109c:	4607      	mov	r7, r0
 801109e:	460d      	mov	r5, r1
 80110a0:	4614      	mov	r4, r2
 80110a2:	d50e      	bpl.n	80110c2 <_svfiprintf_r+0x32>
 80110a4:	690b      	ldr	r3, [r1, #16]
 80110a6:	b963      	cbnz	r3, 80110c2 <_svfiprintf_r+0x32>
 80110a8:	2140      	movs	r1, #64	; 0x40
 80110aa:	f7ff ff3b 	bl	8010f24 <_malloc_r>
 80110ae:	6028      	str	r0, [r5, #0]
 80110b0:	6128      	str	r0, [r5, #16]
 80110b2:	b920      	cbnz	r0, 80110be <_svfiprintf_r+0x2e>
 80110b4:	230c      	movs	r3, #12
 80110b6:	603b      	str	r3, [r7, #0]
 80110b8:	f04f 30ff 	mov.w	r0, #4294967295
 80110bc:	e0d1      	b.n	8011262 <_svfiprintf_r+0x1d2>
 80110be:	2340      	movs	r3, #64	; 0x40
 80110c0:	616b      	str	r3, [r5, #20]
 80110c2:	2300      	movs	r3, #0
 80110c4:	9309      	str	r3, [sp, #36]	; 0x24
 80110c6:	2320      	movs	r3, #32
 80110c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80110cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80110d0:	2330      	movs	r3, #48	; 0x30
 80110d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801127c <_svfiprintf_r+0x1ec>
 80110d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80110da:	f04f 0901 	mov.w	r9, #1
 80110de:	4623      	mov	r3, r4
 80110e0:	469a      	mov	sl, r3
 80110e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110e6:	b10a      	cbz	r2, 80110ec <_svfiprintf_r+0x5c>
 80110e8:	2a25      	cmp	r2, #37	; 0x25
 80110ea:	d1f9      	bne.n	80110e0 <_svfiprintf_r+0x50>
 80110ec:	ebba 0b04 	subs.w	fp, sl, r4
 80110f0:	d00b      	beq.n	801110a <_svfiprintf_r+0x7a>
 80110f2:	465b      	mov	r3, fp
 80110f4:	4622      	mov	r2, r4
 80110f6:	4629      	mov	r1, r5
 80110f8:	4638      	mov	r0, r7
 80110fa:	f7ff ff6d 	bl	8010fd8 <__ssputs_r>
 80110fe:	3001      	adds	r0, #1
 8011100:	f000 80aa 	beq.w	8011258 <_svfiprintf_r+0x1c8>
 8011104:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011106:	445a      	add	r2, fp
 8011108:	9209      	str	r2, [sp, #36]	; 0x24
 801110a:	f89a 3000 	ldrb.w	r3, [sl]
 801110e:	2b00      	cmp	r3, #0
 8011110:	f000 80a2 	beq.w	8011258 <_svfiprintf_r+0x1c8>
 8011114:	2300      	movs	r3, #0
 8011116:	f04f 32ff 	mov.w	r2, #4294967295
 801111a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801111e:	f10a 0a01 	add.w	sl, sl, #1
 8011122:	9304      	str	r3, [sp, #16]
 8011124:	9307      	str	r3, [sp, #28]
 8011126:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801112a:	931a      	str	r3, [sp, #104]	; 0x68
 801112c:	4654      	mov	r4, sl
 801112e:	2205      	movs	r2, #5
 8011130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011134:	4851      	ldr	r0, [pc, #324]	; (801127c <_svfiprintf_r+0x1ec>)
 8011136:	f7ef f87b 	bl	8000230 <memchr>
 801113a:	9a04      	ldr	r2, [sp, #16]
 801113c:	b9d8      	cbnz	r0, 8011176 <_svfiprintf_r+0xe6>
 801113e:	06d0      	lsls	r0, r2, #27
 8011140:	bf44      	itt	mi
 8011142:	2320      	movmi	r3, #32
 8011144:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011148:	0711      	lsls	r1, r2, #28
 801114a:	bf44      	itt	mi
 801114c:	232b      	movmi	r3, #43	; 0x2b
 801114e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011152:	f89a 3000 	ldrb.w	r3, [sl]
 8011156:	2b2a      	cmp	r3, #42	; 0x2a
 8011158:	d015      	beq.n	8011186 <_svfiprintf_r+0xf6>
 801115a:	9a07      	ldr	r2, [sp, #28]
 801115c:	4654      	mov	r4, sl
 801115e:	2000      	movs	r0, #0
 8011160:	f04f 0c0a 	mov.w	ip, #10
 8011164:	4621      	mov	r1, r4
 8011166:	f811 3b01 	ldrb.w	r3, [r1], #1
 801116a:	3b30      	subs	r3, #48	; 0x30
 801116c:	2b09      	cmp	r3, #9
 801116e:	d94e      	bls.n	801120e <_svfiprintf_r+0x17e>
 8011170:	b1b0      	cbz	r0, 80111a0 <_svfiprintf_r+0x110>
 8011172:	9207      	str	r2, [sp, #28]
 8011174:	e014      	b.n	80111a0 <_svfiprintf_r+0x110>
 8011176:	eba0 0308 	sub.w	r3, r0, r8
 801117a:	fa09 f303 	lsl.w	r3, r9, r3
 801117e:	4313      	orrs	r3, r2
 8011180:	9304      	str	r3, [sp, #16]
 8011182:	46a2      	mov	sl, r4
 8011184:	e7d2      	b.n	801112c <_svfiprintf_r+0x9c>
 8011186:	9b03      	ldr	r3, [sp, #12]
 8011188:	1d19      	adds	r1, r3, #4
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	9103      	str	r1, [sp, #12]
 801118e:	2b00      	cmp	r3, #0
 8011190:	bfbb      	ittet	lt
 8011192:	425b      	neglt	r3, r3
 8011194:	f042 0202 	orrlt.w	r2, r2, #2
 8011198:	9307      	strge	r3, [sp, #28]
 801119a:	9307      	strlt	r3, [sp, #28]
 801119c:	bfb8      	it	lt
 801119e:	9204      	strlt	r2, [sp, #16]
 80111a0:	7823      	ldrb	r3, [r4, #0]
 80111a2:	2b2e      	cmp	r3, #46	; 0x2e
 80111a4:	d10c      	bne.n	80111c0 <_svfiprintf_r+0x130>
 80111a6:	7863      	ldrb	r3, [r4, #1]
 80111a8:	2b2a      	cmp	r3, #42	; 0x2a
 80111aa:	d135      	bne.n	8011218 <_svfiprintf_r+0x188>
 80111ac:	9b03      	ldr	r3, [sp, #12]
 80111ae:	1d1a      	adds	r2, r3, #4
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	9203      	str	r2, [sp, #12]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	bfb8      	it	lt
 80111b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80111bc:	3402      	adds	r4, #2
 80111be:	9305      	str	r3, [sp, #20]
 80111c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801128c <_svfiprintf_r+0x1fc>
 80111c4:	7821      	ldrb	r1, [r4, #0]
 80111c6:	2203      	movs	r2, #3
 80111c8:	4650      	mov	r0, sl
 80111ca:	f7ef f831 	bl	8000230 <memchr>
 80111ce:	b140      	cbz	r0, 80111e2 <_svfiprintf_r+0x152>
 80111d0:	2340      	movs	r3, #64	; 0x40
 80111d2:	eba0 000a 	sub.w	r0, r0, sl
 80111d6:	fa03 f000 	lsl.w	r0, r3, r0
 80111da:	9b04      	ldr	r3, [sp, #16]
 80111dc:	4303      	orrs	r3, r0
 80111de:	3401      	adds	r4, #1
 80111e0:	9304      	str	r3, [sp, #16]
 80111e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111e6:	4826      	ldr	r0, [pc, #152]	; (8011280 <_svfiprintf_r+0x1f0>)
 80111e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80111ec:	2206      	movs	r2, #6
 80111ee:	f7ef f81f 	bl	8000230 <memchr>
 80111f2:	2800      	cmp	r0, #0
 80111f4:	d038      	beq.n	8011268 <_svfiprintf_r+0x1d8>
 80111f6:	4b23      	ldr	r3, [pc, #140]	; (8011284 <_svfiprintf_r+0x1f4>)
 80111f8:	bb1b      	cbnz	r3, 8011242 <_svfiprintf_r+0x1b2>
 80111fa:	9b03      	ldr	r3, [sp, #12]
 80111fc:	3307      	adds	r3, #7
 80111fe:	f023 0307 	bic.w	r3, r3, #7
 8011202:	3308      	adds	r3, #8
 8011204:	9303      	str	r3, [sp, #12]
 8011206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011208:	4433      	add	r3, r6
 801120a:	9309      	str	r3, [sp, #36]	; 0x24
 801120c:	e767      	b.n	80110de <_svfiprintf_r+0x4e>
 801120e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011212:	460c      	mov	r4, r1
 8011214:	2001      	movs	r0, #1
 8011216:	e7a5      	b.n	8011164 <_svfiprintf_r+0xd4>
 8011218:	2300      	movs	r3, #0
 801121a:	3401      	adds	r4, #1
 801121c:	9305      	str	r3, [sp, #20]
 801121e:	4619      	mov	r1, r3
 8011220:	f04f 0c0a 	mov.w	ip, #10
 8011224:	4620      	mov	r0, r4
 8011226:	f810 2b01 	ldrb.w	r2, [r0], #1
 801122a:	3a30      	subs	r2, #48	; 0x30
 801122c:	2a09      	cmp	r2, #9
 801122e:	d903      	bls.n	8011238 <_svfiprintf_r+0x1a8>
 8011230:	2b00      	cmp	r3, #0
 8011232:	d0c5      	beq.n	80111c0 <_svfiprintf_r+0x130>
 8011234:	9105      	str	r1, [sp, #20]
 8011236:	e7c3      	b.n	80111c0 <_svfiprintf_r+0x130>
 8011238:	fb0c 2101 	mla	r1, ip, r1, r2
 801123c:	4604      	mov	r4, r0
 801123e:	2301      	movs	r3, #1
 8011240:	e7f0      	b.n	8011224 <_svfiprintf_r+0x194>
 8011242:	ab03      	add	r3, sp, #12
 8011244:	9300      	str	r3, [sp, #0]
 8011246:	462a      	mov	r2, r5
 8011248:	4b0f      	ldr	r3, [pc, #60]	; (8011288 <_svfiprintf_r+0x1f8>)
 801124a:	a904      	add	r1, sp, #16
 801124c:	4638      	mov	r0, r7
 801124e:	f7fe f81d 	bl	800f28c <_printf_float>
 8011252:	1c42      	adds	r2, r0, #1
 8011254:	4606      	mov	r6, r0
 8011256:	d1d6      	bne.n	8011206 <_svfiprintf_r+0x176>
 8011258:	89ab      	ldrh	r3, [r5, #12]
 801125a:	065b      	lsls	r3, r3, #25
 801125c:	f53f af2c 	bmi.w	80110b8 <_svfiprintf_r+0x28>
 8011260:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011262:	b01d      	add	sp, #116	; 0x74
 8011264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011268:	ab03      	add	r3, sp, #12
 801126a:	9300      	str	r3, [sp, #0]
 801126c:	462a      	mov	r2, r5
 801126e:	4b06      	ldr	r3, [pc, #24]	; (8011288 <_svfiprintf_r+0x1f8>)
 8011270:	a904      	add	r1, sp, #16
 8011272:	4638      	mov	r0, r7
 8011274:	f7fe faa2 	bl	800f7bc <_printf_i>
 8011278:	e7eb      	b.n	8011252 <_svfiprintf_r+0x1c2>
 801127a:	bf00      	nop
 801127c:	080139e4 	.word	0x080139e4
 8011280:	080139ee 	.word	0x080139ee
 8011284:	0800f28d 	.word	0x0800f28d
 8011288:	08010fd9 	.word	0x08010fd9
 801128c:	080139ea 	.word	0x080139ea

08011290 <_sbrk_r>:
 8011290:	b538      	push	{r3, r4, r5, lr}
 8011292:	4d06      	ldr	r5, [pc, #24]	; (80112ac <_sbrk_r+0x1c>)
 8011294:	2300      	movs	r3, #0
 8011296:	4604      	mov	r4, r0
 8011298:	4608      	mov	r0, r1
 801129a:	602b      	str	r3, [r5, #0]
 801129c:	f7f1 fe32 	bl	8002f04 <_sbrk>
 80112a0:	1c43      	adds	r3, r0, #1
 80112a2:	d102      	bne.n	80112aa <_sbrk_r+0x1a>
 80112a4:	682b      	ldr	r3, [r5, #0]
 80112a6:	b103      	cbz	r3, 80112aa <_sbrk_r+0x1a>
 80112a8:	6023      	str	r3, [r4, #0]
 80112aa:	bd38      	pop	{r3, r4, r5, pc}
 80112ac:	2000594c 	.word	0x2000594c

080112b0 <__assert_func>:
 80112b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80112b2:	4614      	mov	r4, r2
 80112b4:	461a      	mov	r2, r3
 80112b6:	4b09      	ldr	r3, [pc, #36]	; (80112dc <__assert_func+0x2c>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4605      	mov	r5, r0
 80112bc:	68d8      	ldr	r0, [r3, #12]
 80112be:	b14c      	cbz	r4, 80112d4 <__assert_func+0x24>
 80112c0:	4b07      	ldr	r3, [pc, #28]	; (80112e0 <__assert_func+0x30>)
 80112c2:	9100      	str	r1, [sp, #0]
 80112c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112c8:	4906      	ldr	r1, [pc, #24]	; (80112e4 <__assert_func+0x34>)
 80112ca:	462b      	mov	r3, r5
 80112cc:	f000 f80e 	bl	80112ec <fiprintf>
 80112d0:	f000 faa2 	bl	8011818 <abort>
 80112d4:	4b04      	ldr	r3, [pc, #16]	; (80112e8 <__assert_func+0x38>)
 80112d6:	461c      	mov	r4, r3
 80112d8:	e7f3      	b.n	80112c2 <__assert_func+0x12>
 80112da:	bf00      	nop
 80112dc:	20000200 	.word	0x20000200
 80112e0:	080139f5 	.word	0x080139f5
 80112e4:	08013a02 	.word	0x08013a02
 80112e8:	08013a30 	.word	0x08013a30

080112ec <fiprintf>:
 80112ec:	b40e      	push	{r1, r2, r3}
 80112ee:	b503      	push	{r0, r1, lr}
 80112f0:	4601      	mov	r1, r0
 80112f2:	ab03      	add	r3, sp, #12
 80112f4:	4805      	ldr	r0, [pc, #20]	; (801130c <fiprintf+0x20>)
 80112f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80112fa:	6800      	ldr	r0, [r0, #0]
 80112fc:	9301      	str	r3, [sp, #4]
 80112fe:	f000 f88d 	bl	801141c <_vfiprintf_r>
 8011302:	b002      	add	sp, #8
 8011304:	f85d eb04 	ldr.w	lr, [sp], #4
 8011308:	b003      	add	sp, #12
 801130a:	4770      	bx	lr
 801130c:	20000200 	.word	0x20000200

08011310 <__ascii_mbtowc>:
 8011310:	b082      	sub	sp, #8
 8011312:	b901      	cbnz	r1, 8011316 <__ascii_mbtowc+0x6>
 8011314:	a901      	add	r1, sp, #4
 8011316:	b142      	cbz	r2, 801132a <__ascii_mbtowc+0x1a>
 8011318:	b14b      	cbz	r3, 801132e <__ascii_mbtowc+0x1e>
 801131a:	7813      	ldrb	r3, [r2, #0]
 801131c:	600b      	str	r3, [r1, #0]
 801131e:	7812      	ldrb	r2, [r2, #0]
 8011320:	1e10      	subs	r0, r2, #0
 8011322:	bf18      	it	ne
 8011324:	2001      	movne	r0, #1
 8011326:	b002      	add	sp, #8
 8011328:	4770      	bx	lr
 801132a:	4610      	mov	r0, r2
 801132c:	e7fb      	b.n	8011326 <__ascii_mbtowc+0x16>
 801132e:	f06f 0001 	mvn.w	r0, #1
 8011332:	e7f8      	b.n	8011326 <__ascii_mbtowc+0x16>

08011334 <memmove>:
 8011334:	4288      	cmp	r0, r1
 8011336:	b510      	push	{r4, lr}
 8011338:	eb01 0402 	add.w	r4, r1, r2
 801133c:	d902      	bls.n	8011344 <memmove+0x10>
 801133e:	4284      	cmp	r4, r0
 8011340:	4623      	mov	r3, r4
 8011342:	d807      	bhi.n	8011354 <memmove+0x20>
 8011344:	1e43      	subs	r3, r0, #1
 8011346:	42a1      	cmp	r1, r4
 8011348:	d008      	beq.n	801135c <memmove+0x28>
 801134a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801134e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011352:	e7f8      	b.n	8011346 <memmove+0x12>
 8011354:	4402      	add	r2, r0
 8011356:	4601      	mov	r1, r0
 8011358:	428a      	cmp	r2, r1
 801135a:	d100      	bne.n	801135e <memmove+0x2a>
 801135c:	bd10      	pop	{r4, pc}
 801135e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011366:	e7f7      	b.n	8011358 <memmove+0x24>

08011368 <__malloc_lock>:
 8011368:	4801      	ldr	r0, [pc, #4]	; (8011370 <__malloc_lock+0x8>)
 801136a:	f000 bc15 	b.w	8011b98 <__retarget_lock_acquire_recursive>
 801136e:	bf00      	nop
 8011370:	20005954 	.word	0x20005954

08011374 <__malloc_unlock>:
 8011374:	4801      	ldr	r0, [pc, #4]	; (801137c <__malloc_unlock+0x8>)
 8011376:	f000 bc10 	b.w	8011b9a <__retarget_lock_release_recursive>
 801137a:	bf00      	nop
 801137c:	20005954 	.word	0x20005954

08011380 <_realloc_r>:
 8011380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011382:	4607      	mov	r7, r0
 8011384:	4614      	mov	r4, r2
 8011386:	460e      	mov	r6, r1
 8011388:	b921      	cbnz	r1, 8011394 <_realloc_r+0x14>
 801138a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801138e:	4611      	mov	r1, r2
 8011390:	f7ff bdc8 	b.w	8010f24 <_malloc_r>
 8011394:	b922      	cbnz	r2, 80113a0 <_realloc_r+0x20>
 8011396:	f7ff fd77 	bl	8010e88 <_free_r>
 801139a:	4625      	mov	r5, r4
 801139c:	4628      	mov	r0, r5
 801139e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113a0:	f000 fc60 	bl	8011c64 <_malloc_usable_size_r>
 80113a4:	42a0      	cmp	r0, r4
 80113a6:	d20f      	bcs.n	80113c8 <_realloc_r+0x48>
 80113a8:	4621      	mov	r1, r4
 80113aa:	4638      	mov	r0, r7
 80113ac:	f7ff fdba 	bl	8010f24 <_malloc_r>
 80113b0:	4605      	mov	r5, r0
 80113b2:	2800      	cmp	r0, #0
 80113b4:	d0f2      	beq.n	801139c <_realloc_r+0x1c>
 80113b6:	4631      	mov	r1, r6
 80113b8:	4622      	mov	r2, r4
 80113ba:	f7ff f9cb 	bl	8010754 <memcpy>
 80113be:	4631      	mov	r1, r6
 80113c0:	4638      	mov	r0, r7
 80113c2:	f7ff fd61 	bl	8010e88 <_free_r>
 80113c6:	e7e9      	b.n	801139c <_realloc_r+0x1c>
 80113c8:	4635      	mov	r5, r6
 80113ca:	e7e7      	b.n	801139c <_realloc_r+0x1c>

080113cc <__sfputc_r>:
 80113cc:	6893      	ldr	r3, [r2, #8]
 80113ce:	3b01      	subs	r3, #1
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	b410      	push	{r4}
 80113d4:	6093      	str	r3, [r2, #8]
 80113d6:	da07      	bge.n	80113e8 <__sfputc_r+0x1c>
 80113d8:	6994      	ldr	r4, [r2, #24]
 80113da:	42a3      	cmp	r3, r4
 80113dc:	db01      	blt.n	80113e2 <__sfputc_r+0x16>
 80113de:	290a      	cmp	r1, #10
 80113e0:	d102      	bne.n	80113e8 <__sfputc_r+0x1c>
 80113e2:	bc10      	pop	{r4}
 80113e4:	f000 b94a 	b.w	801167c <__swbuf_r>
 80113e8:	6813      	ldr	r3, [r2, #0]
 80113ea:	1c58      	adds	r0, r3, #1
 80113ec:	6010      	str	r0, [r2, #0]
 80113ee:	7019      	strb	r1, [r3, #0]
 80113f0:	4608      	mov	r0, r1
 80113f2:	bc10      	pop	{r4}
 80113f4:	4770      	bx	lr

080113f6 <__sfputs_r>:
 80113f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113f8:	4606      	mov	r6, r0
 80113fa:	460f      	mov	r7, r1
 80113fc:	4614      	mov	r4, r2
 80113fe:	18d5      	adds	r5, r2, r3
 8011400:	42ac      	cmp	r4, r5
 8011402:	d101      	bne.n	8011408 <__sfputs_r+0x12>
 8011404:	2000      	movs	r0, #0
 8011406:	e007      	b.n	8011418 <__sfputs_r+0x22>
 8011408:	f814 1b01 	ldrb.w	r1, [r4], #1
 801140c:	463a      	mov	r2, r7
 801140e:	4630      	mov	r0, r6
 8011410:	f7ff ffdc 	bl	80113cc <__sfputc_r>
 8011414:	1c43      	adds	r3, r0, #1
 8011416:	d1f3      	bne.n	8011400 <__sfputs_r+0xa>
 8011418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801141c <_vfiprintf_r>:
 801141c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011420:	460d      	mov	r5, r1
 8011422:	b09d      	sub	sp, #116	; 0x74
 8011424:	4614      	mov	r4, r2
 8011426:	4698      	mov	r8, r3
 8011428:	4606      	mov	r6, r0
 801142a:	b118      	cbz	r0, 8011434 <_vfiprintf_r+0x18>
 801142c:	6983      	ldr	r3, [r0, #24]
 801142e:	b90b      	cbnz	r3, 8011434 <_vfiprintf_r+0x18>
 8011430:	f000 fb14 	bl	8011a5c <__sinit>
 8011434:	4b89      	ldr	r3, [pc, #548]	; (801165c <_vfiprintf_r+0x240>)
 8011436:	429d      	cmp	r5, r3
 8011438:	d11b      	bne.n	8011472 <_vfiprintf_r+0x56>
 801143a:	6875      	ldr	r5, [r6, #4]
 801143c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801143e:	07d9      	lsls	r1, r3, #31
 8011440:	d405      	bmi.n	801144e <_vfiprintf_r+0x32>
 8011442:	89ab      	ldrh	r3, [r5, #12]
 8011444:	059a      	lsls	r2, r3, #22
 8011446:	d402      	bmi.n	801144e <_vfiprintf_r+0x32>
 8011448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801144a:	f000 fba5 	bl	8011b98 <__retarget_lock_acquire_recursive>
 801144e:	89ab      	ldrh	r3, [r5, #12]
 8011450:	071b      	lsls	r3, r3, #28
 8011452:	d501      	bpl.n	8011458 <_vfiprintf_r+0x3c>
 8011454:	692b      	ldr	r3, [r5, #16]
 8011456:	b9eb      	cbnz	r3, 8011494 <_vfiprintf_r+0x78>
 8011458:	4629      	mov	r1, r5
 801145a:	4630      	mov	r0, r6
 801145c:	f000 f96e 	bl	801173c <__swsetup_r>
 8011460:	b1c0      	cbz	r0, 8011494 <_vfiprintf_r+0x78>
 8011462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011464:	07dc      	lsls	r4, r3, #31
 8011466:	d50e      	bpl.n	8011486 <_vfiprintf_r+0x6a>
 8011468:	f04f 30ff 	mov.w	r0, #4294967295
 801146c:	b01d      	add	sp, #116	; 0x74
 801146e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011472:	4b7b      	ldr	r3, [pc, #492]	; (8011660 <_vfiprintf_r+0x244>)
 8011474:	429d      	cmp	r5, r3
 8011476:	d101      	bne.n	801147c <_vfiprintf_r+0x60>
 8011478:	68b5      	ldr	r5, [r6, #8]
 801147a:	e7df      	b.n	801143c <_vfiprintf_r+0x20>
 801147c:	4b79      	ldr	r3, [pc, #484]	; (8011664 <_vfiprintf_r+0x248>)
 801147e:	429d      	cmp	r5, r3
 8011480:	bf08      	it	eq
 8011482:	68f5      	ldreq	r5, [r6, #12]
 8011484:	e7da      	b.n	801143c <_vfiprintf_r+0x20>
 8011486:	89ab      	ldrh	r3, [r5, #12]
 8011488:	0598      	lsls	r0, r3, #22
 801148a:	d4ed      	bmi.n	8011468 <_vfiprintf_r+0x4c>
 801148c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801148e:	f000 fb84 	bl	8011b9a <__retarget_lock_release_recursive>
 8011492:	e7e9      	b.n	8011468 <_vfiprintf_r+0x4c>
 8011494:	2300      	movs	r3, #0
 8011496:	9309      	str	r3, [sp, #36]	; 0x24
 8011498:	2320      	movs	r3, #32
 801149a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801149e:	f8cd 800c 	str.w	r8, [sp, #12]
 80114a2:	2330      	movs	r3, #48	; 0x30
 80114a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011668 <_vfiprintf_r+0x24c>
 80114a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114ac:	f04f 0901 	mov.w	r9, #1
 80114b0:	4623      	mov	r3, r4
 80114b2:	469a      	mov	sl, r3
 80114b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80114b8:	b10a      	cbz	r2, 80114be <_vfiprintf_r+0xa2>
 80114ba:	2a25      	cmp	r2, #37	; 0x25
 80114bc:	d1f9      	bne.n	80114b2 <_vfiprintf_r+0x96>
 80114be:	ebba 0b04 	subs.w	fp, sl, r4
 80114c2:	d00b      	beq.n	80114dc <_vfiprintf_r+0xc0>
 80114c4:	465b      	mov	r3, fp
 80114c6:	4622      	mov	r2, r4
 80114c8:	4629      	mov	r1, r5
 80114ca:	4630      	mov	r0, r6
 80114cc:	f7ff ff93 	bl	80113f6 <__sfputs_r>
 80114d0:	3001      	adds	r0, #1
 80114d2:	f000 80aa 	beq.w	801162a <_vfiprintf_r+0x20e>
 80114d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114d8:	445a      	add	r2, fp
 80114da:	9209      	str	r2, [sp, #36]	; 0x24
 80114dc:	f89a 3000 	ldrb.w	r3, [sl]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	f000 80a2 	beq.w	801162a <_vfiprintf_r+0x20e>
 80114e6:	2300      	movs	r3, #0
 80114e8:	f04f 32ff 	mov.w	r2, #4294967295
 80114ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80114f0:	f10a 0a01 	add.w	sl, sl, #1
 80114f4:	9304      	str	r3, [sp, #16]
 80114f6:	9307      	str	r3, [sp, #28]
 80114f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80114fc:	931a      	str	r3, [sp, #104]	; 0x68
 80114fe:	4654      	mov	r4, sl
 8011500:	2205      	movs	r2, #5
 8011502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011506:	4858      	ldr	r0, [pc, #352]	; (8011668 <_vfiprintf_r+0x24c>)
 8011508:	f7ee fe92 	bl	8000230 <memchr>
 801150c:	9a04      	ldr	r2, [sp, #16]
 801150e:	b9d8      	cbnz	r0, 8011548 <_vfiprintf_r+0x12c>
 8011510:	06d1      	lsls	r1, r2, #27
 8011512:	bf44      	itt	mi
 8011514:	2320      	movmi	r3, #32
 8011516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801151a:	0713      	lsls	r3, r2, #28
 801151c:	bf44      	itt	mi
 801151e:	232b      	movmi	r3, #43	; 0x2b
 8011520:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011524:	f89a 3000 	ldrb.w	r3, [sl]
 8011528:	2b2a      	cmp	r3, #42	; 0x2a
 801152a:	d015      	beq.n	8011558 <_vfiprintf_r+0x13c>
 801152c:	9a07      	ldr	r2, [sp, #28]
 801152e:	4654      	mov	r4, sl
 8011530:	2000      	movs	r0, #0
 8011532:	f04f 0c0a 	mov.w	ip, #10
 8011536:	4621      	mov	r1, r4
 8011538:	f811 3b01 	ldrb.w	r3, [r1], #1
 801153c:	3b30      	subs	r3, #48	; 0x30
 801153e:	2b09      	cmp	r3, #9
 8011540:	d94e      	bls.n	80115e0 <_vfiprintf_r+0x1c4>
 8011542:	b1b0      	cbz	r0, 8011572 <_vfiprintf_r+0x156>
 8011544:	9207      	str	r2, [sp, #28]
 8011546:	e014      	b.n	8011572 <_vfiprintf_r+0x156>
 8011548:	eba0 0308 	sub.w	r3, r0, r8
 801154c:	fa09 f303 	lsl.w	r3, r9, r3
 8011550:	4313      	orrs	r3, r2
 8011552:	9304      	str	r3, [sp, #16]
 8011554:	46a2      	mov	sl, r4
 8011556:	e7d2      	b.n	80114fe <_vfiprintf_r+0xe2>
 8011558:	9b03      	ldr	r3, [sp, #12]
 801155a:	1d19      	adds	r1, r3, #4
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	9103      	str	r1, [sp, #12]
 8011560:	2b00      	cmp	r3, #0
 8011562:	bfbb      	ittet	lt
 8011564:	425b      	neglt	r3, r3
 8011566:	f042 0202 	orrlt.w	r2, r2, #2
 801156a:	9307      	strge	r3, [sp, #28]
 801156c:	9307      	strlt	r3, [sp, #28]
 801156e:	bfb8      	it	lt
 8011570:	9204      	strlt	r2, [sp, #16]
 8011572:	7823      	ldrb	r3, [r4, #0]
 8011574:	2b2e      	cmp	r3, #46	; 0x2e
 8011576:	d10c      	bne.n	8011592 <_vfiprintf_r+0x176>
 8011578:	7863      	ldrb	r3, [r4, #1]
 801157a:	2b2a      	cmp	r3, #42	; 0x2a
 801157c:	d135      	bne.n	80115ea <_vfiprintf_r+0x1ce>
 801157e:	9b03      	ldr	r3, [sp, #12]
 8011580:	1d1a      	adds	r2, r3, #4
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	9203      	str	r2, [sp, #12]
 8011586:	2b00      	cmp	r3, #0
 8011588:	bfb8      	it	lt
 801158a:	f04f 33ff 	movlt.w	r3, #4294967295
 801158e:	3402      	adds	r4, #2
 8011590:	9305      	str	r3, [sp, #20]
 8011592:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011678 <_vfiprintf_r+0x25c>
 8011596:	7821      	ldrb	r1, [r4, #0]
 8011598:	2203      	movs	r2, #3
 801159a:	4650      	mov	r0, sl
 801159c:	f7ee fe48 	bl	8000230 <memchr>
 80115a0:	b140      	cbz	r0, 80115b4 <_vfiprintf_r+0x198>
 80115a2:	2340      	movs	r3, #64	; 0x40
 80115a4:	eba0 000a 	sub.w	r0, r0, sl
 80115a8:	fa03 f000 	lsl.w	r0, r3, r0
 80115ac:	9b04      	ldr	r3, [sp, #16]
 80115ae:	4303      	orrs	r3, r0
 80115b0:	3401      	adds	r4, #1
 80115b2:	9304      	str	r3, [sp, #16]
 80115b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115b8:	482c      	ldr	r0, [pc, #176]	; (801166c <_vfiprintf_r+0x250>)
 80115ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80115be:	2206      	movs	r2, #6
 80115c0:	f7ee fe36 	bl	8000230 <memchr>
 80115c4:	2800      	cmp	r0, #0
 80115c6:	d03f      	beq.n	8011648 <_vfiprintf_r+0x22c>
 80115c8:	4b29      	ldr	r3, [pc, #164]	; (8011670 <_vfiprintf_r+0x254>)
 80115ca:	bb1b      	cbnz	r3, 8011614 <_vfiprintf_r+0x1f8>
 80115cc:	9b03      	ldr	r3, [sp, #12]
 80115ce:	3307      	adds	r3, #7
 80115d0:	f023 0307 	bic.w	r3, r3, #7
 80115d4:	3308      	adds	r3, #8
 80115d6:	9303      	str	r3, [sp, #12]
 80115d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115da:	443b      	add	r3, r7
 80115dc:	9309      	str	r3, [sp, #36]	; 0x24
 80115de:	e767      	b.n	80114b0 <_vfiprintf_r+0x94>
 80115e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80115e4:	460c      	mov	r4, r1
 80115e6:	2001      	movs	r0, #1
 80115e8:	e7a5      	b.n	8011536 <_vfiprintf_r+0x11a>
 80115ea:	2300      	movs	r3, #0
 80115ec:	3401      	adds	r4, #1
 80115ee:	9305      	str	r3, [sp, #20]
 80115f0:	4619      	mov	r1, r3
 80115f2:	f04f 0c0a 	mov.w	ip, #10
 80115f6:	4620      	mov	r0, r4
 80115f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80115fc:	3a30      	subs	r2, #48	; 0x30
 80115fe:	2a09      	cmp	r2, #9
 8011600:	d903      	bls.n	801160a <_vfiprintf_r+0x1ee>
 8011602:	2b00      	cmp	r3, #0
 8011604:	d0c5      	beq.n	8011592 <_vfiprintf_r+0x176>
 8011606:	9105      	str	r1, [sp, #20]
 8011608:	e7c3      	b.n	8011592 <_vfiprintf_r+0x176>
 801160a:	fb0c 2101 	mla	r1, ip, r1, r2
 801160e:	4604      	mov	r4, r0
 8011610:	2301      	movs	r3, #1
 8011612:	e7f0      	b.n	80115f6 <_vfiprintf_r+0x1da>
 8011614:	ab03      	add	r3, sp, #12
 8011616:	9300      	str	r3, [sp, #0]
 8011618:	462a      	mov	r2, r5
 801161a:	4b16      	ldr	r3, [pc, #88]	; (8011674 <_vfiprintf_r+0x258>)
 801161c:	a904      	add	r1, sp, #16
 801161e:	4630      	mov	r0, r6
 8011620:	f7fd fe34 	bl	800f28c <_printf_float>
 8011624:	4607      	mov	r7, r0
 8011626:	1c78      	adds	r0, r7, #1
 8011628:	d1d6      	bne.n	80115d8 <_vfiprintf_r+0x1bc>
 801162a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801162c:	07d9      	lsls	r1, r3, #31
 801162e:	d405      	bmi.n	801163c <_vfiprintf_r+0x220>
 8011630:	89ab      	ldrh	r3, [r5, #12]
 8011632:	059a      	lsls	r2, r3, #22
 8011634:	d402      	bmi.n	801163c <_vfiprintf_r+0x220>
 8011636:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011638:	f000 faaf 	bl	8011b9a <__retarget_lock_release_recursive>
 801163c:	89ab      	ldrh	r3, [r5, #12]
 801163e:	065b      	lsls	r3, r3, #25
 8011640:	f53f af12 	bmi.w	8011468 <_vfiprintf_r+0x4c>
 8011644:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011646:	e711      	b.n	801146c <_vfiprintf_r+0x50>
 8011648:	ab03      	add	r3, sp, #12
 801164a:	9300      	str	r3, [sp, #0]
 801164c:	462a      	mov	r2, r5
 801164e:	4b09      	ldr	r3, [pc, #36]	; (8011674 <_vfiprintf_r+0x258>)
 8011650:	a904      	add	r1, sp, #16
 8011652:	4630      	mov	r0, r6
 8011654:	f7fe f8b2 	bl	800f7bc <_printf_i>
 8011658:	e7e4      	b.n	8011624 <_vfiprintf_r+0x208>
 801165a:	bf00      	nop
 801165c:	08013b5c 	.word	0x08013b5c
 8011660:	08013b7c 	.word	0x08013b7c
 8011664:	08013b3c 	.word	0x08013b3c
 8011668:	080139e4 	.word	0x080139e4
 801166c:	080139ee 	.word	0x080139ee
 8011670:	0800f28d 	.word	0x0800f28d
 8011674:	080113f7 	.word	0x080113f7
 8011678:	080139ea 	.word	0x080139ea

0801167c <__swbuf_r>:
 801167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801167e:	460e      	mov	r6, r1
 8011680:	4614      	mov	r4, r2
 8011682:	4605      	mov	r5, r0
 8011684:	b118      	cbz	r0, 801168e <__swbuf_r+0x12>
 8011686:	6983      	ldr	r3, [r0, #24]
 8011688:	b90b      	cbnz	r3, 801168e <__swbuf_r+0x12>
 801168a:	f000 f9e7 	bl	8011a5c <__sinit>
 801168e:	4b21      	ldr	r3, [pc, #132]	; (8011714 <__swbuf_r+0x98>)
 8011690:	429c      	cmp	r4, r3
 8011692:	d12b      	bne.n	80116ec <__swbuf_r+0x70>
 8011694:	686c      	ldr	r4, [r5, #4]
 8011696:	69a3      	ldr	r3, [r4, #24]
 8011698:	60a3      	str	r3, [r4, #8]
 801169a:	89a3      	ldrh	r3, [r4, #12]
 801169c:	071a      	lsls	r2, r3, #28
 801169e:	d52f      	bpl.n	8011700 <__swbuf_r+0x84>
 80116a0:	6923      	ldr	r3, [r4, #16]
 80116a2:	b36b      	cbz	r3, 8011700 <__swbuf_r+0x84>
 80116a4:	6923      	ldr	r3, [r4, #16]
 80116a6:	6820      	ldr	r0, [r4, #0]
 80116a8:	1ac0      	subs	r0, r0, r3
 80116aa:	6963      	ldr	r3, [r4, #20]
 80116ac:	b2f6      	uxtb	r6, r6
 80116ae:	4283      	cmp	r3, r0
 80116b0:	4637      	mov	r7, r6
 80116b2:	dc04      	bgt.n	80116be <__swbuf_r+0x42>
 80116b4:	4621      	mov	r1, r4
 80116b6:	4628      	mov	r0, r5
 80116b8:	f000 f93c 	bl	8011934 <_fflush_r>
 80116bc:	bb30      	cbnz	r0, 801170c <__swbuf_r+0x90>
 80116be:	68a3      	ldr	r3, [r4, #8]
 80116c0:	3b01      	subs	r3, #1
 80116c2:	60a3      	str	r3, [r4, #8]
 80116c4:	6823      	ldr	r3, [r4, #0]
 80116c6:	1c5a      	adds	r2, r3, #1
 80116c8:	6022      	str	r2, [r4, #0]
 80116ca:	701e      	strb	r6, [r3, #0]
 80116cc:	6963      	ldr	r3, [r4, #20]
 80116ce:	3001      	adds	r0, #1
 80116d0:	4283      	cmp	r3, r0
 80116d2:	d004      	beq.n	80116de <__swbuf_r+0x62>
 80116d4:	89a3      	ldrh	r3, [r4, #12]
 80116d6:	07db      	lsls	r3, r3, #31
 80116d8:	d506      	bpl.n	80116e8 <__swbuf_r+0x6c>
 80116da:	2e0a      	cmp	r6, #10
 80116dc:	d104      	bne.n	80116e8 <__swbuf_r+0x6c>
 80116de:	4621      	mov	r1, r4
 80116e0:	4628      	mov	r0, r5
 80116e2:	f000 f927 	bl	8011934 <_fflush_r>
 80116e6:	b988      	cbnz	r0, 801170c <__swbuf_r+0x90>
 80116e8:	4638      	mov	r0, r7
 80116ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116ec:	4b0a      	ldr	r3, [pc, #40]	; (8011718 <__swbuf_r+0x9c>)
 80116ee:	429c      	cmp	r4, r3
 80116f0:	d101      	bne.n	80116f6 <__swbuf_r+0x7a>
 80116f2:	68ac      	ldr	r4, [r5, #8]
 80116f4:	e7cf      	b.n	8011696 <__swbuf_r+0x1a>
 80116f6:	4b09      	ldr	r3, [pc, #36]	; (801171c <__swbuf_r+0xa0>)
 80116f8:	429c      	cmp	r4, r3
 80116fa:	bf08      	it	eq
 80116fc:	68ec      	ldreq	r4, [r5, #12]
 80116fe:	e7ca      	b.n	8011696 <__swbuf_r+0x1a>
 8011700:	4621      	mov	r1, r4
 8011702:	4628      	mov	r0, r5
 8011704:	f000 f81a 	bl	801173c <__swsetup_r>
 8011708:	2800      	cmp	r0, #0
 801170a:	d0cb      	beq.n	80116a4 <__swbuf_r+0x28>
 801170c:	f04f 37ff 	mov.w	r7, #4294967295
 8011710:	e7ea      	b.n	80116e8 <__swbuf_r+0x6c>
 8011712:	bf00      	nop
 8011714:	08013b5c 	.word	0x08013b5c
 8011718:	08013b7c 	.word	0x08013b7c
 801171c:	08013b3c 	.word	0x08013b3c

08011720 <__ascii_wctomb>:
 8011720:	4603      	mov	r3, r0
 8011722:	4608      	mov	r0, r1
 8011724:	b141      	cbz	r1, 8011738 <__ascii_wctomb+0x18>
 8011726:	2aff      	cmp	r2, #255	; 0xff
 8011728:	d904      	bls.n	8011734 <__ascii_wctomb+0x14>
 801172a:	228a      	movs	r2, #138	; 0x8a
 801172c:	601a      	str	r2, [r3, #0]
 801172e:	f04f 30ff 	mov.w	r0, #4294967295
 8011732:	4770      	bx	lr
 8011734:	700a      	strb	r2, [r1, #0]
 8011736:	2001      	movs	r0, #1
 8011738:	4770      	bx	lr
	...

0801173c <__swsetup_r>:
 801173c:	4b32      	ldr	r3, [pc, #200]	; (8011808 <__swsetup_r+0xcc>)
 801173e:	b570      	push	{r4, r5, r6, lr}
 8011740:	681d      	ldr	r5, [r3, #0]
 8011742:	4606      	mov	r6, r0
 8011744:	460c      	mov	r4, r1
 8011746:	b125      	cbz	r5, 8011752 <__swsetup_r+0x16>
 8011748:	69ab      	ldr	r3, [r5, #24]
 801174a:	b913      	cbnz	r3, 8011752 <__swsetup_r+0x16>
 801174c:	4628      	mov	r0, r5
 801174e:	f000 f985 	bl	8011a5c <__sinit>
 8011752:	4b2e      	ldr	r3, [pc, #184]	; (801180c <__swsetup_r+0xd0>)
 8011754:	429c      	cmp	r4, r3
 8011756:	d10f      	bne.n	8011778 <__swsetup_r+0x3c>
 8011758:	686c      	ldr	r4, [r5, #4]
 801175a:	89a3      	ldrh	r3, [r4, #12]
 801175c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011760:	0719      	lsls	r1, r3, #28
 8011762:	d42c      	bmi.n	80117be <__swsetup_r+0x82>
 8011764:	06dd      	lsls	r5, r3, #27
 8011766:	d411      	bmi.n	801178c <__swsetup_r+0x50>
 8011768:	2309      	movs	r3, #9
 801176a:	6033      	str	r3, [r6, #0]
 801176c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011770:	81a3      	strh	r3, [r4, #12]
 8011772:	f04f 30ff 	mov.w	r0, #4294967295
 8011776:	e03e      	b.n	80117f6 <__swsetup_r+0xba>
 8011778:	4b25      	ldr	r3, [pc, #148]	; (8011810 <__swsetup_r+0xd4>)
 801177a:	429c      	cmp	r4, r3
 801177c:	d101      	bne.n	8011782 <__swsetup_r+0x46>
 801177e:	68ac      	ldr	r4, [r5, #8]
 8011780:	e7eb      	b.n	801175a <__swsetup_r+0x1e>
 8011782:	4b24      	ldr	r3, [pc, #144]	; (8011814 <__swsetup_r+0xd8>)
 8011784:	429c      	cmp	r4, r3
 8011786:	bf08      	it	eq
 8011788:	68ec      	ldreq	r4, [r5, #12]
 801178a:	e7e6      	b.n	801175a <__swsetup_r+0x1e>
 801178c:	0758      	lsls	r0, r3, #29
 801178e:	d512      	bpl.n	80117b6 <__swsetup_r+0x7a>
 8011790:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011792:	b141      	cbz	r1, 80117a6 <__swsetup_r+0x6a>
 8011794:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011798:	4299      	cmp	r1, r3
 801179a:	d002      	beq.n	80117a2 <__swsetup_r+0x66>
 801179c:	4630      	mov	r0, r6
 801179e:	f7ff fb73 	bl	8010e88 <_free_r>
 80117a2:	2300      	movs	r3, #0
 80117a4:	6363      	str	r3, [r4, #52]	; 0x34
 80117a6:	89a3      	ldrh	r3, [r4, #12]
 80117a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80117ac:	81a3      	strh	r3, [r4, #12]
 80117ae:	2300      	movs	r3, #0
 80117b0:	6063      	str	r3, [r4, #4]
 80117b2:	6923      	ldr	r3, [r4, #16]
 80117b4:	6023      	str	r3, [r4, #0]
 80117b6:	89a3      	ldrh	r3, [r4, #12]
 80117b8:	f043 0308 	orr.w	r3, r3, #8
 80117bc:	81a3      	strh	r3, [r4, #12]
 80117be:	6923      	ldr	r3, [r4, #16]
 80117c0:	b94b      	cbnz	r3, 80117d6 <__swsetup_r+0x9a>
 80117c2:	89a3      	ldrh	r3, [r4, #12]
 80117c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80117c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117cc:	d003      	beq.n	80117d6 <__swsetup_r+0x9a>
 80117ce:	4621      	mov	r1, r4
 80117d0:	4630      	mov	r0, r6
 80117d2:	f000 fa07 	bl	8011be4 <__smakebuf_r>
 80117d6:	89a0      	ldrh	r0, [r4, #12]
 80117d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80117dc:	f010 0301 	ands.w	r3, r0, #1
 80117e0:	d00a      	beq.n	80117f8 <__swsetup_r+0xbc>
 80117e2:	2300      	movs	r3, #0
 80117e4:	60a3      	str	r3, [r4, #8]
 80117e6:	6963      	ldr	r3, [r4, #20]
 80117e8:	425b      	negs	r3, r3
 80117ea:	61a3      	str	r3, [r4, #24]
 80117ec:	6923      	ldr	r3, [r4, #16]
 80117ee:	b943      	cbnz	r3, 8011802 <__swsetup_r+0xc6>
 80117f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80117f4:	d1ba      	bne.n	801176c <__swsetup_r+0x30>
 80117f6:	bd70      	pop	{r4, r5, r6, pc}
 80117f8:	0781      	lsls	r1, r0, #30
 80117fa:	bf58      	it	pl
 80117fc:	6963      	ldrpl	r3, [r4, #20]
 80117fe:	60a3      	str	r3, [r4, #8]
 8011800:	e7f4      	b.n	80117ec <__swsetup_r+0xb0>
 8011802:	2000      	movs	r0, #0
 8011804:	e7f7      	b.n	80117f6 <__swsetup_r+0xba>
 8011806:	bf00      	nop
 8011808:	20000200 	.word	0x20000200
 801180c:	08013b5c 	.word	0x08013b5c
 8011810:	08013b7c 	.word	0x08013b7c
 8011814:	08013b3c 	.word	0x08013b3c

08011818 <abort>:
 8011818:	b508      	push	{r3, lr}
 801181a:	2006      	movs	r0, #6
 801181c:	f000 fa52 	bl	8011cc4 <raise>
 8011820:	2001      	movs	r0, #1
 8011822:	f7f1 fafc 	bl	8002e1e <_exit>
	...

08011828 <__sflush_r>:
 8011828:	898a      	ldrh	r2, [r1, #12]
 801182a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801182e:	4605      	mov	r5, r0
 8011830:	0710      	lsls	r0, r2, #28
 8011832:	460c      	mov	r4, r1
 8011834:	d458      	bmi.n	80118e8 <__sflush_r+0xc0>
 8011836:	684b      	ldr	r3, [r1, #4]
 8011838:	2b00      	cmp	r3, #0
 801183a:	dc05      	bgt.n	8011848 <__sflush_r+0x20>
 801183c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801183e:	2b00      	cmp	r3, #0
 8011840:	dc02      	bgt.n	8011848 <__sflush_r+0x20>
 8011842:	2000      	movs	r0, #0
 8011844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801184a:	2e00      	cmp	r6, #0
 801184c:	d0f9      	beq.n	8011842 <__sflush_r+0x1a>
 801184e:	2300      	movs	r3, #0
 8011850:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011854:	682f      	ldr	r7, [r5, #0]
 8011856:	602b      	str	r3, [r5, #0]
 8011858:	d032      	beq.n	80118c0 <__sflush_r+0x98>
 801185a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801185c:	89a3      	ldrh	r3, [r4, #12]
 801185e:	075a      	lsls	r2, r3, #29
 8011860:	d505      	bpl.n	801186e <__sflush_r+0x46>
 8011862:	6863      	ldr	r3, [r4, #4]
 8011864:	1ac0      	subs	r0, r0, r3
 8011866:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011868:	b10b      	cbz	r3, 801186e <__sflush_r+0x46>
 801186a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801186c:	1ac0      	subs	r0, r0, r3
 801186e:	2300      	movs	r3, #0
 8011870:	4602      	mov	r2, r0
 8011872:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011874:	6a21      	ldr	r1, [r4, #32]
 8011876:	4628      	mov	r0, r5
 8011878:	47b0      	blx	r6
 801187a:	1c43      	adds	r3, r0, #1
 801187c:	89a3      	ldrh	r3, [r4, #12]
 801187e:	d106      	bne.n	801188e <__sflush_r+0x66>
 8011880:	6829      	ldr	r1, [r5, #0]
 8011882:	291d      	cmp	r1, #29
 8011884:	d82c      	bhi.n	80118e0 <__sflush_r+0xb8>
 8011886:	4a2a      	ldr	r2, [pc, #168]	; (8011930 <__sflush_r+0x108>)
 8011888:	40ca      	lsrs	r2, r1
 801188a:	07d6      	lsls	r6, r2, #31
 801188c:	d528      	bpl.n	80118e0 <__sflush_r+0xb8>
 801188e:	2200      	movs	r2, #0
 8011890:	6062      	str	r2, [r4, #4]
 8011892:	04d9      	lsls	r1, r3, #19
 8011894:	6922      	ldr	r2, [r4, #16]
 8011896:	6022      	str	r2, [r4, #0]
 8011898:	d504      	bpl.n	80118a4 <__sflush_r+0x7c>
 801189a:	1c42      	adds	r2, r0, #1
 801189c:	d101      	bne.n	80118a2 <__sflush_r+0x7a>
 801189e:	682b      	ldr	r3, [r5, #0]
 80118a0:	b903      	cbnz	r3, 80118a4 <__sflush_r+0x7c>
 80118a2:	6560      	str	r0, [r4, #84]	; 0x54
 80118a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80118a6:	602f      	str	r7, [r5, #0]
 80118a8:	2900      	cmp	r1, #0
 80118aa:	d0ca      	beq.n	8011842 <__sflush_r+0x1a>
 80118ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80118b0:	4299      	cmp	r1, r3
 80118b2:	d002      	beq.n	80118ba <__sflush_r+0x92>
 80118b4:	4628      	mov	r0, r5
 80118b6:	f7ff fae7 	bl	8010e88 <_free_r>
 80118ba:	2000      	movs	r0, #0
 80118bc:	6360      	str	r0, [r4, #52]	; 0x34
 80118be:	e7c1      	b.n	8011844 <__sflush_r+0x1c>
 80118c0:	6a21      	ldr	r1, [r4, #32]
 80118c2:	2301      	movs	r3, #1
 80118c4:	4628      	mov	r0, r5
 80118c6:	47b0      	blx	r6
 80118c8:	1c41      	adds	r1, r0, #1
 80118ca:	d1c7      	bne.n	801185c <__sflush_r+0x34>
 80118cc:	682b      	ldr	r3, [r5, #0]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d0c4      	beq.n	801185c <__sflush_r+0x34>
 80118d2:	2b1d      	cmp	r3, #29
 80118d4:	d001      	beq.n	80118da <__sflush_r+0xb2>
 80118d6:	2b16      	cmp	r3, #22
 80118d8:	d101      	bne.n	80118de <__sflush_r+0xb6>
 80118da:	602f      	str	r7, [r5, #0]
 80118dc:	e7b1      	b.n	8011842 <__sflush_r+0x1a>
 80118de:	89a3      	ldrh	r3, [r4, #12]
 80118e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118e4:	81a3      	strh	r3, [r4, #12]
 80118e6:	e7ad      	b.n	8011844 <__sflush_r+0x1c>
 80118e8:	690f      	ldr	r7, [r1, #16]
 80118ea:	2f00      	cmp	r7, #0
 80118ec:	d0a9      	beq.n	8011842 <__sflush_r+0x1a>
 80118ee:	0793      	lsls	r3, r2, #30
 80118f0:	680e      	ldr	r6, [r1, #0]
 80118f2:	bf08      	it	eq
 80118f4:	694b      	ldreq	r3, [r1, #20]
 80118f6:	600f      	str	r7, [r1, #0]
 80118f8:	bf18      	it	ne
 80118fa:	2300      	movne	r3, #0
 80118fc:	eba6 0807 	sub.w	r8, r6, r7
 8011900:	608b      	str	r3, [r1, #8]
 8011902:	f1b8 0f00 	cmp.w	r8, #0
 8011906:	dd9c      	ble.n	8011842 <__sflush_r+0x1a>
 8011908:	6a21      	ldr	r1, [r4, #32]
 801190a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801190c:	4643      	mov	r3, r8
 801190e:	463a      	mov	r2, r7
 8011910:	4628      	mov	r0, r5
 8011912:	47b0      	blx	r6
 8011914:	2800      	cmp	r0, #0
 8011916:	dc06      	bgt.n	8011926 <__sflush_r+0xfe>
 8011918:	89a3      	ldrh	r3, [r4, #12]
 801191a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801191e:	81a3      	strh	r3, [r4, #12]
 8011920:	f04f 30ff 	mov.w	r0, #4294967295
 8011924:	e78e      	b.n	8011844 <__sflush_r+0x1c>
 8011926:	4407      	add	r7, r0
 8011928:	eba8 0800 	sub.w	r8, r8, r0
 801192c:	e7e9      	b.n	8011902 <__sflush_r+0xda>
 801192e:	bf00      	nop
 8011930:	20400001 	.word	0x20400001

08011934 <_fflush_r>:
 8011934:	b538      	push	{r3, r4, r5, lr}
 8011936:	690b      	ldr	r3, [r1, #16]
 8011938:	4605      	mov	r5, r0
 801193a:	460c      	mov	r4, r1
 801193c:	b913      	cbnz	r3, 8011944 <_fflush_r+0x10>
 801193e:	2500      	movs	r5, #0
 8011940:	4628      	mov	r0, r5
 8011942:	bd38      	pop	{r3, r4, r5, pc}
 8011944:	b118      	cbz	r0, 801194e <_fflush_r+0x1a>
 8011946:	6983      	ldr	r3, [r0, #24]
 8011948:	b90b      	cbnz	r3, 801194e <_fflush_r+0x1a>
 801194a:	f000 f887 	bl	8011a5c <__sinit>
 801194e:	4b14      	ldr	r3, [pc, #80]	; (80119a0 <_fflush_r+0x6c>)
 8011950:	429c      	cmp	r4, r3
 8011952:	d11b      	bne.n	801198c <_fflush_r+0x58>
 8011954:	686c      	ldr	r4, [r5, #4]
 8011956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801195a:	2b00      	cmp	r3, #0
 801195c:	d0ef      	beq.n	801193e <_fflush_r+0xa>
 801195e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011960:	07d0      	lsls	r0, r2, #31
 8011962:	d404      	bmi.n	801196e <_fflush_r+0x3a>
 8011964:	0599      	lsls	r1, r3, #22
 8011966:	d402      	bmi.n	801196e <_fflush_r+0x3a>
 8011968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801196a:	f000 f915 	bl	8011b98 <__retarget_lock_acquire_recursive>
 801196e:	4628      	mov	r0, r5
 8011970:	4621      	mov	r1, r4
 8011972:	f7ff ff59 	bl	8011828 <__sflush_r>
 8011976:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011978:	07da      	lsls	r2, r3, #31
 801197a:	4605      	mov	r5, r0
 801197c:	d4e0      	bmi.n	8011940 <_fflush_r+0xc>
 801197e:	89a3      	ldrh	r3, [r4, #12]
 8011980:	059b      	lsls	r3, r3, #22
 8011982:	d4dd      	bmi.n	8011940 <_fflush_r+0xc>
 8011984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011986:	f000 f908 	bl	8011b9a <__retarget_lock_release_recursive>
 801198a:	e7d9      	b.n	8011940 <_fflush_r+0xc>
 801198c:	4b05      	ldr	r3, [pc, #20]	; (80119a4 <_fflush_r+0x70>)
 801198e:	429c      	cmp	r4, r3
 8011990:	d101      	bne.n	8011996 <_fflush_r+0x62>
 8011992:	68ac      	ldr	r4, [r5, #8]
 8011994:	e7df      	b.n	8011956 <_fflush_r+0x22>
 8011996:	4b04      	ldr	r3, [pc, #16]	; (80119a8 <_fflush_r+0x74>)
 8011998:	429c      	cmp	r4, r3
 801199a:	bf08      	it	eq
 801199c:	68ec      	ldreq	r4, [r5, #12]
 801199e:	e7da      	b.n	8011956 <_fflush_r+0x22>
 80119a0:	08013b5c 	.word	0x08013b5c
 80119a4:	08013b7c 	.word	0x08013b7c
 80119a8:	08013b3c 	.word	0x08013b3c

080119ac <std>:
 80119ac:	2300      	movs	r3, #0
 80119ae:	b510      	push	{r4, lr}
 80119b0:	4604      	mov	r4, r0
 80119b2:	e9c0 3300 	strd	r3, r3, [r0]
 80119b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80119ba:	6083      	str	r3, [r0, #8]
 80119bc:	8181      	strh	r1, [r0, #12]
 80119be:	6643      	str	r3, [r0, #100]	; 0x64
 80119c0:	81c2      	strh	r2, [r0, #14]
 80119c2:	6183      	str	r3, [r0, #24]
 80119c4:	4619      	mov	r1, r3
 80119c6:	2208      	movs	r2, #8
 80119c8:	305c      	adds	r0, #92	; 0x5c
 80119ca:	f7fd fbb9 	bl	800f140 <memset>
 80119ce:	4b05      	ldr	r3, [pc, #20]	; (80119e4 <std+0x38>)
 80119d0:	6263      	str	r3, [r4, #36]	; 0x24
 80119d2:	4b05      	ldr	r3, [pc, #20]	; (80119e8 <std+0x3c>)
 80119d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80119d6:	4b05      	ldr	r3, [pc, #20]	; (80119ec <std+0x40>)
 80119d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80119da:	4b05      	ldr	r3, [pc, #20]	; (80119f0 <std+0x44>)
 80119dc:	6224      	str	r4, [r4, #32]
 80119de:	6323      	str	r3, [r4, #48]	; 0x30
 80119e0:	bd10      	pop	{r4, pc}
 80119e2:	bf00      	nop
 80119e4:	08011cfd 	.word	0x08011cfd
 80119e8:	08011d1f 	.word	0x08011d1f
 80119ec:	08011d57 	.word	0x08011d57
 80119f0:	08011d7b 	.word	0x08011d7b

080119f4 <_cleanup_r>:
 80119f4:	4901      	ldr	r1, [pc, #4]	; (80119fc <_cleanup_r+0x8>)
 80119f6:	f000 b8af 	b.w	8011b58 <_fwalk_reent>
 80119fa:	bf00      	nop
 80119fc:	08011935 	.word	0x08011935

08011a00 <__sfmoreglue>:
 8011a00:	b570      	push	{r4, r5, r6, lr}
 8011a02:	1e4a      	subs	r2, r1, #1
 8011a04:	2568      	movs	r5, #104	; 0x68
 8011a06:	4355      	muls	r5, r2
 8011a08:	460e      	mov	r6, r1
 8011a0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011a0e:	f7ff fa89 	bl	8010f24 <_malloc_r>
 8011a12:	4604      	mov	r4, r0
 8011a14:	b140      	cbz	r0, 8011a28 <__sfmoreglue+0x28>
 8011a16:	2100      	movs	r1, #0
 8011a18:	e9c0 1600 	strd	r1, r6, [r0]
 8011a1c:	300c      	adds	r0, #12
 8011a1e:	60a0      	str	r0, [r4, #8]
 8011a20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011a24:	f7fd fb8c 	bl	800f140 <memset>
 8011a28:	4620      	mov	r0, r4
 8011a2a:	bd70      	pop	{r4, r5, r6, pc}

08011a2c <__sfp_lock_acquire>:
 8011a2c:	4801      	ldr	r0, [pc, #4]	; (8011a34 <__sfp_lock_acquire+0x8>)
 8011a2e:	f000 b8b3 	b.w	8011b98 <__retarget_lock_acquire_recursive>
 8011a32:	bf00      	nop
 8011a34:	20005958 	.word	0x20005958

08011a38 <__sfp_lock_release>:
 8011a38:	4801      	ldr	r0, [pc, #4]	; (8011a40 <__sfp_lock_release+0x8>)
 8011a3a:	f000 b8ae 	b.w	8011b9a <__retarget_lock_release_recursive>
 8011a3e:	bf00      	nop
 8011a40:	20005958 	.word	0x20005958

08011a44 <__sinit_lock_acquire>:
 8011a44:	4801      	ldr	r0, [pc, #4]	; (8011a4c <__sinit_lock_acquire+0x8>)
 8011a46:	f000 b8a7 	b.w	8011b98 <__retarget_lock_acquire_recursive>
 8011a4a:	bf00      	nop
 8011a4c:	20005953 	.word	0x20005953

08011a50 <__sinit_lock_release>:
 8011a50:	4801      	ldr	r0, [pc, #4]	; (8011a58 <__sinit_lock_release+0x8>)
 8011a52:	f000 b8a2 	b.w	8011b9a <__retarget_lock_release_recursive>
 8011a56:	bf00      	nop
 8011a58:	20005953 	.word	0x20005953

08011a5c <__sinit>:
 8011a5c:	b510      	push	{r4, lr}
 8011a5e:	4604      	mov	r4, r0
 8011a60:	f7ff fff0 	bl	8011a44 <__sinit_lock_acquire>
 8011a64:	69a3      	ldr	r3, [r4, #24]
 8011a66:	b11b      	cbz	r3, 8011a70 <__sinit+0x14>
 8011a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a6c:	f7ff bff0 	b.w	8011a50 <__sinit_lock_release>
 8011a70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011a74:	6523      	str	r3, [r4, #80]	; 0x50
 8011a76:	4b13      	ldr	r3, [pc, #76]	; (8011ac4 <__sinit+0x68>)
 8011a78:	4a13      	ldr	r2, [pc, #76]	; (8011ac8 <__sinit+0x6c>)
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8011a7e:	42a3      	cmp	r3, r4
 8011a80:	bf04      	itt	eq
 8011a82:	2301      	moveq	r3, #1
 8011a84:	61a3      	streq	r3, [r4, #24]
 8011a86:	4620      	mov	r0, r4
 8011a88:	f000 f820 	bl	8011acc <__sfp>
 8011a8c:	6060      	str	r0, [r4, #4]
 8011a8e:	4620      	mov	r0, r4
 8011a90:	f000 f81c 	bl	8011acc <__sfp>
 8011a94:	60a0      	str	r0, [r4, #8]
 8011a96:	4620      	mov	r0, r4
 8011a98:	f000 f818 	bl	8011acc <__sfp>
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	60e0      	str	r0, [r4, #12]
 8011aa0:	2104      	movs	r1, #4
 8011aa2:	6860      	ldr	r0, [r4, #4]
 8011aa4:	f7ff ff82 	bl	80119ac <std>
 8011aa8:	68a0      	ldr	r0, [r4, #8]
 8011aaa:	2201      	movs	r2, #1
 8011aac:	2109      	movs	r1, #9
 8011aae:	f7ff ff7d 	bl	80119ac <std>
 8011ab2:	68e0      	ldr	r0, [r4, #12]
 8011ab4:	2202      	movs	r2, #2
 8011ab6:	2112      	movs	r1, #18
 8011ab8:	f7ff ff78 	bl	80119ac <std>
 8011abc:	2301      	movs	r3, #1
 8011abe:	61a3      	str	r3, [r4, #24]
 8011ac0:	e7d2      	b.n	8011a68 <__sinit+0xc>
 8011ac2:	bf00      	nop
 8011ac4:	080137b8 	.word	0x080137b8
 8011ac8:	080119f5 	.word	0x080119f5

08011acc <__sfp>:
 8011acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ace:	4607      	mov	r7, r0
 8011ad0:	f7ff ffac 	bl	8011a2c <__sfp_lock_acquire>
 8011ad4:	4b1e      	ldr	r3, [pc, #120]	; (8011b50 <__sfp+0x84>)
 8011ad6:	681e      	ldr	r6, [r3, #0]
 8011ad8:	69b3      	ldr	r3, [r6, #24]
 8011ada:	b913      	cbnz	r3, 8011ae2 <__sfp+0x16>
 8011adc:	4630      	mov	r0, r6
 8011ade:	f7ff ffbd 	bl	8011a5c <__sinit>
 8011ae2:	3648      	adds	r6, #72	; 0x48
 8011ae4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011ae8:	3b01      	subs	r3, #1
 8011aea:	d503      	bpl.n	8011af4 <__sfp+0x28>
 8011aec:	6833      	ldr	r3, [r6, #0]
 8011aee:	b30b      	cbz	r3, 8011b34 <__sfp+0x68>
 8011af0:	6836      	ldr	r6, [r6, #0]
 8011af2:	e7f7      	b.n	8011ae4 <__sfp+0x18>
 8011af4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011af8:	b9d5      	cbnz	r5, 8011b30 <__sfp+0x64>
 8011afa:	4b16      	ldr	r3, [pc, #88]	; (8011b54 <__sfp+0x88>)
 8011afc:	60e3      	str	r3, [r4, #12]
 8011afe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011b02:	6665      	str	r5, [r4, #100]	; 0x64
 8011b04:	f000 f847 	bl	8011b96 <__retarget_lock_init_recursive>
 8011b08:	f7ff ff96 	bl	8011a38 <__sfp_lock_release>
 8011b0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011b10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011b14:	6025      	str	r5, [r4, #0]
 8011b16:	61a5      	str	r5, [r4, #24]
 8011b18:	2208      	movs	r2, #8
 8011b1a:	4629      	mov	r1, r5
 8011b1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011b20:	f7fd fb0e 	bl	800f140 <memset>
 8011b24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011b28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b30:	3468      	adds	r4, #104	; 0x68
 8011b32:	e7d9      	b.n	8011ae8 <__sfp+0x1c>
 8011b34:	2104      	movs	r1, #4
 8011b36:	4638      	mov	r0, r7
 8011b38:	f7ff ff62 	bl	8011a00 <__sfmoreglue>
 8011b3c:	4604      	mov	r4, r0
 8011b3e:	6030      	str	r0, [r6, #0]
 8011b40:	2800      	cmp	r0, #0
 8011b42:	d1d5      	bne.n	8011af0 <__sfp+0x24>
 8011b44:	f7ff ff78 	bl	8011a38 <__sfp_lock_release>
 8011b48:	230c      	movs	r3, #12
 8011b4a:	603b      	str	r3, [r7, #0]
 8011b4c:	e7ee      	b.n	8011b2c <__sfp+0x60>
 8011b4e:	bf00      	nop
 8011b50:	080137b8 	.word	0x080137b8
 8011b54:	ffff0001 	.word	0xffff0001

08011b58 <_fwalk_reent>:
 8011b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b5c:	4606      	mov	r6, r0
 8011b5e:	4688      	mov	r8, r1
 8011b60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011b64:	2700      	movs	r7, #0
 8011b66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011b6a:	f1b9 0901 	subs.w	r9, r9, #1
 8011b6e:	d505      	bpl.n	8011b7c <_fwalk_reent+0x24>
 8011b70:	6824      	ldr	r4, [r4, #0]
 8011b72:	2c00      	cmp	r4, #0
 8011b74:	d1f7      	bne.n	8011b66 <_fwalk_reent+0xe>
 8011b76:	4638      	mov	r0, r7
 8011b78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b7c:	89ab      	ldrh	r3, [r5, #12]
 8011b7e:	2b01      	cmp	r3, #1
 8011b80:	d907      	bls.n	8011b92 <_fwalk_reent+0x3a>
 8011b82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011b86:	3301      	adds	r3, #1
 8011b88:	d003      	beq.n	8011b92 <_fwalk_reent+0x3a>
 8011b8a:	4629      	mov	r1, r5
 8011b8c:	4630      	mov	r0, r6
 8011b8e:	47c0      	blx	r8
 8011b90:	4307      	orrs	r7, r0
 8011b92:	3568      	adds	r5, #104	; 0x68
 8011b94:	e7e9      	b.n	8011b6a <_fwalk_reent+0x12>

08011b96 <__retarget_lock_init_recursive>:
 8011b96:	4770      	bx	lr

08011b98 <__retarget_lock_acquire_recursive>:
 8011b98:	4770      	bx	lr

08011b9a <__retarget_lock_release_recursive>:
 8011b9a:	4770      	bx	lr

08011b9c <__swhatbuf_r>:
 8011b9c:	b570      	push	{r4, r5, r6, lr}
 8011b9e:	460e      	mov	r6, r1
 8011ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ba4:	2900      	cmp	r1, #0
 8011ba6:	b096      	sub	sp, #88	; 0x58
 8011ba8:	4614      	mov	r4, r2
 8011baa:	461d      	mov	r5, r3
 8011bac:	da07      	bge.n	8011bbe <__swhatbuf_r+0x22>
 8011bae:	2300      	movs	r3, #0
 8011bb0:	602b      	str	r3, [r5, #0]
 8011bb2:	89b3      	ldrh	r3, [r6, #12]
 8011bb4:	061a      	lsls	r2, r3, #24
 8011bb6:	d410      	bmi.n	8011bda <__swhatbuf_r+0x3e>
 8011bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011bbc:	e00e      	b.n	8011bdc <__swhatbuf_r+0x40>
 8011bbe:	466a      	mov	r2, sp
 8011bc0:	f000 f902 	bl	8011dc8 <_fstat_r>
 8011bc4:	2800      	cmp	r0, #0
 8011bc6:	dbf2      	blt.n	8011bae <__swhatbuf_r+0x12>
 8011bc8:	9a01      	ldr	r2, [sp, #4]
 8011bca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011bce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011bd2:	425a      	negs	r2, r3
 8011bd4:	415a      	adcs	r2, r3
 8011bd6:	602a      	str	r2, [r5, #0]
 8011bd8:	e7ee      	b.n	8011bb8 <__swhatbuf_r+0x1c>
 8011bda:	2340      	movs	r3, #64	; 0x40
 8011bdc:	2000      	movs	r0, #0
 8011bde:	6023      	str	r3, [r4, #0]
 8011be0:	b016      	add	sp, #88	; 0x58
 8011be2:	bd70      	pop	{r4, r5, r6, pc}

08011be4 <__smakebuf_r>:
 8011be4:	898b      	ldrh	r3, [r1, #12]
 8011be6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011be8:	079d      	lsls	r5, r3, #30
 8011bea:	4606      	mov	r6, r0
 8011bec:	460c      	mov	r4, r1
 8011bee:	d507      	bpl.n	8011c00 <__smakebuf_r+0x1c>
 8011bf0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011bf4:	6023      	str	r3, [r4, #0]
 8011bf6:	6123      	str	r3, [r4, #16]
 8011bf8:	2301      	movs	r3, #1
 8011bfa:	6163      	str	r3, [r4, #20]
 8011bfc:	b002      	add	sp, #8
 8011bfe:	bd70      	pop	{r4, r5, r6, pc}
 8011c00:	ab01      	add	r3, sp, #4
 8011c02:	466a      	mov	r2, sp
 8011c04:	f7ff ffca 	bl	8011b9c <__swhatbuf_r>
 8011c08:	9900      	ldr	r1, [sp, #0]
 8011c0a:	4605      	mov	r5, r0
 8011c0c:	4630      	mov	r0, r6
 8011c0e:	f7ff f989 	bl	8010f24 <_malloc_r>
 8011c12:	b948      	cbnz	r0, 8011c28 <__smakebuf_r+0x44>
 8011c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c18:	059a      	lsls	r2, r3, #22
 8011c1a:	d4ef      	bmi.n	8011bfc <__smakebuf_r+0x18>
 8011c1c:	f023 0303 	bic.w	r3, r3, #3
 8011c20:	f043 0302 	orr.w	r3, r3, #2
 8011c24:	81a3      	strh	r3, [r4, #12]
 8011c26:	e7e3      	b.n	8011bf0 <__smakebuf_r+0xc>
 8011c28:	4b0d      	ldr	r3, [pc, #52]	; (8011c60 <__smakebuf_r+0x7c>)
 8011c2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8011c2c:	89a3      	ldrh	r3, [r4, #12]
 8011c2e:	6020      	str	r0, [r4, #0]
 8011c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c34:	81a3      	strh	r3, [r4, #12]
 8011c36:	9b00      	ldr	r3, [sp, #0]
 8011c38:	6163      	str	r3, [r4, #20]
 8011c3a:	9b01      	ldr	r3, [sp, #4]
 8011c3c:	6120      	str	r0, [r4, #16]
 8011c3e:	b15b      	cbz	r3, 8011c58 <__smakebuf_r+0x74>
 8011c40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c44:	4630      	mov	r0, r6
 8011c46:	f000 f8d1 	bl	8011dec <_isatty_r>
 8011c4a:	b128      	cbz	r0, 8011c58 <__smakebuf_r+0x74>
 8011c4c:	89a3      	ldrh	r3, [r4, #12]
 8011c4e:	f023 0303 	bic.w	r3, r3, #3
 8011c52:	f043 0301 	orr.w	r3, r3, #1
 8011c56:	81a3      	strh	r3, [r4, #12]
 8011c58:	89a0      	ldrh	r0, [r4, #12]
 8011c5a:	4305      	orrs	r5, r0
 8011c5c:	81a5      	strh	r5, [r4, #12]
 8011c5e:	e7cd      	b.n	8011bfc <__smakebuf_r+0x18>
 8011c60:	080119f5 	.word	0x080119f5

08011c64 <_malloc_usable_size_r>:
 8011c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c68:	1f18      	subs	r0, r3, #4
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	bfbc      	itt	lt
 8011c6e:	580b      	ldrlt	r3, [r1, r0]
 8011c70:	18c0      	addlt	r0, r0, r3
 8011c72:	4770      	bx	lr

08011c74 <_raise_r>:
 8011c74:	291f      	cmp	r1, #31
 8011c76:	b538      	push	{r3, r4, r5, lr}
 8011c78:	4604      	mov	r4, r0
 8011c7a:	460d      	mov	r5, r1
 8011c7c:	d904      	bls.n	8011c88 <_raise_r+0x14>
 8011c7e:	2316      	movs	r3, #22
 8011c80:	6003      	str	r3, [r0, #0]
 8011c82:	f04f 30ff 	mov.w	r0, #4294967295
 8011c86:	bd38      	pop	{r3, r4, r5, pc}
 8011c88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011c8a:	b112      	cbz	r2, 8011c92 <_raise_r+0x1e>
 8011c8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011c90:	b94b      	cbnz	r3, 8011ca6 <_raise_r+0x32>
 8011c92:	4620      	mov	r0, r4
 8011c94:	f000 f830 	bl	8011cf8 <_getpid_r>
 8011c98:	462a      	mov	r2, r5
 8011c9a:	4601      	mov	r1, r0
 8011c9c:	4620      	mov	r0, r4
 8011c9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ca2:	f000 b817 	b.w	8011cd4 <_kill_r>
 8011ca6:	2b01      	cmp	r3, #1
 8011ca8:	d00a      	beq.n	8011cc0 <_raise_r+0x4c>
 8011caa:	1c59      	adds	r1, r3, #1
 8011cac:	d103      	bne.n	8011cb6 <_raise_r+0x42>
 8011cae:	2316      	movs	r3, #22
 8011cb0:	6003      	str	r3, [r0, #0]
 8011cb2:	2001      	movs	r0, #1
 8011cb4:	e7e7      	b.n	8011c86 <_raise_r+0x12>
 8011cb6:	2400      	movs	r4, #0
 8011cb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011cbc:	4628      	mov	r0, r5
 8011cbe:	4798      	blx	r3
 8011cc0:	2000      	movs	r0, #0
 8011cc2:	e7e0      	b.n	8011c86 <_raise_r+0x12>

08011cc4 <raise>:
 8011cc4:	4b02      	ldr	r3, [pc, #8]	; (8011cd0 <raise+0xc>)
 8011cc6:	4601      	mov	r1, r0
 8011cc8:	6818      	ldr	r0, [r3, #0]
 8011cca:	f7ff bfd3 	b.w	8011c74 <_raise_r>
 8011cce:	bf00      	nop
 8011cd0:	20000200 	.word	0x20000200

08011cd4 <_kill_r>:
 8011cd4:	b538      	push	{r3, r4, r5, lr}
 8011cd6:	4d07      	ldr	r5, [pc, #28]	; (8011cf4 <_kill_r+0x20>)
 8011cd8:	2300      	movs	r3, #0
 8011cda:	4604      	mov	r4, r0
 8011cdc:	4608      	mov	r0, r1
 8011cde:	4611      	mov	r1, r2
 8011ce0:	602b      	str	r3, [r5, #0]
 8011ce2:	f7f1 f88c 	bl	8002dfe <_kill>
 8011ce6:	1c43      	adds	r3, r0, #1
 8011ce8:	d102      	bne.n	8011cf0 <_kill_r+0x1c>
 8011cea:	682b      	ldr	r3, [r5, #0]
 8011cec:	b103      	cbz	r3, 8011cf0 <_kill_r+0x1c>
 8011cee:	6023      	str	r3, [r4, #0]
 8011cf0:	bd38      	pop	{r3, r4, r5, pc}
 8011cf2:	bf00      	nop
 8011cf4:	2000594c 	.word	0x2000594c

08011cf8 <_getpid_r>:
 8011cf8:	f7f1 b87a 	b.w	8002df0 <_getpid>

08011cfc <__sread>:
 8011cfc:	b510      	push	{r4, lr}
 8011cfe:	460c      	mov	r4, r1
 8011d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d04:	f000 f894 	bl	8011e30 <_read_r>
 8011d08:	2800      	cmp	r0, #0
 8011d0a:	bfab      	itete	ge
 8011d0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011d0e:	89a3      	ldrhlt	r3, [r4, #12]
 8011d10:	181b      	addge	r3, r3, r0
 8011d12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011d16:	bfac      	ite	ge
 8011d18:	6563      	strge	r3, [r4, #84]	; 0x54
 8011d1a:	81a3      	strhlt	r3, [r4, #12]
 8011d1c:	bd10      	pop	{r4, pc}

08011d1e <__swrite>:
 8011d1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d22:	461f      	mov	r7, r3
 8011d24:	898b      	ldrh	r3, [r1, #12]
 8011d26:	05db      	lsls	r3, r3, #23
 8011d28:	4605      	mov	r5, r0
 8011d2a:	460c      	mov	r4, r1
 8011d2c:	4616      	mov	r6, r2
 8011d2e:	d505      	bpl.n	8011d3c <__swrite+0x1e>
 8011d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d34:	2302      	movs	r3, #2
 8011d36:	2200      	movs	r2, #0
 8011d38:	f000 f868 	bl	8011e0c <_lseek_r>
 8011d3c:	89a3      	ldrh	r3, [r4, #12]
 8011d3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011d46:	81a3      	strh	r3, [r4, #12]
 8011d48:	4632      	mov	r2, r6
 8011d4a:	463b      	mov	r3, r7
 8011d4c:	4628      	mov	r0, r5
 8011d4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d52:	f000 b817 	b.w	8011d84 <_write_r>

08011d56 <__sseek>:
 8011d56:	b510      	push	{r4, lr}
 8011d58:	460c      	mov	r4, r1
 8011d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d5e:	f000 f855 	bl	8011e0c <_lseek_r>
 8011d62:	1c43      	adds	r3, r0, #1
 8011d64:	89a3      	ldrh	r3, [r4, #12]
 8011d66:	bf15      	itete	ne
 8011d68:	6560      	strne	r0, [r4, #84]	; 0x54
 8011d6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011d6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011d72:	81a3      	strheq	r3, [r4, #12]
 8011d74:	bf18      	it	ne
 8011d76:	81a3      	strhne	r3, [r4, #12]
 8011d78:	bd10      	pop	{r4, pc}

08011d7a <__sclose>:
 8011d7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d7e:	f000 b813 	b.w	8011da8 <_close_r>
	...

08011d84 <_write_r>:
 8011d84:	b538      	push	{r3, r4, r5, lr}
 8011d86:	4d07      	ldr	r5, [pc, #28]	; (8011da4 <_write_r+0x20>)
 8011d88:	4604      	mov	r4, r0
 8011d8a:	4608      	mov	r0, r1
 8011d8c:	4611      	mov	r1, r2
 8011d8e:	2200      	movs	r2, #0
 8011d90:	602a      	str	r2, [r5, #0]
 8011d92:	461a      	mov	r2, r3
 8011d94:	f7f1 f86a 	bl	8002e6c <_write>
 8011d98:	1c43      	adds	r3, r0, #1
 8011d9a:	d102      	bne.n	8011da2 <_write_r+0x1e>
 8011d9c:	682b      	ldr	r3, [r5, #0]
 8011d9e:	b103      	cbz	r3, 8011da2 <_write_r+0x1e>
 8011da0:	6023      	str	r3, [r4, #0]
 8011da2:	bd38      	pop	{r3, r4, r5, pc}
 8011da4:	2000594c 	.word	0x2000594c

08011da8 <_close_r>:
 8011da8:	b538      	push	{r3, r4, r5, lr}
 8011daa:	4d06      	ldr	r5, [pc, #24]	; (8011dc4 <_close_r+0x1c>)
 8011dac:	2300      	movs	r3, #0
 8011dae:	4604      	mov	r4, r0
 8011db0:	4608      	mov	r0, r1
 8011db2:	602b      	str	r3, [r5, #0]
 8011db4:	f7f1 f876 	bl	8002ea4 <_close>
 8011db8:	1c43      	adds	r3, r0, #1
 8011dba:	d102      	bne.n	8011dc2 <_close_r+0x1a>
 8011dbc:	682b      	ldr	r3, [r5, #0]
 8011dbe:	b103      	cbz	r3, 8011dc2 <_close_r+0x1a>
 8011dc0:	6023      	str	r3, [r4, #0]
 8011dc2:	bd38      	pop	{r3, r4, r5, pc}
 8011dc4:	2000594c 	.word	0x2000594c

08011dc8 <_fstat_r>:
 8011dc8:	b538      	push	{r3, r4, r5, lr}
 8011dca:	4d07      	ldr	r5, [pc, #28]	; (8011de8 <_fstat_r+0x20>)
 8011dcc:	2300      	movs	r3, #0
 8011dce:	4604      	mov	r4, r0
 8011dd0:	4608      	mov	r0, r1
 8011dd2:	4611      	mov	r1, r2
 8011dd4:	602b      	str	r3, [r5, #0]
 8011dd6:	f7f1 f870 	bl	8002eba <_fstat>
 8011dda:	1c43      	adds	r3, r0, #1
 8011ddc:	d102      	bne.n	8011de4 <_fstat_r+0x1c>
 8011dde:	682b      	ldr	r3, [r5, #0]
 8011de0:	b103      	cbz	r3, 8011de4 <_fstat_r+0x1c>
 8011de2:	6023      	str	r3, [r4, #0]
 8011de4:	bd38      	pop	{r3, r4, r5, pc}
 8011de6:	bf00      	nop
 8011de8:	2000594c 	.word	0x2000594c

08011dec <_isatty_r>:
 8011dec:	b538      	push	{r3, r4, r5, lr}
 8011dee:	4d06      	ldr	r5, [pc, #24]	; (8011e08 <_isatty_r+0x1c>)
 8011df0:	2300      	movs	r3, #0
 8011df2:	4604      	mov	r4, r0
 8011df4:	4608      	mov	r0, r1
 8011df6:	602b      	str	r3, [r5, #0]
 8011df8:	f7f1 f86e 	bl	8002ed8 <_isatty>
 8011dfc:	1c43      	adds	r3, r0, #1
 8011dfe:	d102      	bne.n	8011e06 <_isatty_r+0x1a>
 8011e00:	682b      	ldr	r3, [r5, #0]
 8011e02:	b103      	cbz	r3, 8011e06 <_isatty_r+0x1a>
 8011e04:	6023      	str	r3, [r4, #0]
 8011e06:	bd38      	pop	{r3, r4, r5, pc}
 8011e08:	2000594c 	.word	0x2000594c

08011e0c <_lseek_r>:
 8011e0c:	b538      	push	{r3, r4, r5, lr}
 8011e0e:	4d07      	ldr	r5, [pc, #28]	; (8011e2c <_lseek_r+0x20>)
 8011e10:	4604      	mov	r4, r0
 8011e12:	4608      	mov	r0, r1
 8011e14:	4611      	mov	r1, r2
 8011e16:	2200      	movs	r2, #0
 8011e18:	602a      	str	r2, [r5, #0]
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	f7f1 f866 	bl	8002eec <_lseek>
 8011e20:	1c43      	adds	r3, r0, #1
 8011e22:	d102      	bne.n	8011e2a <_lseek_r+0x1e>
 8011e24:	682b      	ldr	r3, [r5, #0]
 8011e26:	b103      	cbz	r3, 8011e2a <_lseek_r+0x1e>
 8011e28:	6023      	str	r3, [r4, #0]
 8011e2a:	bd38      	pop	{r3, r4, r5, pc}
 8011e2c:	2000594c 	.word	0x2000594c

08011e30 <_read_r>:
 8011e30:	b538      	push	{r3, r4, r5, lr}
 8011e32:	4d07      	ldr	r5, [pc, #28]	; (8011e50 <_read_r+0x20>)
 8011e34:	4604      	mov	r4, r0
 8011e36:	4608      	mov	r0, r1
 8011e38:	4611      	mov	r1, r2
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	602a      	str	r2, [r5, #0]
 8011e3e:	461a      	mov	r2, r3
 8011e40:	f7f0 fff7 	bl	8002e32 <_read>
 8011e44:	1c43      	adds	r3, r0, #1
 8011e46:	d102      	bne.n	8011e4e <_read_r+0x1e>
 8011e48:	682b      	ldr	r3, [r5, #0]
 8011e4a:	b103      	cbz	r3, 8011e4e <_read_r+0x1e>
 8011e4c:	6023      	str	r3, [r4, #0]
 8011e4e:	bd38      	pop	{r3, r4, r5, pc}
 8011e50:	2000594c 	.word	0x2000594c

08011e54 <round>:
 8011e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e56:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8011e5a:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8011e5e:	2c13      	cmp	r4, #19
 8011e60:	4602      	mov	r2, r0
 8011e62:	460b      	mov	r3, r1
 8011e64:	4606      	mov	r6, r0
 8011e66:	460d      	mov	r5, r1
 8011e68:	dc19      	bgt.n	8011e9e <round+0x4a>
 8011e6a:	2c00      	cmp	r4, #0
 8011e6c:	da09      	bge.n	8011e82 <round+0x2e>
 8011e6e:	3401      	adds	r4, #1
 8011e70:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8011e74:	d103      	bne.n	8011e7e <round+0x2a>
 8011e76:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011e7a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011e7e:	2200      	movs	r2, #0
 8011e80:	e02a      	b.n	8011ed8 <round+0x84>
 8011e82:	4917      	ldr	r1, [pc, #92]	; (8011ee0 <round+0x8c>)
 8011e84:	4121      	asrs	r1, r4
 8011e86:	ea03 0001 	and.w	r0, r3, r1
 8011e8a:	4302      	orrs	r2, r0
 8011e8c:	d010      	beq.n	8011eb0 <round+0x5c>
 8011e8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011e92:	fa42 f404 	asr.w	r4, r2, r4
 8011e96:	4423      	add	r3, r4
 8011e98:	ea23 0301 	bic.w	r3, r3, r1
 8011e9c:	e7ef      	b.n	8011e7e <round+0x2a>
 8011e9e:	2c33      	cmp	r4, #51	; 0x33
 8011ea0:	dd09      	ble.n	8011eb6 <round+0x62>
 8011ea2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8011ea6:	d103      	bne.n	8011eb0 <round+0x5c>
 8011ea8:	f7ee fa18 	bl	80002dc <__adddf3>
 8011eac:	4606      	mov	r6, r0
 8011eae:	460d      	mov	r5, r1
 8011eb0:	4630      	mov	r0, r6
 8011eb2:	4629      	mov	r1, r5
 8011eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011eb6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011eba:	f04f 30ff 	mov.w	r0, #4294967295
 8011ebe:	40f8      	lsrs	r0, r7
 8011ec0:	4202      	tst	r2, r0
 8011ec2:	d0f5      	beq.n	8011eb0 <round+0x5c>
 8011ec4:	2101      	movs	r1, #1
 8011ec6:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8011eca:	fa01 f404 	lsl.w	r4, r1, r4
 8011ece:	1912      	adds	r2, r2, r4
 8011ed0:	bf28      	it	cs
 8011ed2:	185b      	addcs	r3, r3, r1
 8011ed4:	ea22 0200 	bic.w	r2, r2, r0
 8011ed8:	4619      	mov	r1, r3
 8011eda:	4610      	mov	r0, r2
 8011edc:	e7e6      	b.n	8011eac <round+0x58>
 8011ede:	bf00      	nop
 8011ee0:	000fffff 	.word	0x000fffff

08011ee4 <roundf>:
 8011ee4:	b508      	push	{r3, lr}
 8011ee6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011eea:	3b7f      	subs	r3, #127	; 0x7f
 8011eec:	2b16      	cmp	r3, #22
 8011eee:	4601      	mov	r1, r0
 8011ef0:	4602      	mov	r2, r0
 8011ef2:	dc14      	bgt.n	8011f1e <roundf+0x3a>
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	da07      	bge.n	8011f08 <roundf+0x24>
 8011ef8:	3301      	adds	r3, #1
 8011efa:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8011efe:	d101      	bne.n	8011f04 <roundf+0x20>
 8011f00:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8011f04:	4608      	mov	r0, r1
 8011f06:	bd08      	pop	{r3, pc}
 8011f08:	4808      	ldr	r0, [pc, #32]	; (8011f2c <roundf+0x48>)
 8011f0a:	4118      	asrs	r0, r3
 8011f0c:	4201      	tst	r1, r0
 8011f0e:	d0f9      	beq.n	8011f04 <roundf+0x20>
 8011f10:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011f14:	4119      	asrs	r1, r3
 8011f16:	4411      	add	r1, r2
 8011f18:	ea21 0100 	bic.w	r1, r1, r0
 8011f1c:	e7f2      	b.n	8011f04 <roundf+0x20>
 8011f1e:	2b80      	cmp	r3, #128	; 0x80
 8011f20:	d1f0      	bne.n	8011f04 <roundf+0x20>
 8011f22:	f7ee fedf 	bl	8000ce4 <__addsf3>
 8011f26:	4601      	mov	r1, r0
 8011f28:	e7ec      	b.n	8011f04 <roundf+0x20>
 8011f2a:	bf00      	nop
 8011f2c:	007fffff 	.word	0x007fffff

08011f30 <pow>:
 8011f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f34:	461f      	mov	r7, r3
 8011f36:	4680      	mov	r8, r0
 8011f38:	4689      	mov	r9, r1
 8011f3a:	4616      	mov	r6, r2
 8011f3c:	f000 f8a4 	bl	8012088 <__ieee754_pow>
 8011f40:	4b4d      	ldr	r3, [pc, #308]	; (8012078 <pow+0x148>)
 8011f42:	f993 3000 	ldrsb.w	r3, [r3]
 8011f46:	3301      	adds	r3, #1
 8011f48:	4604      	mov	r4, r0
 8011f4a:	460d      	mov	r5, r1
 8011f4c:	d015      	beq.n	8011f7a <pow+0x4a>
 8011f4e:	4632      	mov	r2, r6
 8011f50:	463b      	mov	r3, r7
 8011f52:	4630      	mov	r0, r6
 8011f54:	4639      	mov	r1, r7
 8011f56:	f7ee fe11 	bl	8000b7c <__aeabi_dcmpun>
 8011f5a:	b970      	cbnz	r0, 8011f7a <pow+0x4a>
 8011f5c:	4642      	mov	r2, r8
 8011f5e:	464b      	mov	r3, r9
 8011f60:	4640      	mov	r0, r8
 8011f62:	4649      	mov	r1, r9
 8011f64:	f7ee fe0a 	bl	8000b7c <__aeabi_dcmpun>
 8011f68:	2200      	movs	r2, #0
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	b148      	cbz	r0, 8011f82 <pow+0x52>
 8011f6e:	4630      	mov	r0, r6
 8011f70:	4639      	mov	r1, r7
 8011f72:	f7ee fdd1 	bl	8000b18 <__aeabi_dcmpeq>
 8011f76:	2800      	cmp	r0, #0
 8011f78:	d17b      	bne.n	8012072 <pow+0x142>
 8011f7a:	4620      	mov	r0, r4
 8011f7c:	4629      	mov	r1, r5
 8011f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f82:	4640      	mov	r0, r8
 8011f84:	4649      	mov	r1, r9
 8011f86:	f7ee fdc7 	bl	8000b18 <__aeabi_dcmpeq>
 8011f8a:	b1e0      	cbz	r0, 8011fc6 <pow+0x96>
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	2300      	movs	r3, #0
 8011f90:	4630      	mov	r0, r6
 8011f92:	4639      	mov	r1, r7
 8011f94:	f7ee fdc0 	bl	8000b18 <__aeabi_dcmpeq>
 8011f98:	2800      	cmp	r0, #0
 8011f9a:	d16a      	bne.n	8012072 <pow+0x142>
 8011f9c:	4630      	mov	r0, r6
 8011f9e:	4639      	mov	r1, r7
 8011fa0:	f000 fe37 	bl	8012c12 <finite>
 8011fa4:	2800      	cmp	r0, #0
 8011fa6:	d0e8      	beq.n	8011f7a <pow+0x4a>
 8011fa8:	2200      	movs	r2, #0
 8011faa:	2300      	movs	r3, #0
 8011fac:	4630      	mov	r0, r6
 8011fae:	4639      	mov	r1, r7
 8011fb0:	f7ee fdbc 	bl	8000b2c <__aeabi_dcmplt>
 8011fb4:	2800      	cmp	r0, #0
 8011fb6:	d0e0      	beq.n	8011f7a <pow+0x4a>
 8011fb8:	f7fd f898 	bl	800f0ec <__errno>
 8011fbc:	2321      	movs	r3, #33	; 0x21
 8011fbe:	6003      	str	r3, [r0, #0]
 8011fc0:	2400      	movs	r4, #0
 8011fc2:	4d2e      	ldr	r5, [pc, #184]	; (801207c <pow+0x14c>)
 8011fc4:	e7d9      	b.n	8011f7a <pow+0x4a>
 8011fc6:	4620      	mov	r0, r4
 8011fc8:	4629      	mov	r1, r5
 8011fca:	f000 fe22 	bl	8012c12 <finite>
 8011fce:	bba8      	cbnz	r0, 801203c <pow+0x10c>
 8011fd0:	4640      	mov	r0, r8
 8011fd2:	4649      	mov	r1, r9
 8011fd4:	f000 fe1d 	bl	8012c12 <finite>
 8011fd8:	b380      	cbz	r0, 801203c <pow+0x10c>
 8011fda:	4630      	mov	r0, r6
 8011fdc:	4639      	mov	r1, r7
 8011fde:	f000 fe18 	bl	8012c12 <finite>
 8011fe2:	b358      	cbz	r0, 801203c <pow+0x10c>
 8011fe4:	4622      	mov	r2, r4
 8011fe6:	462b      	mov	r3, r5
 8011fe8:	4620      	mov	r0, r4
 8011fea:	4629      	mov	r1, r5
 8011fec:	f7ee fdc6 	bl	8000b7c <__aeabi_dcmpun>
 8011ff0:	b160      	cbz	r0, 801200c <pow+0xdc>
 8011ff2:	f7fd f87b 	bl	800f0ec <__errno>
 8011ff6:	2321      	movs	r3, #33	; 0x21
 8011ff8:	6003      	str	r3, [r0, #0]
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	2300      	movs	r3, #0
 8011ffe:	4610      	mov	r0, r2
 8012000:	4619      	mov	r1, r3
 8012002:	f7ee fc4b 	bl	800089c <__aeabi_ddiv>
 8012006:	4604      	mov	r4, r0
 8012008:	460d      	mov	r5, r1
 801200a:	e7b6      	b.n	8011f7a <pow+0x4a>
 801200c:	f7fd f86e 	bl	800f0ec <__errno>
 8012010:	2322      	movs	r3, #34	; 0x22
 8012012:	6003      	str	r3, [r0, #0]
 8012014:	2200      	movs	r2, #0
 8012016:	2300      	movs	r3, #0
 8012018:	4640      	mov	r0, r8
 801201a:	4649      	mov	r1, r9
 801201c:	f7ee fd86 	bl	8000b2c <__aeabi_dcmplt>
 8012020:	2400      	movs	r4, #0
 8012022:	b148      	cbz	r0, 8012038 <pow+0x108>
 8012024:	4630      	mov	r0, r6
 8012026:	4639      	mov	r1, r7
 8012028:	f000 fe00 	bl	8012c2c <rint>
 801202c:	4632      	mov	r2, r6
 801202e:	463b      	mov	r3, r7
 8012030:	f7ee fd72 	bl	8000b18 <__aeabi_dcmpeq>
 8012034:	2800      	cmp	r0, #0
 8012036:	d0c4      	beq.n	8011fc2 <pow+0x92>
 8012038:	4d11      	ldr	r5, [pc, #68]	; (8012080 <pow+0x150>)
 801203a:	e79e      	b.n	8011f7a <pow+0x4a>
 801203c:	2200      	movs	r2, #0
 801203e:	2300      	movs	r3, #0
 8012040:	4620      	mov	r0, r4
 8012042:	4629      	mov	r1, r5
 8012044:	f7ee fd68 	bl	8000b18 <__aeabi_dcmpeq>
 8012048:	2800      	cmp	r0, #0
 801204a:	d096      	beq.n	8011f7a <pow+0x4a>
 801204c:	4640      	mov	r0, r8
 801204e:	4649      	mov	r1, r9
 8012050:	f000 fddf 	bl	8012c12 <finite>
 8012054:	2800      	cmp	r0, #0
 8012056:	d090      	beq.n	8011f7a <pow+0x4a>
 8012058:	4630      	mov	r0, r6
 801205a:	4639      	mov	r1, r7
 801205c:	f000 fdd9 	bl	8012c12 <finite>
 8012060:	2800      	cmp	r0, #0
 8012062:	d08a      	beq.n	8011f7a <pow+0x4a>
 8012064:	f7fd f842 	bl	800f0ec <__errno>
 8012068:	2322      	movs	r3, #34	; 0x22
 801206a:	6003      	str	r3, [r0, #0]
 801206c:	2400      	movs	r4, #0
 801206e:	2500      	movs	r5, #0
 8012070:	e783      	b.n	8011f7a <pow+0x4a>
 8012072:	4d04      	ldr	r5, [pc, #16]	; (8012084 <pow+0x154>)
 8012074:	2400      	movs	r4, #0
 8012076:	e780      	b.n	8011f7a <pow+0x4a>
 8012078:	200003d0 	.word	0x200003d0
 801207c:	fff00000 	.word	0xfff00000
 8012080:	7ff00000 	.word	0x7ff00000
 8012084:	3ff00000 	.word	0x3ff00000

08012088 <__ieee754_pow>:
 8012088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801208c:	b093      	sub	sp, #76	; 0x4c
 801208e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012092:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8012096:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801209a:	ea55 0302 	orrs.w	r3, r5, r2
 801209e:	4607      	mov	r7, r0
 80120a0:	4688      	mov	r8, r1
 80120a2:	f000 84bf 	beq.w	8012a24 <__ieee754_pow+0x99c>
 80120a6:	4b7e      	ldr	r3, [pc, #504]	; (80122a0 <__ieee754_pow+0x218>)
 80120a8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80120ac:	429c      	cmp	r4, r3
 80120ae:	4689      	mov	r9, r1
 80120b0:	4682      	mov	sl, r0
 80120b2:	dc09      	bgt.n	80120c8 <__ieee754_pow+0x40>
 80120b4:	d103      	bne.n	80120be <__ieee754_pow+0x36>
 80120b6:	b978      	cbnz	r0, 80120d8 <__ieee754_pow+0x50>
 80120b8:	42a5      	cmp	r5, r4
 80120ba:	dd02      	ble.n	80120c2 <__ieee754_pow+0x3a>
 80120bc:	e00c      	b.n	80120d8 <__ieee754_pow+0x50>
 80120be:	429d      	cmp	r5, r3
 80120c0:	dc02      	bgt.n	80120c8 <__ieee754_pow+0x40>
 80120c2:	429d      	cmp	r5, r3
 80120c4:	d10e      	bne.n	80120e4 <__ieee754_pow+0x5c>
 80120c6:	b16a      	cbz	r2, 80120e4 <__ieee754_pow+0x5c>
 80120c8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80120cc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80120d0:	ea54 030a 	orrs.w	r3, r4, sl
 80120d4:	f000 84a6 	beq.w	8012a24 <__ieee754_pow+0x99c>
 80120d8:	4872      	ldr	r0, [pc, #456]	; (80122a4 <__ieee754_pow+0x21c>)
 80120da:	b013      	add	sp, #76	; 0x4c
 80120dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120e0:	f000 bd9e 	b.w	8012c20 <nan>
 80120e4:	f1b9 0f00 	cmp.w	r9, #0
 80120e8:	da39      	bge.n	801215e <__ieee754_pow+0xd6>
 80120ea:	4b6f      	ldr	r3, [pc, #444]	; (80122a8 <__ieee754_pow+0x220>)
 80120ec:	429d      	cmp	r5, r3
 80120ee:	dc54      	bgt.n	801219a <__ieee754_pow+0x112>
 80120f0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80120f4:	429d      	cmp	r5, r3
 80120f6:	f340 84a6 	ble.w	8012a46 <__ieee754_pow+0x9be>
 80120fa:	152b      	asrs	r3, r5, #20
 80120fc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012100:	2b14      	cmp	r3, #20
 8012102:	dd0f      	ble.n	8012124 <__ieee754_pow+0x9c>
 8012104:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012108:	fa22 f103 	lsr.w	r1, r2, r3
 801210c:	fa01 f303 	lsl.w	r3, r1, r3
 8012110:	4293      	cmp	r3, r2
 8012112:	f040 8498 	bne.w	8012a46 <__ieee754_pow+0x9be>
 8012116:	f001 0101 	and.w	r1, r1, #1
 801211a:	f1c1 0302 	rsb	r3, r1, #2
 801211e:	9300      	str	r3, [sp, #0]
 8012120:	b182      	cbz	r2, 8012144 <__ieee754_pow+0xbc>
 8012122:	e05e      	b.n	80121e2 <__ieee754_pow+0x15a>
 8012124:	2a00      	cmp	r2, #0
 8012126:	d15a      	bne.n	80121de <__ieee754_pow+0x156>
 8012128:	f1c3 0314 	rsb	r3, r3, #20
 801212c:	fa45 f103 	asr.w	r1, r5, r3
 8012130:	fa01 f303 	lsl.w	r3, r1, r3
 8012134:	42ab      	cmp	r3, r5
 8012136:	f040 8483 	bne.w	8012a40 <__ieee754_pow+0x9b8>
 801213a:	f001 0101 	and.w	r1, r1, #1
 801213e:	f1c1 0302 	rsb	r3, r1, #2
 8012142:	9300      	str	r3, [sp, #0]
 8012144:	4b59      	ldr	r3, [pc, #356]	; (80122ac <__ieee754_pow+0x224>)
 8012146:	429d      	cmp	r5, r3
 8012148:	d130      	bne.n	80121ac <__ieee754_pow+0x124>
 801214a:	2e00      	cmp	r6, #0
 801214c:	f280 8474 	bge.w	8012a38 <__ieee754_pow+0x9b0>
 8012150:	4956      	ldr	r1, [pc, #344]	; (80122ac <__ieee754_pow+0x224>)
 8012152:	463a      	mov	r2, r7
 8012154:	4643      	mov	r3, r8
 8012156:	2000      	movs	r0, #0
 8012158:	f7ee fba0 	bl	800089c <__aeabi_ddiv>
 801215c:	e02f      	b.n	80121be <__ieee754_pow+0x136>
 801215e:	2300      	movs	r3, #0
 8012160:	9300      	str	r3, [sp, #0]
 8012162:	2a00      	cmp	r2, #0
 8012164:	d13d      	bne.n	80121e2 <__ieee754_pow+0x15a>
 8012166:	4b4e      	ldr	r3, [pc, #312]	; (80122a0 <__ieee754_pow+0x218>)
 8012168:	429d      	cmp	r5, r3
 801216a:	d1eb      	bne.n	8012144 <__ieee754_pow+0xbc>
 801216c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8012170:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012174:	ea53 030a 	orrs.w	r3, r3, sl
 8012178:	f000 8454 	beq.w	8012a24 <__ieee754_pow+0x99c>
 801217c:	4b4c      	ldr	r3, [pc, #304]	; (80122b0 <__ieee754_pow+0x228>)
 801217e:	429c      	cmp	r4, r3
 8012180:	dd0d      	ble.n	801219e <__ieee754_pow+0x116>
 8012182:	2e00      	cmp	r6, #0
 8012184:	f280 8454 	bge.w	8012a30 <__ieee754_pow+0x9a8>
 8012188:	f04f 0b00 	mov.w	fp, #0
 801218c:	f04f 0c00 	mov.w	ip, #0
 8012190:	4658      	mov	r0, fp
 8012192:	4661      	mov	r1, ip
 8012194:	b013      	add	sp, #76	; 0x4c
 8012196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801219a:	2302      	movs	r3, #2
 801219c:	e7e0      	b.n	8012160 <__ieee754_pow+0xd8>
 801219e:	2e00      	cmp	r6, #0
 80121a0:	daf2      	bge.n	8012188 <__ieee754_pow+0x100>
 80121a2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80121a6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80121aa:	e7f1      	b.n	8012190 <__ieee754_pow+0x108>
 80121ac:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80121b0:	d108      	bne.n	80121c4 <__ieee754_pow+0x13c>
 80121b2:	463a      	mov	r2, r7
 80121b4:	4643      	mov	r3, r8
 80121b6:	4638      	mov	r0, r7
 80121b8:	4641      	mov	r1, r8
 80121ba:	f7ee fa45 	bl	8000648 <__aeabi_dmul>
 80121be:	4683      	mov	fp, r0
 80121c0:	468c      	mov	ip, r1
 80121c2:	e7e5      	b.n	8012190 <__ieee754_pow+0x108>
 80121c4:	4b3b      	ldr	r3, [pc, #236]	; (80122b4 <__ieee754_pow+0x22c>)
 80121c6:	429e      	cmp	r6, r3
 80121c8:	d10b      	bne.n	80121e2 <__ieee754_pow+0x15a>
 80121ca:	f1b9 0f00 	cmp.w	r9, #0
 80121ce:	db08      	blt.n	80121e2 <__ieee754_pow+0x15a>
 80121d0:	4638      	mov	r0, r7
 80121d2:	4641      	mov	r1, r8
 80121d4:	b013      	add	sp, #76	; 0x4c
 80121d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121da:	f000 bc6b 	b.w	8012ab4 <__ieee754_sqrt>
 80121de:	2300      	movs	r3, #0
 80121e0:	9300      	str	r3, [sp, #0]
 80121e2:	4638      	mov	r0, r7
 80121e4:	4641      	mov	r1, r8
 80121e6:	f000 fd11 	bl	8012c0c <fabs>
 80121ea:	4683      	mov	fp, r0
 80121ec:	468c      	mov	ip, r1
 80121ee:	f1ba 0f00 	cmp.w	sl, #0
 80121f2:	d129      	bne.n	8012248 <__ieee754_pow+0x1c0>
 80121f4:	b124      	cbz	r4, 8012200 <__ieee754_pow+0x178>
 80121f6:	4b2d      	ldr	r3, [pc, #180]	; (80122ac <__ieee754_pow+0x224>)
 80121f8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80121fc:	429a      	cmp	r2, r3
 80121fe:	d123      	bne.n	8012248 <__ieee754_pow+0x1c0>
 8012200:	2e00      	cmp	r6, #0
 8012202:	da07      	bge.n	8012214 <__ieee754_pow+0x18c>
 8012204:	465a      	mov	r2, fp
 8012206:	4663      	mov	r3, ip
 8012208:	4928      	ldr	r1, [pc, #160]	; (80122ac <__ieee754_pow+0x224>)
 801220a:	2000      	movs	r0, #0
 801220c:	f7ee fb46 	bl	800089c <__aeabi_ddiv>
 8012210:	4683      	mov	fp, r0
 8012212:	468c      	mov	ip, r1
 8012214:	f1b9 0f00 	cmp.w	r9, #0
 8012218:	daba      	bge.n	8012190 <__ieee754_pow+0x108>
 801221a:	9b00      	ldr	r3, [sp, #0]
 801221c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8012220:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012224:	4323      	orrs	r3, r4
 8012226:	d108      	bne.n	801223a <__ieee754_pow+0x1b2>
 8012228:	465a      	mov	r2, fp
 801222a:	4663      	mov	r3, ip
 801222c:	4658      	mov	r0, fp
 801222e:	4661      	mov	r1, ip
 8012230:	f7ee f852 	bl	80002d8 <__aeabi_dsub>
 8012234:	4602      	mov	r2, r0
 8012236:	460b      	mov	r3, r1
 8012238:	e78e      	b.n	8012158 <__ieee754_pow+0xd0>
 801223a:	9b00      	ldr	r3, [sp, #0]
 801223c:	2b01      	cmp	r3, #1
 801223e:	d1a7      	bne.n	8012190 <__ieee754_pow+0x108>
 8012240:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8012244:	469c      	mov	ip, r3
 8012246:	e7a3      	b.n	8012190 <__ieee754_pow+0x108>
 8012248:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 801224c:	3b01      	subs	r3, #1
 801224e:	930c      	str	r3, [sp, #48]	; 0x30
 8012250:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012252:	9b00      	ldr	r3, [sp, #0]
 8012254:	4313      	orrs	r3, r2
 8012256:	d104      	bne.n	8012262 <__ieee754_pow+0x1da>
 8012258:	463a      	mov	r2, r7
 801225a:	4643      	mov	r3, r8
 801225c:	4638      	mov	r0, r7
 801225e:	4641      	mov	r1, r8
 8012260:	e7e6      	b.n	8012230 <__ieee754_pow+0x1a8>
 8012262:	4b15      	ldr	r3, [pc, #84]	; (80122b8 <__ieee754_pow+0x230>)
 8012264:	429d      	cmp	r5, r3
 8012266:	f340 80f9 	ble.w	801245c <__ieee754_pow+0x3d4>
 801226a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801226e:	429d      	cmp	r5, r3
 8012270:	4b0f      	ldr	r3, [pc, #60]	; (80122b0 <__ieee754_pow+0x228>)
 8012272:	dd09      	ble.n	8012288 <__ieee754_pow+0x200>
 8012274:	429c      	cmp	r4, r3
 8012276:	dc0c      	bgt.n	8012292 <__ieee754_pow+0x20a>
 8012278:	2e00      	cmp	r6, #0
 801227a:	da85      	bge.n	8012188 <__ieee754_pow+0x100>
 801227c:	a306      	add	r3, pc, #24	; (adr r3, 8012298 <__ieee754_pow+0x210>)
 801227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012282:	4610      	mov	r0, r2
 8012284:	4619      	mov	r1, r3
 8012286:	e798      	b.n	80121ba <__ieee754_pow+0x132>
 8012288:	429c      	cmp	r4, r3
 801228a:	dbf5      	blt.n	8012278 <__ieee754_pow+0x1f0>
 801228c:	4b07      	ldr	r3, [pc, #28]	; (80122ac <__ieee754_pow+0x224>)
 801228e:	429c      	cmp	r4, r3
 8012290:	dd14      	ble.n	80122bc <__ieee754_pow+0x234>
 8012292:	2e00      	cmp	r6, #0
 8012294:	dcf2      	bgt.n	801227c <__ieee754_pow+0x1f4>
 8012296:	e777      	b.n	8012188 <__ieee754_pow+0x100>
 8012298:	8800759c 	.word	0x8800759c
 801229c:	7e37e43c 	.word	0x7e37e43c
 80122a0:	7ff00000 	.word	0x7ff00000
 80122a4:	08013a30 	.word	0x08013a30
 80122a8:	433fffff 	.word	0x433fffff
 80122ac:	3ff00000 	.word	0x3ff00000
 80122b0:	3fefffff 	.word	0x3fefffff
 80122b4:	3fe00000 	.word	0x3fe00000
 80122b8:	41e00000 	.word	0x41e00000
 80122bc:	4661      	mov	r1, ip
 80122be:	4b62      	ldr	r3, [pc, #392]	; (8012448 <__ieee754_pow+0x3c0>)
 80122c0:	2200      	movs	r2, #0
 80122c2:	4658      	mov	r0, fp
 80122c4:	f7ee f808 	bl	80002d8 <__aeabi_dsub>
 80122c8:	a355      	add	r3, pc, #340	; (adr r3, 8012420 <__ieee754_pow+0x398>)
 80122ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ce:	4604      	mov	r4, r0
 80122d0:	460d      	mov	r5, r1
 80122d2:	f7ee f9b9 	bl	8000648 <__aeabi_dmul>
 80122d6:	a354      	add	r3, pc, #336	; (adr r3, 8012428 <__ieee754_pow+0x3a0>)
 80122d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122dc:	4606      	mov	r6, r0
 80122de:	460f      	mov	r7, r1
 80122e0:	4620      	mov	r0, r4
 80122e2:	4629      	mov	r1, r5
 80122e4:	f7ee f9b0 	bl	8000648 <__aeabi_dmul>
 80122e8:	4b58      	ldr	r3, [pc, #352]	; (801244c <__ieee754_pow+0x3c4>)
 80122ea:	4682      	mov	sl, r0
 80122ec:	468b      	mov	fp, r1
 80122ee:	2200      	movs	r2, #0
 80122f0:	4620      	mov	r0, r4
 80122f2:	4629      	mov	r1, r5
 80122f4:	f7ee f9a8 	bl	8000648 <__aeabi_dmul>
 80122f8:	4602      	mov	r2, r0
 80122fa:	460b      	mov	r3, r1
 80122fc:	a14c      	add	r1, pc, #304	; (adr r1, 8012430 <__ieee754_pow+0x3a8>)
 80122fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012302:	f7ed ffe9 	bl	80002d8 <__aeabi_dsub>
 8012306:	4622      	mov	r2, r4
 8012308:	462b      	mov	r3, r5
 801230a:	f7ee f99d 	bl	8000648 <__aeabi_dmul>
 801230e:	4602      	mov	r2, r0
 8012310:	460b      	mov	r3, r1
 8012312:	2000      	movs	r0, #0
 8012314:	494e      	ldr	r1, [pc, #312]	; (8012450 <__ieee754_pow+0x3c8>)
 8012316:	f7ed ffdf 	bl	80002d8 <__aeabi_dsub>
 801231a:	4622      	mov	r2, r4
 801231c:	462b      	mov	r3, r5
 801231e:	4680      	mov	r8, r0
 8012320:	4689      	mov	r9, r1
 8012322:	4620      	mov	r0, r4
 8012324:	4629      	mov	r1, r5
 8012326:	f7ee f98f 	bl	8000648 <__aeabi_dmul>
 801232a:	4602      	mov	r2, r0
 801232c:	460b      	mov	r3, r1
 801232e:	4640      	mov	r0, r8
 8012330:	4649      	mov	r1, r9
 8012332:	f7ee f989 	bl	8000648 <__aeabi_dmul>
 8012336:	a340      	add	r3, pc, #256	; (adr r3, 8012438 <__ieee754_pow+0x3b0>)
 8012338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801233c:	f7ee f984 	bl	8000648 <__aeabi_dmul>
 8012340:	4602      	mov	r2, r0
 8012342:	460b      	mov	r3, r1
 8012344:	4650      	mov	r0, sl
 8012346:	4659      	mov	r1, fp
 8012348:	f7ed ffc6 	bl	80002d8 <__aeabi_dsub>
 801234c:	4602      	mov	r2, r0
 801234e:	460b      	mov	r3, r1
 8012350:	4604      	mov	r4, r0
 8012352:	460d      	mov	r5, r1
 8012354:	4630      	mov	r0, r6
 8012356:	4639      	mov	r1, r7
 8012358:	f7ed ffc0 	bl	80002dc <__adddf3>
 801235c:	f04f 0a00 	mov.w	sl, #0
 8012360:	4632      	mov	r2, r6
 8012362:	463b      	mov	r3, r7
 8012364:	4650      	mov	r0, sl
 8012366:	468b      	mov	fp, r1
 8012368:	f7ed ffb6 	bl	80002d8 <__aeabi_dsub>
 801236c:	4602      	mov	r2, r0
 801236e:	460b      	mov	r3, r1
 8012370:	4620      	mov	r0, r4
 8012372:	4629      	mov	r1, r5
 8012374:	f7ed ffb0 	bl	80002d8 <__aeabi_dsub>
 8012378:	9b00      	ldr	r3, [sp, #0]
 801237a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801237c:	3b01      	subs	r3, #1
 801237e:	4313      	orrs	r3, r2
 8012380:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012384:	bf0c      	ite	eq
 8012386:	4b33      	ldreq	r3, [pc, #204]	; (8012454 <__ieee754_pow+0x3cc>)
 8012388:	4b2f      	ldrne	r3, [pc, #188]	; (8012448 <__ieee754_pow+0x3c0>)
 801238a:	2600      	movs	r6, #0
 801238c:	2200      	movs	r2, #0
 801238e:	e9cd 2300 	strd	r2, r3, [sp]
 8012392:	4604      	mov	r4, r0
 8012394:	460d      	mov	r5, r1
 8012396:	4632      	mov	r2, r6
 8012398:	463b      	mov	r3, r7
 801239a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801239e:	f7ed ff9b 	bl	80002d8 <__aeabi_dsub>
 80123a2:	4652      	mov	r2, sl
 80123a4:	465b      	mov	r3, fp
 80123a6:	f7ee f94f 	bl	8000648 <__aeabi_dmul>
 80123aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80123ae:	4680      	mov	r8, r0
 80123b0:	4689      	mov	r9, r1
 80123b2:	4620      	mov	r0, r4
 80123b4:	4629      	mov	r1, r5
 80123b6:	f7ee f947 	bl	8000648 <__aeabi_dmul>
 80123ba:	4602      	mov	r2, r0
 80123bc:	460b      	mov	r3, r1
 80123be:	4640      	mov	r0, r8
 80123c0:	4649      	mov	r1, r9
 80123c2:	f7ed ff8b 	bl	80002dc <__adddf3>
 80123c6:	4632      	mov	r2, r6
 80123c8:	463b      	mov	r3, r7
 80123ca:	4680      	mov	r8, r0
 80123cc:	4689      	mov	r9, r1
 80123ce:	4650      	mov	r0, sl
 80123d0:	4659      	mov	r1, fp
 80123d2:	f7ee f939 	bl	8000648 <__aeabi_dmul>
 80123d6:	460b      	mov	r3, r1
 80123d8:	4604      	mov	r4, r0
 80123da:	460d      	mov	r5, r1
 80123dc:	4602      	mov	r2, r0
 80123de:	4649      	mov	r1, r9
 80123e0:	4640      	mov	r0, r8
 80123e2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80123e6:	f7ed ff79 	bl	80002dc <__adddf3>
 80123ea:	4b1b      	ldr	r3, [pc, #108]	; (8012458 <__ieee754_pow+0x3d0>)
 80123ec:	4299      	cmp	r1, r3
 80123ee:	4682      	mov	sl, r0
 80123f0:	460f      	mov	r7, r1
 80123f2:	460e      	mov	r6, r1
 80123f4:	f340 82ef 	ble.w	80129d6 <__ieee754_pow+0x94e>
 80123f8:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80123fc:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8012400:	4303      	orrs	r3, r0
 8012402:	f000 81e9 	beq.w	80127d8 <__ieee754_pow+0x750>
 8012406:	a30e      	add	r3, pc, #56	; (adr r3, 8012440 <__ieee754_pow+0x3b8>)
 8012408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801240c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012410:	f7ee f91a 	bl	8000648 <__aeabi_dmul>
 8012414:	a30a      	add	r3, pc, #40	; (adr r3, 8012440 <__ieee754_pow+0x3b8>)
 8012416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801241a:	e6ce      	b.n	80121ba <__ieee754_pow+0x132>
 801241c:	f3af 8000 	nop.w
 8012420:	60000000 	.word	0x60000000
 8012424:	3ff71547 	.word	0x3ff71547
 8012428:	f85ddf44 	.word	0xf85ddf44
 801242c:	3e54ae0b 	.word	0x3e54ae0b
 8012430:	55555555 	.word	0x55555555
 8012434:	3fd55555 	.word	0x3fd55555
 8012438:	652b82fe 	.word	0x652b82fe
 801243c:	3ff71547 	.word	0x3ff71547
 8012440:	8800759c 	.word	0x8800759c
 8012444:	7e37e43c 	.word	0x7e37e43c
 8012448:	3ff00000 	.word	0x3ff00000
 801244c:	3fd00000 	.word	0x3fd00000
 8012450:	3fe00000 	.word	0x3fe00000
 8012454:	bff00000 	.word	0xbff00000
 8012458:	408fffff 	.word	0x408fffff
 801245c:	4bd4      	ldr	r3, [pc, #848]	; (80127b0 <__ieee754_pow+0x728>)
 801245e:	ea09 0303 	and.w	r3, r9, r3
 8012462:	2200      	movs	r2, #0
 8012464:	b943      	cbnz	r3, 8012478 <__ieee754_pow+0x3f0>
 8012466:	4658      	mov	r0, fp
 8012468:	4bd2      	ldr	r3, [pc, #840]	; (80127b4 <__ieee754_pow+0x72c>)
 801246a:	4661      	mov	r1, ip
 801246c:	f7ee f8ec 	bl	8000648 <__aeabi_dmul>
 8012470:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012474:	4683      	mov	fp, r0
 8012476:	460c      	mov	r4, r1
 8012478:	1523      	asrs	r3, r4, #20
 801247a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801247e:	4413      	add	r3, r2
 8012480:	930b      	str	r3, [sp, #44]	; 0x2c
 8012482:	4bcd      	ldr	r3, [pc, #820]	; (80127b8 <__ieee754_pow+0x730>)
 8012484:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012488:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801248c:	429c      	cmp	r4, r3
 801248e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012492:	dd08      	ble.n	80124a6 <__ieee754_pow+0x41e>
 8012494:	4bc9      	ldr	r3, [pc, #804]	; (80127bc <__ieee754_pow+0x734>)
 8012496:	429c      	cmp	r4, r3
 8012498:	f340 819c 	ble.w	80127d4 <__ieee754_pow+0x74c>
 801249c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801249e:	3301      	adds	r3, #1
 80124a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80124a2:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80124a6:	2600      	movs	r6, #0
 80124a8:	00f3      	lsls	r3, r6, #3
 80124aa:	930d      	str	r3, [sp, #52]	; 0x34
 80124ac:	4bc4      	ldr	r3, [pc, #784]	; (80127c0 <__ieee754_pow+0x738>)
 80124ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80124b2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80124b6:	4658      	mov	r0, fp
 80124b8:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80124bc:	461a      	mov	r2, r3
 80124be:	4629      	mov	r1, r5
 80124c0:	4623      	mov	r3, r4
 80124c2:	f7ed ff09 	bl	80002d8 <__aeabi_dsub>
 80124c6:	46da      	mov	sl, fp
 80124c8:	4652      	mov	r2, sl
 80124ca:	462b      	mov	r3, r5
 80124cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80124d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80124d4:	f7ed ff02 	bl	80002dc <__adddf3>
 80124d8:	4602      	mov	r2, r0
 80124da:	460b      	mov	r3, r1
 80124dc:	2000      	movs	r0, #0
 80124de:	49b9      	ldr	r1, [pc, #740]	; (80127c4 <__ieee754_pow+0x73c>)
 80124e0:	f7ee f9dc 	bl	800089c <__aeabi_ddiv>
 80124e4:	4602      	mov	r2, r0
 80124e6:	460b      	mov	r3, r1
 80124e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80124ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80124f0:	f7ee f8aa 	bl	8000648 <__aeabi_dmul>
 80124f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80124f8:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80124fc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012500:	2300      	movs	r3, #0
 8012502:	9304      	str	r3, [sp, #16]
 8012504:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8012508:	46ab      	mov	fp, r5
 801250a:	106d      	asrs	r5, r5, #1
 801250c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012510:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012514:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8012518:	2200      	movs	r2, #0
 801251a:	4640      	mov	r0, r8
 801251c:	4649      	mov	r1, r9
 801251e:	4614      	mov	r4, r2
 8012520:	461d      	mov	r5, r3
 8012522:	f7ee f891 	bl	8000648 <__aeabi_dmul>
 8012526:	4602      	mov	r2, r0
 8012528:	460b      	mov	r3, r1
 801252a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801252e:	f7ed fed3 	bl	80002d8 <__aeabi_dsub>
 8012532:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012536:	4606      	mov	r6, r0
 8012538:	460f      	mov	r7, r1
 801253a:	4620      	mov	r0, r4
 801253c:	4629      	mov	r1, r5
 801253e:	f7ed fecb 	bl	80002d8 <__aeabi_dsub>
 8012542:	4602      	mov	r2, r0
 8012544:	460b      	mov	r3, r1
 8012546:	4650      	mov	r0, sl
 8012548:	4659      	mov	r1, fp
 801254a:	f7ed fec5 	bl	80002d8 <__aeabi_dsub>
 801254e:	4642      	mov	r2, r8
 8012550:	464b      	mov	r3, r9
 8012552:	f7ee f879 	bl	8000648 <__aeabi_dmul>
 8012556:	4602      	mov	r2, r0
 8012558:	460b      	mov	r3, r1
 801255a:	4630      	mov	r0, r6
 801255c:	4639      	mov	r1, r7
 801255e:	f7ed febb 	bl	80002d8 <__aeabi_dsub>
 8012562:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012566:	f7ee f86f 	bl	8000648 <__aeabi_dmul>
 801256a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801256e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012572:	4610      	mov	r0, r2
 8012574:	4619      	mov	r1, r3
 8012576:	f7ee f867 	bl	8000648 <__aeabi_dmul>
 801257a:	a37b      	add	r3, pc, #492	; (adr r3, 8012768 <__ieee754_pow+0x6e0>)
 801257c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012580:	4604      	mov	r4, r0
 8012582:	460d      	mov	r5, r1
 8012584:	f7ee f860 	bl	8000648 <__aeabi_dmul>
 8012588:	a379      	add	r3, pc, #484	; (adr r3, 8012770 <__ieee754_pow+0x6e8>)
 801258a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258e:	f7ed fea5 	bl	80002dc <__adddf3>
 8012592:	4622      	mov	r2, r4
 8012594:	462b      	mov	r3, r5
 8012596:	f7ee f857 	bl	8000648 <__aeabi_dmul>
 801259a:	a377      	add	r3, pc, #476	; (adr r3, 8012778 <__ieee754_pow+0x6f0>)
 801259c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125a0:	f7ed fe9c 	bl	80002dc <__adddf3>
 80125a4:	4622      	mov	r2, r4
 80125a6:	462b      	mov	r3, r5
 80125a8:	f7ee f84e 	bl	8000648 <__aeabi_dmul>
 80125ac:	a374      	add	r3, pc, #464	; (adr r3, 8012780 <__ieee754_pow+0x6f8>)
 80125ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125b2:	f7ed fe93 	bl	80002dc <__adddf3>
 80125b6:	4622      	mov	r2, r4
 80125b8:	462b      	mov	r3, r5
 80125ba:	f7ee f845 	bl	8000648 <__aeabi_dmul>
 80125be:	a372      	add	r3, pc, #456	; (adr r3, 8012788 <__ieee754_pow+0x700>)
 80125c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c4:	f7ed fe8a 	bl	80002dc <__adddf3>
 80125c8:	4622      	mov	r2, r4
 80125ca:	462b      	mov	r3, r5
 80125cc:	f7ee f83c 	bl	8000648 <__aeabi_dmul>
 80125d0:	a36f      	add	r3, pc, #444	; (adr r3, 8012790 <__ieee754_pow+0x708>)
 80125d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d6:	f7ed fe81 	bl	80002dc <__adddf3>
 80125da:	4622      	mov	r2, r4
 80125dc:	4606      	mov	r6, r0
 80125de:	460f      	mov	r7, r1
 80125e0:	462b      	mov	r3, r5
 80125e2:	4620      	mov	r0, r4
 80125e4:	4629      	mov	r1, r5
 80125e6:	f7ee f82f 	bl	8000648 <__aeabi_dmul>
 80125ea:	4602      	mov	r2, r0
 80125ec:	460b      	mov	r3, r1
 80125ee:	4630      	mov	r0, r6
 80125f0:	4639      	mov	r1, r7
 80125f2:	f7ee f829 	bl	8000648 <__aeabi_dmul>
 80125f6:	4642      	mov	r2, r8
 80125f8:	4604      	mov	r4, r0
 80125fa:	460d      	mov	r5, r1
 80125fc:	464b      	mov	r3, r9
 80125fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012602:	f7ed fe6b 	bl	80002dc <__adddf3>
 8012606:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801260a:	f7ee f81d 	bl	8000648 <__aeabi_dmul>
 801260e:	4622      	mov	r2, r4
 8012610:	462b      	mov	r3, r5
 8012612:	f7ed fe63 	bl	80002dc <__adddf3>
 8012616:	4642      	mov	r2, r8
 8012618:	4606      	mov	r6, r0
 801261a:	460f      	mov	r7, r1
 801261c:	464b      	mov	r3, r9
 801261e:	4640      	mov	r0, r8
 8012620:	4649      	mov	r1, r9
 8012622:	f7ee f811 	bl	8000648 <__aeabi_dmul>
 8012626:	4b68      	ldr	r3, [pc, #416]	; (80127c8 <__ieee754_pow+0x740>)
 8012628:	2200      	movs	r2, #0
 801262a:	4682      	mov	sl, r0
 801262c:	468b      	mov	fp, r1
 801262e:	f7ed fe55 	bl	80002dc <__adddf3>
 8012632:	4632      	mov	r2, r6
 8012634:	463b      	mov	r3, r7
 8012636:	f7ed fe51 	bl	80002dc <__adddf3>
 801263a:	9c04      	ldr	r4, [sp, #16]
 801263c:	460d      	mov	r5, r1
 801263e:	4622      	mov	r2, r4
 8012640:	460b      	mov	r3, r1
 8012642:	4640      	mov	r0, r8
 8012644:	4649      	mov	r1, r9
 8012646:	f7ed ffff 	bl	8000648 <__aeabi_dmul>
 801264a:	4b5f      	ldr	r3, [pc, #380]	; (80127c8 <__ieee754_pow+0x740>)
 801264c:	4680      	mov	r8, r0
 801264e:	4689      	mov	r9, r1
 8012650:	2200      	movs	r2, #0
 8012652:	4620      	mov	r0, r4
 8012654:	4629      	mov	r1, r5
 8012656:	f7ed fe3f 	bl	80002d8 <__aeabi_dsub>
 801265a:	4652      	mov	r2, sl
 801265c:	465b      	mov	r3, fp
 801265e:	f7ed fe3b 	bl	80002d8 <__aeabi_dsub>
 8012662:	4602      	mov	r2, r0
 8012664:	460b      	mov	r3, r1
 8012666:	4630      	mov	r0, r6
 8012668:	4639      	mov	r1, r7
 801266a:	f7ed fe35 	bl	80002d8 <__aeabi_dsub>
 801266e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012672:	f7ed ffe9 	bl	8000648 <__aeabi_dmul>
 8012676:	4622      	mov	r2, r4
 8012678:	4606      	mov	r6, r0
 801267a:	460f      	mov	r7, r1
 801267c:	462b      	mov	r3, r5
 801267e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012682:	f7ed ffe1 	bl	8000648 <__aeabi_dmul>
 8012686:	4602      	mov	r2, r0
 8012688:	460b      	mov	r3, r1
 801268a:	4630      	mov	r0, r6
 801268c:	4639      	mov	r1, r7
 801268e:	f7ed fe25 	bl	80002dc <__adddf3>
 8012692:	4606      	mov	r6, r0
 8012694:	460f      	mov	r7, r1
 8012696:	4602      	mov	r2, r0
 8012698:	460b      	mov	r3, r1
 801269a:	4640      	mov	r0, r8
 801269c:	4649      	mov	r1, r9
 801269e:	f7ed fe1d 	bl	80002dc <__adddf3>
 80126a2:	9c04      	ldr	r4, [sp, #16]
 80126a4:	a33c      	add	r3, pc, #240	; (adr r3, 8012798 <__ieee754_pow+0x710>)
 80126a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126aa:	4620      	mov	r0, r4
 80126ac:	460d      	mov	r5, r1
 80126ae:	f7ed ffcb 	bl	8000648 <__aeabi_dmul>
 80126b2:	4642      	mov	r2, r8
 80126b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80126b8:	464b      	mov	r3, r9
 80126ba:	4620      	mov	r0, r4
 80126bc:	4629      	mov	r1, r5
 80126be:	f7ed fe0b 	bl	80002d8 <__aeabi_dsub>
 80126c2:	4602      	mov	r2, r0
 80126c4:	460b      	mov	r3, r1
 80126c6:	4630      	mov	r0, r6
 80126c8:	4639      	mov	r1, r7
 80126ca:	f7ed fe05 	bl	80002d8 <__aeabi_dsub>
 80126ce:	a334      	add	r3, pc, #208	; (adr r3, 80127a0 <__ieee754_pow+0x718>)
 80126d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d4:	f7ed ffb8 	bl	8000648 <__aeabi_dmul>
 80126d8:	a333      	add	r3, pc, #204	; (adr r3, 80127a8 <__ieee754_pow+0x720>)
 80126da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126de:	4606      	mov	r6, r0
 80126e0:	460f      	mov	r7, r1
 80126e2:	4620      	mov	r0, r4
 80126e4:	4629      	mov	r1, r5
 80126e6:	f7ed ffaf 	bl	8000648 <__aeabi_dmul>
 80126ea:	4602      	mov	r2, r0
 80126ec:	460b      	mov	r3, r1
 80126ee:	4630      	mov	r0, r6
 80126f0:	4639      	mov	r1, r7
 80126f2:	f7ed fdf3 	bl	80002dc <__adddf3>
 80126f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80126f8:	4b34      	ldr	r3, [pc, #208]	; (80127cc <__ieee754_pow+0x744>)
 80126fa:	4413      	add	r3, r2
 80126fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012700:	f7ed fdec 	bl	80002dc <__adddf3>
 8012704:	4680      	mov	r8, r0
 8012706:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012708:	4689      	mov	r9, r1
 801270a:	f7ed ff33 	bl	8000574 <__aeabi_i2d>
 801270e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012710:	4b2f      	ldr	r3, [pc, #188]	; (80127d0 <__ieee754_pow+0x748>)
 8012712:	4413      	add	r3, r2
 8012714:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012718:	4604      	mov	r4, r0
 801271a:	460d      	mov	r5, r1
 801271c:	4642      	mov	r2, r8
 801271e:	464b      	mov	r3, r9
 8012720:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012724:	f7ed fdda 	bl	80002dc <__adddf3>
 8012728:	4632      	mov	r2, r6
 801272a:	463b      	mov	r3, r7
 801272c:	f7ed fdd6 	bl	80002dc <__adddf3>
 8012730:	4622      	mov	r2, r4
 8012732:	462b      	mov	r3, r5
 8012734:	f7ed fdd2 	bl	80002dc <__adddf3>
 8012738:	f8dd a010 	ldr.w	sl, [sp, #16]
 801273c:	4622      	mov	r2, r4
 801273e:	462b      	mov	r3, r5
 8012740:	4650      	mov	r0, sl
 8012742:	468b      	mov	fp, r1
 8012744:	f7ed fdc8 	bl	80002d8 <__aeabi_dsub>
 8012748:	4632      	mov	r2, r6
 801274a:	463b      	mov	r3, r7
 801274c:	f7ed fdc4 	bl	80002d8 <__aeabi_dsub>
 8012750:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012754:	f7ed fdc0 	bl	80002d8 <__aeabi_dsub>
 8012758:	4602      	mov	r2, r0
 801275a:	460b      	mov	r3, r1
 801275c:	4640      	mov	r0, r8
 801275e:	4649      	mov	r1, r9
 8012760:	e608      	b.n	8012374 <__ieee754_pow+0x2ec>
 8012762:	bf00      	nop
 8012764:	f3af 8000 	nop.w
 8012768:	4a454eef 	.word	0x4a454eef
 801276c:	3fca7e28 	.word	0x3fca7e28
 8012770:	93c9db65 	.word	0x93c9db65
 8012774:	3fcd864a 	.word	0x3fcd864a
 8012778:	a91d4101 	.word	0xa91d4101
 801277c:	3fd17460 	.word	0x3fd17460
 8012780:	518f264d 	.word	0x518f264d
 8012784:	3fd55555 	.word	0x3fd55555
 8012788:	db6fabff 	.word	0xdb6fabff
 801278c:	3fdb6db6 	.word	0x3fdb6db6
 8012790:	33333303 	.word	0x33333303
 8012794:	3fe33333 	.word	0x3fe33333
 8012798:	e0000000 	.word	0xe0000000
 801279c:	3feec709 	.word	0x3feec709
 80127a0:	dc3a03fd 	.word	0xdc3a03fd
 80127a4:	3feec709 	.word	0x3feec709
 80127a8:	145b01f5 	.word	0x145b01f5
 80127ac:	be3e2fe0 	.word	0xbe3e2fe0
 80127b0:	7ff00000 	.word	0x7ff00000
 80127b4:	43400000 	.word	0x43400000
 80127b8:	0003988e 	.word	0x0003988e
 80127bc:	000bb679 	.word	0x000bb679
 80127c0:	08013ba0 	.word	0x08013ba0
 80127c4:	3ff00000 	.word	0x3ff00000
 80127c8:	40080000 	.word	0x40080000
 80127cc:	08013bc0 	.word	0x08013bc0
 80127d0:	08013bb0 	.word	0x08013bb0
 80127d4:	2601      	movs	r6, #1
 80127d6:	e667      	b.n	80124a8 <__ieee754_pow+0x420>
 80127d8:	a39d      	add	r3, pc, #628	; (adr r3, 8012a50 <__ieee754_pow+0x9c8>)
 80127da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127de:	4640      	mov	r0, r8
 80127e0:	4649      	mov	r1, r9
 80127e2:	f7ed fd7b 	bl	80002dc <__adddf3>
 80127e6:	4622      	mov	r2, r4
 80127e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127ec:	462b      	mov	r3, r5
 80127ee:	4650      	mov	r0, sl
 80127f0:	4639      	mov	r1, r7
 80127f2:	f7ed fd71 	bl	80002d8 <__aeabi_dsub>
 80127f6:	4602      	mov	r2, r0
 80127f8:	460b      	mov	r3, r1
 80127fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127fe:	f7ee f9b3 	bl	8000b68 <__aeabi_dcmpgt>
 8012802:	2800      	cmp	r0, #0
 8012804:	f47f adff 	bne.w	8012406 <__ieee754_pow+0x37e>
 8012808:	4aa5      	ldr	r2, [pc, #660]	; (8012aa0 <__ieee754_pow+0xa18>)
 801280a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 801280e:	4293      	cmp	r3, r2
 8012810:	f340 8103 	ble.w	8012a1a <__ieee754_pow+0x992>
 8012814:	151b      	asrs	r3, r3, #20
 8012816:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801281a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801281e:	fa4a f303 	asr.w	r3, sl, r3
 8012822:	4433      	add	r3, r6
 8012824:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012828:	4f9e      	ldr	r7, [pc, #632]	; (8012aa4 <__ieee754_pow+0xa1c>)
 801282a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801282e:	4117      	asrs	r7, r2
 8012830:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012834:	2000      	movs	r0, #0
 8012836:	ea23 0107 	bic.w	r1, r3, r7
 801283a:	f1c2 0214 	rsb	r2, r2, #20
 801283e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012842:	fa4a fa02 	asr.w	sl, sl, r2
 8012846:	2e00      	cmp	r6, #0
 8012848:	4602      	mov	r2, r0
 801284a:	460b      	mov	r3, r1
 801284c:	4620      	mov	r0, r4
 801284e:	4629      	mov	r1, r5
 8012850:	bfb8      	it	lt
 8012852:	f1ca 0a00 	rsblt	sl, sl, #0
 8012856:	f7ed fd3f 	bl	80002d8 <__aeabi_dsub>
 801285a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801285e:	4642      	mov	r2, r8
 8012860:	464b      	mov	r3, r9
 8012862:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012866:	f7ed fd39 	bl	80002dc <__adddf3>
 801286a:	2400      	movs	r4, #0
 801286c:	a37a      	add	r3, pc, #488	; (adr r3, 8012a58 <__ieee754_pow+0x9d0>)
 801286e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012872:	4620      	mov	r0, r4
 8012874:	460d      	mov	r5, r1
 8012876:	f7ed fee7 	bl	8000648 <__aeabi_dmul>
 801287a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801287e:	4606      	mov	r6, r0
 8012880:	460f      	mov	r7, r1
 8012882:	4620      	mov	r0, r4
 8012884:	4629      	mov	r1, r5
 8012886:	f7ed fd27 	bl	80002d8 <__aeabi_dsub>
 801288a:	4602      	mov	r2, r0
 801288c:	460b      	mov	r3, r1
 801288e:	4640      	mov	r0, r8
 8012890:	4649      	mov	r1, r9
 8012892:	f7ed fd21 	bl	80002d8 <__aeabi_dsub>
 8012896:	a372      	add	r3, pc, #456	; (adr r3, 8012a60 <__ieee754_pow+0x9d8>)
 8012898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801289c:	f7ed fed4 	bl	8000648 <__aeabi_dmul>
 80128a0:	a371      	add	r3, pc, #452	; (adr r3, 8012a68 <__ieee754_pow+0x9e0>)
 80128a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128a6:	4680      	mov	r8, r0
 80128a8:	4689      	mov	r9, r1
 80128aa:	4620      	mov	r0, r4
 80128ac:	4629      	mov	r1, r5
 80128ae:	f7ed fecb 	bl	8000648 <__aeabi_dmul>
 80128b2:	4602      	mov	r2, r0
 80128b4:	460b      	mov	r3, r1
 80128b6:	4640      	mov	r0, r8
 80128b8:	4649      	mov	r1, r9
 80128ba:	f7ed fd0f 	bl	80002dc <__adddf3>
 80128be:	4604      	mov	r4, r0
 80128c0:	460d      	mov	r5, r1
 80128c2:	4602      	mov	r2, r0
 80128c4:	460b      	mov	r3, r1
 80128c6:	4630      	mov	r0, r6
 80128c8:	4639      	mov	r1, r7
 80128ca:	f7ed fd07 	bl	80002dc <__adddf3>
 80128ce:	4632      	mov	r2, r6
 80128d0:	463b      	mov	r3, r7
 80128d2:	4680      	mov	r8, r0
 80128d4:	4689      	mov	r9, r1
 80128d6:	f7ed fcff 	bl	80002d8 <__aeabi_dsub>
 80128da:	4602      	mov	r2, r0
 80128dc:	460b      	mov	r3, r1
 80128de:	4620      	mov	r0, r4
 80128e0:	4629      	mov	r1, r5
 80128e2:	f7ed fcf9 	bl	80002d8 <__aeabi_dsub>
 80128e6:	4642      	mov	r2, r8
 80128e8:	4606      	mov	r6, r0
 80128ea:	460f      	mov	r7, r1
 80128ec:	464b      	mov	r3, r9
 80128ee:	4640      	mov	r0, r8
 80128f0:	4649      	mov	r1, r9
 80128f2:	f7ed fea9 	bl	8000648 <__aeabi_dmul>
 80128f6:	a35e      	add	r3, pc, #376	; (adr r3, 8012a70 <__ieee754_pow+0x9e8>)
 80128f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128fc:	4604      	mov	r4, r0
 80128fe:	460d      	mov	r5, r1
 8012900:	f7ed fea2 	bl	8000648 <__aeabi_dmul>
 8012904:	a35c      	add	r3, pc, #368	; (adr r3, 8012a78 <__ieee754_pow+0x9f0>)
 8012906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801290a:	f7ed fce5 	bl	80002d8 <__aeabi_dsub>
 801290e:	4622      	mov	r2, r4
 8012910:	462b      	mov	r3, r5
 8012912:	f7ed fe99 	bl	8000648 <__aeabi_dmul>
 8012916:	a35a      	add	r3, pc, #360	; (adr r3, 8012a80 <__ieee754_pow+0x9f8>)
 8012918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801291c:	f7ed fcde 	bl	80002dc <__adddf3>
 8012920:	4622      	mov	r2, r4
 8012922:	462b      	mov	r3, r5
 8012924:	f7ed fe90 	bl	8000648 <__aeabi_dmul>
 8012928:	a357      	add	r3, pc, #348	; (adr r3, 8012a88 <__ieee754_pow+0xa00>)
 801292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801292e:	f7ed fcd3 	bl	80002d8 <__aeabi_dsub>
 8012932:	4622      	mov	r2, r4
 8012934:	462b      	mov	r3, r5
 8012936:	f7ed fe87 	bl	8000648 <__aeabi_dmul>
 801293a:	a355      	add	r3, pc, #340	; (adr r3, 8012a90 <__ieee754_pow+0xa08>)
 801293c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012940:	f7ed fccc 	bl	80002dc <__adddf3>
 8012944:	4622      	mov	r2, r4
 8012946:	462b      	mov	r3, r5
 8012948:	f7ed fe7e 	bl	8000648 <__aeabi_dmul>
 801294c:	4602      	mov	r2, r0
 801294e:	460b      	mov	r3, r1
 8012950:	4640      	mov	r0, r8
 8012952:	4649      	mov	r1, r9
 8012954:	f7ed fcc0 	bl	80002d8 <__aeabi_dsub>
 8012958:	4604      	mov	r4, r0
 801295a:	460d      	mov	r5, r1
 801295c:	4602      	mov	r2, r0
 801295e:	460b      	mov	r3, r1
 8012960:	4640      	mov	r0, r8
 8012962:	4649      	mov	r1, r9
 8012964:	f7ed fe70 	bl	8000648 <__aeabi_dmul>
 8012968:	2200      	movs	r2, #0
 801296a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801296e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012972:	4620      	mov	r0, r4
 8012974:	4629      	mov	r1, r5
 8012976:	f7ed fcaf 	bl	80002d8 <__aeabi_dsub>
 801297a:	4602      	mov	r2, r0
 801297c:	460b      	mov	r3, r1
 801297e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012982:	f7ed ff8b 	bl	800089c <__aeabi_ddiv>
 8012986:	4632      	mov	r2, r6
 8012988:	4604      	mov	r4, r0
 801298a:	460d      	mov	r5, r1
 801298c:	463b      	mov	r3, r7
 801298e:	4640      	mov	r0, r8
 8012990:	4649      	mov	r1, r9
 8012992:	f7ed fe59 	bl	8000648 <__aeabi_dmul>
 8012996:	4632      	mov	r2, r6
 8012998:	463b      	mov	r3, r7
 801299a:	f7ed fc9f 	bl	80002dc <__adddf3>
 801299e:	4602      	mov	r2, r0
 80129a0:	460b      	mov	r3, r1
 80129a2:	4620      	mov	r0, r4
 80129a4:	4629      	mov	r1, r5
 80129a6:	f7ed fc97 	bl	80002d8 <__aeabi_dsub>
 80129aa:	4642      	mov	r2, r8
 80129ac:	464b      	mov	r3, r9
 80129ae:	f7ed fc93 	bl	80002d8 <__aeabi_dsub>
 80129b2:	4602      	mov	r2, r0
 80129b4:	460b      	mov	r3, r1
 80129b6:	2000      	movs	r0, #0
 80129b8:	493b      	ldr	r1, [pc, #236]	; (8012aa8 <__ieee754_pow+0xa20>)
 80129ba:	f7ed fc8d 	bl	80002d8 <__aeabi_dsub>
 80129be:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80129c2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80129c6:	da2b      	bge.n	8012a20 <__ieee754_pow+0x998>
 80129c8:	4652      	mov	r2, sl
 80129ca:	f000 f9b9 	bl	8012d40 <scalbn>
 80129ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80129d2:	f7ff bbf2 	b.w	80121ba <__ieee754_pow+0x132>
 80129d6:	4b35      	ldr	r3, [pc, #212]	; (8012aac <__ieee754_pow+0xa24>)
 80129d8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80129dc:	429f      	cmp	r7, r3
 80129de:	f77f af13 	ble.w	8012808 <__ieee754_pow+0x780>
 80129e2:	4b33      	ldr	r3, [pc, #204]	; (8012ab0 <__ieee754_pow+0xa28>)
 80129e4:	440b      	add	r3, r1
 80129e6:	4303      	orrs	r3, r0
 80129e8:	d00b      	beq.n	8012a02 <__ieee754_pow+0x97a>
 80129ea:	a32b      	add	r3, pc, #172	; (adr r3, 8012a98 <__ieee754_pow+0xa10>)
 80129ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80129f4:	f7ed fe28 	bl	8000648 <__aeabi_dmul>
 80129f8:	a327      	add	r3, pc, #156	; (adr r3, 8012a98 <__ieee754_pow+0xa10>)
 80129fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129fe:	f7ff bbdc 	b.w	80121ba <__ieee754_pow+0x132>
 8012a02:	4622      	mov	r2, r4
 8012a04:	462b      	mov	r3, r5
 8012a06:	f7ed fc67 	bl	80002d8 <__aeabi_dsub>
 8012a0a:	4642      	mov	r2, r8
 8012a0c:	464b      	mov	r3, r9
 8012a0e:	f7ee f8a1 	bl	8000b54 <__aeabi_dcmpge>
 8012a12:	2800      	cmp	r0, #0
 8012a14:	f43f aef8 	beq.w	8012808 <__ieee754_pow+0x780>
 8012a18:	e7e7      	b.n	80129ea <__ieee754_pow+0x962>
 8012a1a:	f04f 0a00 	mov.w	sl, #0
 8012a1e:	e71e      	b.n	801285e <__ieee754_pow+0x7d6>
 8012a20:	4621      	mov	r1, r4
 8012a22:	e7d4      	b.n	80129ce <__ieee754_pow+0x946>
 8012a24:	f8df c080 	ldr.w	ip, [pc, #128]	; 8012aa8 <__ieee754_pow+0xa20>
 8012a28:	f04f 0b00 	mov.w	fp, #0
 8012a2c:	f7ff bbb0 	b.w	8012190 <__ieee754_pow+0x108>
 8012a30:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8012a34:	f7ff bbac 	b.w	8012190 <__ieee754_pow+0x108>
 8012a38:	4638      	mov	r0, r7
 8012a3a:	4641      	mov	r1, r8
 8012a3c:	f7ff bbbf 	b.w	80121be <__ieee754_pow+0x136>
 8012a40:	9200      	str	r2, [sp, #0]
 8012a42:	f7ff bb7f 	b.w	8012144 <__ieee754_pow+0xbc>
 8012a46:	2300      	movs	r3, #0
 8012a48:	f7ff bb69 	b.w	801211e <__ieee754_pow+0x96>
 8012a4c:	f3af 8000 	nop.w
 8012a50:	652b82fe 	.word	0x652b82fe
 8012a54:	3c971547 	.word	0x3c971547
 8012a58:	00000000 	.word	0x00000000
 8012a5c:	3fe62e43 	.word	0x3fe62e43
 8012a60:	fefa39ef 	.word	0xfefa39ef
 8012a64:	3fe62e42 	.word	0x3fe62e42
 8012a68:	0ca86c39 	.word	0x0ca86c39
 8012a6c:	be205c61 	.word	0xbe205c61
 8012a70:	72bea4d0 	.word	0x72bea4d0
 8012a74:	3e663769 	.word	0x3e663769
 8012a78:	c5d26bf1 	.word	0xc5d26bf1
 8012a7c:	3ebbbd41 	.word	0x3ebbbd41
 8012a80:	af25de2c 	.word	0xaf25de2c
 8012a84:	3f11566a 	.word	0x3f11566a
 8012a88:	16bebd93 	.word	0x16bebd93
 8012a8c:	3f66c16c 	.word	0x3f66c16c
 8012a90:	5555553e 	.word	0x5555553e
 8012a94:	3fc55555 	.word	0x3fc55555
 8012a98:	c2f8f359 	.word	0xc2f8f359
 8012a9c:	01a56e1f 	.word	0x01a56e1f
 8012aa0:	3fe00000 	.word	0x3fe00000
 8012aa4:	000fffff 	.word	0x000fffff
 8012aa8:	3ff00000 	.word	0x3ff00000
 8012aac:	4090cbff 	.word	0x4090cbff
 8012ab0:	3f6f3400 	.word	0x3f6f3400

08012ab4 <__ieee754_sqrt>:
 8012ab4:	f8df c150 	ldr.w	ip, [pc, #336]	; 8012c08 <__ieee754_sqrt+0x154>
 8012ab8:	ea3c 0c01 	bics.w	ip, ip, r1
 8012abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ac0:	460b      	mov	r3, r1
 8012ac2:	4606      	mov	r6, r0
 8012ac4:	460d      	mov	r5, r1
 8012ac6:	460a      	mov	r2, r1
 8012ac8:	4607      	mov	r7, r0
 8012aca:	4604      	mov	r4, r0
 8012acc:	d10e      	bne.n	8012aec <__ieee754_sqrt+0x38>
 8012ace:	4602      	mov	r2, r0
 8012ad0:	f7ed fdba 	bl	8000648 <__aeabi_dmul>
 8012ad4:	4602      	mov	r2, r0
 8012ad6:	460b      	mov	r3, r1
 8012ad8:	4630      	mov	r0, r6
 8012ada:	4629      	mov	r1, r5
 8012adc:	f7ed fbfe 	bl	80002dc <__adddf3>
 8012ae0:	4606      	mov	r6, r0
 8012ae2:	460d      	mov	r5, r1
 8012ae4:	4630      	mov	r0, r6
 8012ae6:	4629      	mov	r1, r5
 8012ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012aec:	2900      	cmp	r1, #0
 8012aee:	dc0d      	bgt.n	8012b0c <__ieee754_sqrt+0x58>
 8012af0:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8012af4:	ea5c 0707 	orrs.w	r7, ip, r7
 8012af8:	d0f4      	beq.n	8012ae4 <__ieee754_sqrt+0x30>
 8012afa:	b139      	cbz	r1, 8012b0c <__ieee754_sqrt+0x58>
 8012afc:	4602      	mov	r2, r0
 8012afe:	f7ed fbeb 	bl	80002d8 <__aeabi_dsub>
 8012b02:	4602      	mov	r2, r0
 8012b04:	460b      	mov	r3, r1
 8012b06:	f7ed fec9 	bl	800089c <__aeabi_ddiv>
 8012b0a:	e7e9      	b.n	8012ae0 <__ieee754_sqrt+0x2c>
 8012b0c:	1512      	asrs	r2, r2, #20
 8012b0e:	d074      	beq.n	8012bfa <__ieee754_sqrt+0x146>
 8012b10:	07d5      	lsls	r5, r2, #31
 8012b12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012b16:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8012b1a:	bf5e      	ittt	pl
 8012b1c:	0fe3      	lsrpl	r3, r4, #31
 8012b1e:	0064      	lslpl	r4, r4, #1
 8012b20:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8012b24:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8012b28:	0fe3      	lsrs	r3, r4, #31
 8012b2a:	2000      	movs	r0, #0
 8012b2c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8012b30:	1076      	asrs	r6, r6, #1
 8012b32:	0064      	lsls	r4, r4, #1
 8012b34:	2516      	movs	r5, #22
 8012b36:	4601      	mov	r1, r0
 8012b38:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8012b3c:	188f      	adds	r7, r1, r2
 8012b3e:	429f      	cmp	r7, r3
 8012b40:	bfde      	ittt	le
 8012b42:	1bdb      	suble	r3, r3, r7
 8012b44:	18b9      	addle	r1, r7, r2
 8012b46:	1880      	addle	r0, r0, r2
 8012b48:	005b      	lsls	r3, r3, #1
 8012b4a:	3d01      	subs	r5, #1
 8012b4c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8012b50:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012b54:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8012b58:	d1f0      	bne.n	8012b3c <__ieee754_sqrt+0x88>
 8012b5a:	462a      	mov	r2, r5
 8012b5c:	f04f 0e20 	mov.w	lr, #32
 8012b60:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8012b64:	428b      	cmp	r3, r1
 8012b66:	eb07 0c05 	add.w	ip, r7, r5
 8012b6a:	dc02      	bgt.n	8012b72 <__ieee754_sqrt+0xbe>
 8012b6c:	d113      	bne.n	8012b96 <__ieee754_sqrt+0xe2>
 8012b6e:	45a4      	cmp	ip, r4
 8012b70:	d811      	bhi.n	8012b96 <__ieee754_sqrt+0xe2>
 8012b72:	f1bc 0f00 	cmp.w	ip, #0
 8012b76:	eb0c 0507 	add.w	r5, ip, r7
 8012b7a:	da43      	bge.n	8012c04 <__ieee754_sqrt+0x150>
 8012b7c:	2d00      	cmp	r5, #0
 8012b7e:	db41      	blt.n	8012c04 <__ieee754_sqrt+0x150>
 8012b80:	f101 0801 	add.w	r8, r1, #1
 8012b84:	1a5b      	subs	r3, r3, r1
 8012b86:	45a4      	cmp	ip, r4
 8012b88:	bf88      	it	hi
 8012b8a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8012b8e:	eba4 040c 	sub.w	r4, r4, ip
 8012b92:	443a      	add	r2, r7
 8012b94:	4641      	mov	r1, r8
 8012b96:	005b      	lsls	r3, r3, #1
 8012b98:	f1be 0e01 	subs.w	lr, lr, #1
 8012b9c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8012ba0:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8012ba4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8012ba8:	d1dc      	bne.n	8012b64 <__ieee754_sqrt+0xb0>
 8012baa:	4323      	orrs	r3, r4
 8012bac:	d006      	beq.n	8012bbc <__ieee754_sqrt+0x108>
 8012bae:	1c54      	adds	r4, r2, #1
 8012bb0:	bf13      	iteet	ne
 8012bb2:	3201      	addne	r2, #1
 8012bb4:	3001      	addeq	r0, #1
 8012bb6:	4672      	moveq	r2, lr
 8012bb8:	f022 0201 	bicne.w	r2, r2, #1
 8012bbc:	1043      	asrs	r3, r0, #1
 8012bbe:	07c1      	lsls	r1, r0, #31
 8012bc0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012bc4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012bc8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012bcc:	bf48      	it	mi
 8012bce:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8012bd2:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8012bd6:	4610      	mov	r0, r2
 8012bd8:	e782      	b.n	8012ae0 <__ieee754_sqrt+0x2c>
 8012bda:	0ae3      	lsrs	r3, r4, #11
 8012bdc:	3915      	subs	r1, #21
 8012bde:	0564      	lsls	r4, r4, #21
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d0fa      	beq.n	8012bda <__ieee754_sqrt+0x126>
 8012be4:	02de      	lsls	r6, r3, #11
 8012be6:	d50a      	bpl.n	8012bfe <__ieee754_sqrt+0x14a>
 8012be8:	f1c2 0020 	rsb	r0, r2, #32
 8012bec:	fa24 f000 	lsr.w	r0, r4, r0
 8012bf0:	1e55      	subs	r5, r2, #1
 8012bf2:	4094      	lsls	r4, r2
 8012bf4:	4303      	orrs	r3, r0
 8012bf6:	1b4a      	subs	r2, r1, r5
 8012bf8:	e78a      	b.n	8012b10 <__ieee754_sqrt+0x5c>
 8012bfa:	4611      	mov	r1, r2
 8012bfc:	e7f0      	b.n	8012be0 <__ieee754_sqrt+0x12c>
 8012bfe:	005b      	lsls	r3, r3, #1
 8012c00:	3201      	adds	r2, #1
 8012c02:	e7ef      	b.n	8012be4 <__ieee754_sqrt+0x130>
 8012c04:	4688      	mov	r8, r1
 8012c06:	e7bd      	b.n	8012b84 <__ieee754_sqrt+0xd0>
 8012c08:	7ff00000 	.word	0x7ff00000

08012c0c <fabs>:
 8012c0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012c10:	4770      	bx	lr

08012c12 <finite>:
 8012c12:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8012c16:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012c1a:	0fc0      	lsrs	r0, r0, #31
 8012c1c:	4770      	bx	lr
	...

08012c20 <nan>:
 8012c20:	4901      	ldr	r1, [pc, #4]	; (8012c28 <nan+0x8>)
 8012c22:	2000      	movs	r0, #0
 8012c24:	4770      	bx	lr
 8012c26:	bf00      	nop
 8012c28:	7ff80000 	.word	0x7ff80000

08012c2c <rint>:
 8012c2c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8012c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c32:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8012c36:	2f13      	cmp	r7, #19
 8012c38:	4602      	mov	r2, r0
 8012c3a:	460b      	mov	r3, r1
 8012c3c:	460c      	mov	r4, r1
 8012c3e:	4605      	mov	r5, r0
 8012c40:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8012c44:	dc59      	bgt.n	8012cfa <rint+0xce>
 8012c46:	2f00      	cmp	r7, #0
 8012c48:	da2a      	bge.n	8012ca0 <rint+0x74>
 8012c4a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012c4e:	4301      	orrs	r1, r0
 8012c50:	d022      	beq.n	8012c98 <rint+0x6c>
 8012c52:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8012c56:	4301      	orrs	r1, r0
 8012c58:	424d      	negs	r5, r1
 8012c5a:	430d      	orrs	r5, r1
 8012c5c:	4936      	ldr	r1, [pc, #216]	; (8012d38 <rint+0x10c>)
 8012c5e:	0c5c      	lsrs	r4, r3, #17
 8012c60:	0b2d      	lsrs	r5, r5, #12
 8012c62:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8012c66:	0464      	lsls	r4, r4, #17
 8012c68:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012c6c:	ea45 0304 	orr.w	r3, r5, r4
 8012c70:	e9d1 4500 	ldrd	r4, r5, [r1]
 8012c74:	4620      	mov	r0, r4
 8012c76:	4629      	mov	r1, r5
 8012c78:	f7ed fb30 	bl	80002dc <__adddf3>
 8012c7c:	e9cd 0100 	strd	r0, r1, [sp]
 8012c80:	462b      	mov	r3, r5
 8012c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c86:	4622      	mov	r2, r4
 8012c88:	f7ed fb26 	bl	80002d8 <__aeabi_dsub>
 8012c8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012c90:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8012c94:	4602      	mov	r2, r0
 8012c96:	460b      	mov	r3, r1
 8012c98:	4610      	mov	r0, r2
 8012c9a:	4619      	mov	r1, r3
 8012c9c:	b003      	add	sp, #12
 8012c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ca0:	4926      	ldr	r1, [pc, #152]	; (8012d3c <rint+0x110>)
 8012ca2:	4139      	asrs	r1, r7
 8012ca4:	ea03 0001 	and.w	r0, r3, r1
 8012ca8:	4310      	orrs	r0, r2
 8012caa:	d0f5      	beq.n	8012c98 <rint+0x6c>
 8012cac:	084b      	lsrs	r3, r1, #1
 8012cae:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8012cb2:	ea52 0501 	orrs.w	r5, r2, r1
 8012cb6:	d00c      	beq.n	8012cd2 <rint+0xa6>
 8012cb8:	ea24 0303 	bic.w	r3, r4, r3
 8012cbc:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8012cc0:	2f13      	cmp	r7, #19
 8012cc2:	fa44 f707 	asr.w	r7, r4, r7
 8012cc6:	bf0c      	ite	eq
 8012cc8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8012ccc:	2500      	movne	r5, #0
 8012cce:	ea43 0407 	orr.w	r4, r3, r7
 8012cd2:	4919      	ldr	r1, [pc, #100]	; (8012d38 <rint+0x10c>)
 8012cd4:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8012cd8:	4623      	mov	r3, r4
 8012cda:	462a      	mov	r2, r5
 8012cdc:	e9d6 4500 	ldrd	r4, r5, [r6]
 8012ce0:	4620      	mov	r0, r4
 8012ce2:	4629      	mov	r1, r5
 8012ce4:	f7ed fafa 	bl	80002dc <__adddf3>
 8012ce8:	e9cd 0100 	strd	r0, r1, [sp]
 8012cec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cf0:	4622      	mov	r2, r4
 8012cf2:	462b      	mov	r3, r5
 8012cf4:	f7ed faf0 	bl	80002d8 <__aeabi_dsub>
 8012cf8:	e7cc      	b.n	8012c94 <rint+0x68>
 8012cfa:	2f33      	cmp	r7, #51	; 0x33
 8012cfc:	dd05      	ble.n	8012d0a <rint+0xde>
 8012cfe:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8012d02:	d1c9      	bne.n	8012c98 <rint+0x6c>
 8012d04:	f7ed faea 	bl	80002dc <__adddf3>
 8012d08:	e7c4      	b.n	8012c94 <rint+0x68>
 8012d0a:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8012d0e:	f04f 31ff 	mov.w	r1, #4294967295
 8012d12:	fa21 f10c 	lsr.w	r1, r1, ip
 8012d16:	4208      	tst	r0, r1
 8012d18:	d0be      	beq.n	8012c98 <rint+0x6c>
 8012d1a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8012d1e:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8012d22:	bf1f      	itttt	ne
 8012d24:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8012d28:	ea20 0303 	bicne.w	r3, r0, r3
 8012d2c:	fa45 fc0c 	asrne.w	ip, r5, ip
 8012d30:	ea43 050c 	orrne.w	r5, r3, ip
 8012d34:	e7cd      	b.n	8012cd2 <rint+0xa6>
 8012d36:	bf00      	nop
 8012d38:	08013bd0 	.word	0x08013bd0
 8012d3c:	000fffff 	.word	0x000fffff

08012d40 <scalbn>:
 8012d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d42:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8012d46:	4604      	mov	r4, r0
 8012d48:	460d      	mov	r5, r1
 8012d4a:	4617      	mov	r7, r2
 8012d4c:	460b      	mov	r3, r1
 8012d4e:	b996      	cbnz	r6, 8012d76 <scalbn+0x36>
 8012d50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012d54:	4303      	orrs	r3, r0
 8012d56:	d039      	beq.n	8012dcc <scalbn+0x8c>
 8012d58:	4b35      	ldr	r3, [pc, #212]	; (8012e30 <scalbn+0xf0>)
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	f7ed fc74 	bl	8000648 <__aeabi_dmul>
 8012d60:	4b34      	ldr	r3, [pc, #208]	; (8012e34 <scalbn+0xf4>)
 8012d62:	429f      	cmp	r7, r3
 8012d64:	4604      	mov	r4, r0
 8012d66:	460d      	mov	r5, r1
 8012d68:	da0f      	bge.n	8012d8a <scalbn+0x4a>
 8012d6a:	a32d      	add	r3, pc, #180	; (adr r3, 8012e20 <scalbn+0xe0>)
 8012d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d70:	f7ed fc6a 	bl	8000648 <__aeabi_dmul>
 8012d74:	e006      	b.n	8012d84 <scalbn+0x44>
 8012d76:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8012d7a:	4296      	cmp	r6, r2
 8012d7c:	d10a      	bne.n	8012d94 <scalbn+0x54>
 8012d7e:	4602      	mov	r2, r0
 8012d80:	f7ed faac 	bl	80002dc <__adddf3>
 8012d84:	4604      	mov	r4, r0
 8012d86:	460d      	mov	r5, r1
 8012d88:	e020      	b.n	8012dcc <scalbn+0x8c>
 8012d8a:	460b      	mov	r3, r1
 8012d8c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8012d90:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8012d94:	19b9      	adds	r1, r7, r6
 8012d96:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8012d9a:	4291      	cmp	r1, r2
 8012d9c:	dd0e      	ble.n	8012dbc <scalbn+0x7c>
 8012d9e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8012da2:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8012da6:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8012daa:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8012dae:	a31e      	add	r3, pc, #120	; (adr r3, 8012e28 <scalbn+0xe8>)
 8012db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012db4:	4820      	ldr	r0, [pc, #128]	; (8012e38 <scalbn+0xf8>)
 8012db6:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8012dba:	e7d9      	b.n	8012d70 <scalbn+0x30>
 8012dbc:	2900      	cmp	r1, #0
 8012dbe:	dd08      	ble.n	8012dd2 <scalbn+0x92>
 8012dc0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012dc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012dc8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8012dcc:	4620      	mov	r0, r4
 8012dce:	4629      	mov	r1, r5
 8012dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dd2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8012dd6:	da16      	bge.n	8012e06 <scalbn+0xc6>
 8012dd8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012ddc:	429f      	cmp	r7, r3
 8012dde:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8012de2:	dd08      	ble.n	8012df6 <scalbn+0xb6>
 8012de4:	4c15      	ldr	r4, [pc, #84]	; (8012e3c <scalbn+0xfc>)
 8012de6:	4814      	ldr	r0, [pc, #80]	; (8012e38 <scalbn+0xf8>)
 8012de8:	f363 74df 	bfi	r4, r3, #31, #1
 8012dec:	a30e      	add	r3, pc, #56	; (adr r3, 8012e28 <scalbn+0xe8>)
 8012dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012df2:	4621      	mov	r1, r4
 8012df4:	e7bc      	b.n	8012d70 <scalbn+0x30>
 8012df6:	4c12      	ldr	r4, [pc, #72]	; (8012e40 <scalbn+0x100>)
 8012df8:	4812      	ldr	r0, [pc, #72]	; (8012e44 <scalbn+0x104>)
 8012dfa:	f363 74df 	bfi	r4, r3, #31, #1
 8012dfe:	a308      	add	r3, pc, #32	; (adr r3, 8012e20 <scalbn+0xe0>)
 8012e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e04:	e7f5      	b.n	8012df2 <scalbn+0xb2>
 8012e06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012e0a:	3136      	adds	r1, #54	; 0x36
 8012e0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012e10:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8012e14:	4620      	mov	r0, r4
 8012e16:	4b0c      	ldr	r3, [pc, #48]	; (8012e48 <scalbn+0x108>)
 8012e18:	4629      	mov	r1, r5
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	e7a8      	b.n	8012d70 <scalbn+0x30>
 8012e1e:	bf00      	nop
 8012e20:	c2f8f359 	.word	0xc2f8f359
 8012e24:	01a56e1f 	.word	0x01a56e1f
 8012e28:	8800759c 	.word	0x8800759c
 8012e2c:	7e37e43c 	.word	0x7e37e43c
 8012e30:	43500000 	.word	0x43500000
 8012e34:	ffff3cb0 	.word	0xffff3cb0
 8012e38:	8800759c 	.word	0x8800759c
 8012e3c:	7e37e43c 	.word	0x7e37e43c
 8012e40:	01a56e1f 	.word	0x01a56e1f
 8012e44:	c2f8f359 	.word	0xc2f8f359
 8012e48:	3c900000 	.word	0x3c900000

08012e4c <_init>:
 8012e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e4e:	bf00      	nop
 8012e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e52:	bc08      	pop	{r3}
 8012e54:	469e      	mov	lr, r3
 8012e56:	4770      	bx	lr

08012e58 <_fini>:
 8012e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e5a:	bf00      	nop
 8012e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e5e:	bc08      	pop	{r3}
 8012e60:	469e      	mov	lr, r3
 8012e62:	4770      	bx	lr
