<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2826" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2826{left:170px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2826{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2826{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2826{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2826{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.02px;}
#t6_2826{left:69px;bottom:1061px;letter-spacing:0.15px;}
#t7_2826{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2826{left:69px;bottom:802px;letter-spacing:-0.13px;}
#t9_2826{left:69px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2826{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2826{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_2826{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_2826{left:69px;bottom:706px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_2826{left:69px;bottom:689px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_2826{left:259px;bottom:689px;}
#tg_2826{left:264px;bottom:689px;}
#th_2826{left:272px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_2826{left:69px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tj_2826{left:247px;bottom:666px;}
#tk_2826{left:251px;bottom:666px;}
#tl_2826{left:263px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_2826{left:69px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_2826{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#to_2826{left:193px;bottom:632px;}
#tp_2826{left:197px;bottom:632px;}
#tq_2826{left:209px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_2826{left:69px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_2826{left:69px;bottom:593px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tt_2826{left:69px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_2826{left:69px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_2826{left:543px;bottom:547px;letter-spacing:-0.14px;}
#tw_2826{left:69px;bottom:530px;letter-spacing:-0.17px;}
#tx_2826{left:808px;bottom:530px;}
#ty_2826{left:69px;bottom:495px;letter-spacing:-0.13px;}
#tz_2826{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t10_2826{left:69px;bottom:452px;letter-spacing:-0.11px;}
#t11_2826{left:69px;bottom:434px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_2826{left:90px;bottom:415px;letter-spacing:-0.09px;}
#t13_2826{left:90px;bottom:397px;letter-spacing:-0.12px;}
#t14_2826{left:145px;bottom:379px;letter-spacing:-0.12px;}
#t15_2826{left:172px;bottom:360px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t16_2826{left:172px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_2826{left:145px;bottom:324px;letter-spacing:-0.07px;}
#t18_2826{left:90px;bottom:305px;letter-spacing:-0.09px;}
#t19_2826{left:117px;bottom:287px;letter-spacing:-0.12px;}
#t1a_2826{left:337px;bottom:287px;letter-spacing:-0.12px;}
#t1b_2826{left:145px;bottom:269px;letter-spacing:-0.13px;}
#t1c_2826{left:145px;bottom:250px;letter-spacing:-0.1px;}
#t1d_2826{left:337px;bottom:250px;letter-spacing:-0.12px;}
#t1e_2826{left:172px;bottom:232px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1f_2826{left:117px;bottom:214px;letter-spacing:-0.07px;}
#t1g_2826{left:90px;bottom:195px;letter-spacing:-0.07px;}
#t1h_2826{left:69px;bottom:177px;letter-spacing:-0.15px;}
#t1i_2826{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t1j_2826{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t1k_2826{left:284px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-1.32px;}
#t1l_2826{left:284px;bottom:1028px;letter-spacing:-0.09px;}
#t1m_2826{left:329px;bottom:1043px;letter-spacing:-0.14px;}
#t1n_2826{left:329px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1o_2826{left:329px;bottom:1013px;letter-spacing:-0.14px;}
#t1p_2826{left:403px;bottom:1043px;letter-spacing:-0.12px;}
#t1q_2826{left:403px;bottom:1028px;letter-spacing:-0.11px;}
#t1r_2826{left:403px;bottom:1013px;letter-spacing:-0.12px;}
#t1s_2826{left:489px;bottom:1043px;letter-spacing:-0.13px;}
#t1t_2826{left:78px;bottom:993px;letter-spacing:-0.13px;}
#t1u_2826{left:78px;bottom:976px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_2826{left:78px;bottom:959px;letter-spacing:-0.14px;}
#t1w_2826{left:284px;bottom:993px;}
#t1x_2826{left:329px;bottom:993px;letter-spacing:-0.16px;}
#t1y_2826{left:403px;bottom:993px;letter-spacing:-0.16px;}
#t1z_2826{left:489px;bottom:993px;letter-spacing:-0.12px;}
#t20_2826{left:489px;bottom:976px;letter-spacing:-0.11px;}
#t21_2826{left:489px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t22_2826{left:489px;bottom:943px;letter-spacing:-0.12px;}
#t23_2826{left:78px;bottom:865px;letter-spacing:-0.13px;}
#t24_2826{left:134px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t25_2826{left:255px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_2826{left:410px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_2826{left:569px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t28_2826{left:731px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t29_2826{left:92px;bottom:840px;}
#t2a_2826{left:158px;bottom:840px;letter-spacing:-0.12px;}
#t2b_2826{left:244px;bottom:840px;letter-spacing:-0.13px;}
#t2c_2826{left:401px;bottom:840px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2d_2826{left:591px;bottom:840px;letter-spacing:-0.12px;}
#t2e_2826{left:752px;bottom:840px;letter-spacing:-0.15px;}

.s1_2826{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2826{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2826{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2826{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2826{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2826{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2826{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2826{font-size:14px;font-family:NeoSansIntel_b6r;color:#000;}
.s9_2826{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.sa_2826{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2826" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_b6r;
	src: url("fonts/NeoSansIntel_b6r.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2826Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2826" style="-webkit-user-select: none;"><object width="935" height="1210" data="2826/2826.svg" type="image/svg+xml" id="pdf2826" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2826" class="t s1_2826">VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single Precision Floating-Point Values With Less Than 2^-28 </span>
<span id="t2_2826" class="t s2_2826">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2826" class="t s1_2826">8-32 </span><span id="t4_2826" class="t s1_2826">Vol. 2D </span>
<span id="t5_2826" class="t s3_2826">VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single Precision </span>
<span id="t6_2826" class="t s3_2826">Floating-Point Values With Less Than 2^-28 Relative Error </span>
<span id="t7_2826" class="t s4_2826">Instruction Operand Encoding </span>
<span id="t8_2826" class="t s5_2826">Description </span>
<span id="t9_2826" class="t s6_2826">Computes the reciprocal square root of the float32 values in the source operand (the second operand) and store </span>
<span id="ta_2826" class="t s6_2826">the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than </span>
<span id="tb_2826" class="t s6_2826">2^-28 of maximum relative error prior to final rounding. The final results is rounded to &lt; 2^-23 relative error </span>
<span id="tc_2826" class="t s6_2826">before written to the destination. </span>
<span id="td_2826" class="t s6_2826">If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) </span>
<span id="te_2826" class="t s6_2826">source numbers, as well as </span><span id="tf_2826" class="t s7_2826">-</span><span id="tg_2826" class="t s8_2826">∞</span><span id="th_2826" class="t s6_2826">, return the canonical NaN and set the Invalid Flag (#I). </span>
<span id="ti_2826" class="t s6_2826">A value of -0 must return </span><span id="tj_2826" class="t s7_2826">-</span><span id="tk_2826" class="t s8_2826">∞ </span><span id="tl_2826" class="t s6_2826">and set the DivByZero flags (#Z). Negative numbers should return NaN and set the </span>
<span id="tm_2826" class="t s6_2826">Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative </span>
<span id="tn_2826" class="t s6_2826">denormals return </span><span id="to_2826" class="t s7_2826">-</span><span id="tp_2826" class="t s8_2826">∞ </span><span id="tq_2826" class="t s6_2826">and set the DivByZero flag. </span>
<span id="tr_2826" class="t s6_2826">The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit </span>
<span id="ts_2826" class="t s6_2826">memory location. The destination operand is a ZMM register, conditionally updated using writemask k1. </span>
<span id="tt_2826" class="t s6_2826">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tu_2826" class="t s6_2826">A numerically exact implementation of VRSQRT28xx can be found at </span><span id="tv_2826" class="t s9_2826">https://software.intel.com/en-us/arti- </span>
<span id="tw_2826" class="t s9_2826">cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2 </span><span id="tx_2826" class="t s6_2826">. </span>
<span id="ty_2826" class="t s5_2826">Operation </span>
<span id="tz_2826" class="t sa_2826">VRSQRT28PS (EVEX Encoded Versions) </span>
<span id="t10_2826" class="t s7_2826">(KL, VL) = (16, 512) </span>
<span id="t11_2826" class="t s7_2826">FOR j := 0 TO KL-1 </span>
<span id="t12_2826" class="t s7_2826">i := j * 32 </span>
<span id="t13_2826" class="t s7_2826">IF k1[j] OR *no writemask* THEN </span>
<span id="t14_2826" class="t s7_2826">IF (EVEX.b = 1) AND (SRC *is memory*) </span>
<span id="t15_2826" class="t s7_2826">THEN DEST[i+31:i] := (1.0/ SQRT(SRC[31:0])); </span>
<span id="t16_2826" class="t s7_2826">ELSE DEST[i+31:i] := (1.0/ SQRT(SRC[i+31:i])); </span>
<span id="t17_2826" class="t s7_2826">FI; </span>
<span id="t18_2826" class="t s7_2826">ELSE </span>
<span id="t19_2826" class="t s7_2826">IF *merging-masking* </span><span id="t1a_2826" class="t s7_2826">; merging-masking </span>
<span id="t1b_2826" class="t s7_2826">THEN *DEST[i+31:i] remains unchanged* </span>
<span id="t1c_2826" class="t s7_2826">ELSE </span><span id="t1d_2826" class="t s7_2826">; zeroing-masking </span>
<span id="t1e_2826" class="t s7_2826">DEST[i+31:i] := 0 </span>
<span id="t1f_2826" class="t s7_2826">FI; </span>
<span id="t1g_2826" class="t s7_2826">FI; </span>
<span id="t1h_2826" class="t s7_2826">ENDFOR; </span>
<span id="t1i_2826" class="t sa_2826">Opcode/ </span>
<span id="t1j_2826" class="t sa_2826">Instruction </span>
<span id="t1k_2826" class="t sa_2826">Op / </span>
<span id="t1l_2826" class="t sa_2826">En </span>
<span id="t1m_2826" class="t sa_2826">64/32 </span>
<span id="t1n_2826" class="t sa_2826">bit Mode </span>
<span id="t1o_2826" class="t sa_2826">Support </span>
<span id="t1p_2826" class="t sa_2826">CPUID </span>
<span id="t1q_2826" class="t sa_2826">Feature </span>
<span id="t1r_2826" class="t sa_2826">Flag </span>
<span id="t1s_2826" class="t sa_2826">Description </span>
<span id="t1t_2826" class="t s7_2826">EVEX.512.66.0F38.W0 CC /r </span>
<span id="t1u_2826" class="t s7_2826">VRSQRT28PS zmm1 {k1}{z}, </span>
<span id="t1v_2826" class="t s7_2826">zmm2/m512/m32bcst {sae} </span>
<span id="t1w_2826" class="t s7_2826">A </span><span id="t1x_2826" class="t s7_2826">V/V </span><span id="t1y_2826" class="t s7_2826">AVX512ER </span><span id="t1z_2826" class="t s7_2826">Computes approximations to the Reciprocal square root </span>
<span id="t20_2826" class="t s7_2826">(&lt;2^-28 relative error) of the packed single-precision </span>
<span id="t21_2826" class="t s7_2826">floating-point values from zmm2/m512/m32bcst and stores </span>
<span id="t22_2826" class="t s7_2826">result in zmm1with writemask k1. </span>
<span id="t23_2826" class="t sa_2826">Op/En </span><span id="t24_2826" class="t sa_2826">Tuple Type </span><span id="t25_2826" class="t sa_2826">Operand 1 </span><span id="t26_2826" class="t sa_2826">Operand 2 </span><span id="t27_2826" class="t sa_2826">Operand 3 </span><span id="t28_2826" class="t sa_2826">Operand 4 </span>
<span id="t29_2826" class="t s7_2826">A </span><span id="t2a_2826" class="t s7_2826">Full </span><span id="t2b_2826" class="t s7_2826">ModRM:reg (w) </span><span id="t2c_2826" class="t s7_2826">ModRM:r/m (r) </span><span id="t2d_2826" class="t s7_2826">N/A </span><span id="t2e_2826" class="t s7_2826">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
