
led_wtd.elf:     file format elf32-littlearm


Disassembly of section .text:

30000000 <_start>:
30000000:	e59f004c 	ldr	r0, [pc, #76]	; 30000054 <halt+0x4>
30000004:	e3a01000 	mov	r1, #0
30000008:	e5801000 	str	r1, [r0]
3000000c:	e59f1044 	ldr	r1, [pc, #68]	; 30000058 <halt+0x8>
30000010:	e59f0044 	ldr	r0, [pc, #68]	; 3000005c <halt+0xc>
30000014:	e5810000 	str	r0, [r1]
30000018:	e3a02a01 	mov	r2, #4096	; 0x1000

3000001c <led_blink>:
3000001c:	e59f103c 	ldr	r1, [pc, #60]	; 30000060 <halt+0x10>
30000020:	e3a00000 	mov	r0, #0
30000024:	e5810000 	str	r0, [r1]
30000028:	e3a00601 	mov	r0, #1048576	; 0x100000
3000002c:	eb00000c 	bl	30000064 <delay>
30000030:	e59f1028 	ldr	r1, [pc, #40]	; 30000060 <halt+0x10>
30000034:	e3a0000f 	mov	r0, #15
30000038:	e5810000 	str	r0, [r1]
3000003c:	e3a00601 	mov	r0, #1048576	; 0x100000
30000040:	eb000007 	bl	30000064 <delay>
30000044:	e2422001 	sub	r2, r2, #1
30000048:	e3520000 	cmp	r2, #0
3000004c:	1afffff2 	bne	3000001c <led_blink>

30000050 <halt>:
30000050:	eafffffe 	b	30000050 <halt>
30000054:	e2700000 	rsbs	r0, r0, #0
30000058:	e0200280 	eor	r0, r0, r0, lsl #5
3000005c:	00001111 	andeq	r1, r0, r1, lsl r1
30000060:	e0200284 	eor	r0, r0, r4, lsl #5

30000064 <delay>:
30000064:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
30000068:	e28db000 	add	fp, sp, #0
3000006c:	e24dd014 	sub	sp, sp, #20
30000070:	e50b0010 	str	r0, [fp, #-16]
30000074:	e51b3010 	ldr	r3, [fp, #-16]
30000078:	e50b3008 	str	r3, [fp, #-8]
3000007c:	e1a00000 	nop			; (mov r0, r0)
30000080:	e51b3008 	ldr	r3, [fp, #-8]
30000084:	e3530000 	cmp	r3, #0
30000088:	03a02000 	moveq	r2, #0
3000008c:	13a02001 	movne	r2, #1
30000090:	e6ef2072 	uxtb	r2, r2
30000094:	e2433001 	sub	r3, r3, #1
30000098:	e50b3008 	str	r3, [fp, #-8]
3000009c:	e3520000 	cmp	r2, #0
300000a0:	1afffff6 	bne	30000080 <delay+0x1c>
300000a4:	e28bd000 	add	sp, fp, #0
300000a8:	e8bd0800 	pop	{fp}
300000ac:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003341 	andeq	r3, r0, r1, asr #6
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000029 	andeq	r0, r0, r9, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 	undefined instruction 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	09060053 	stmdbeq	r6, {r0, r1, r4, r6}
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0x20a
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	031b021a 	tsteq	fp, #-1610612735	; 0xa0000001

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x2ef2f2dc>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e382e 	teqcc	lr, lr, lsr #16
  10:	2941462d 	stmdbcs	r1, {r0, r2, r3, r5, r9, sl, lr}^
  14:	352e3420 	strcc	r3, [lr, #-1056]!	; 0x420
  18:	Address 0x00000018 is out of bounds.

