{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723606588957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606588958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:36:27 2024 " "Processing started: Wed Aug 14 11:36:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606588958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606588958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606588958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723606589740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723606589741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../rtl/cmp.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723606600103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606600103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_v2 " "Found entity 1: bin2bcd_v2" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723606600107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606600107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_modify " "Found entity 1: bcd_modify" {  } { { "../rtl/bcd_modify.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723606600111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606600111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723606600116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606600116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin2bcd_v2 " "Elaborating entity \"bin2bcd_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723606600198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 bin2bcd_v2.v(51) " "Verilog HDL assignment warning at bin2bcd_v2.v(51): truncated value with size 20 to match size of target (12)" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723606600205 "|bin2bcd_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_modify bcd_modify:bcd_modify_inst1 " "Elaborating entity \"bcd_modify\" for hierarchy \"bcd_modify:bcd_modify_inst1\"" {  } { { "../rtl/bin2bcd_v2.v" "bcd_modify_inst1" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723606600215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp bcd_modify:bcd_modify_inst1\|cmp:cmp_high " "Elaborating entity \"cmp\" for hierarchy \"bcd_modify:bcd_modify_inst1\|cmp:cmp_high\"" {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723606600224 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600279 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600279 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600280 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600280 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600280 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600281 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600282 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600282 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600282 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600282 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600282 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600283 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600283 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600283 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600283 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600284 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600284 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600284 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600284 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600285 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600286 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600287 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600287 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600287 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600287 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_low 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_low 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_low\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_low" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_low"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_middle 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_middle 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_middle\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_middle" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_middle"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "cmp_in cmp_high 4 8 " "Port \"cmp_in\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cmp_out cmp_high 4 8 " "Port \"cmp_out\" on the entity instantiation of \"cmp_high\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1723606600288 "|bin2bcd_v2|bcd_modify:bcd_modify_inst1|cmp:cmp_high"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723606600673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[8\] GND " "Pin \"bcd\[8\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723606600717 "|bin2bcd_v2|bcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[9\] GND " "Pin \"bcd\[9\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723606600717 "|bin2bcd_v2|bcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[10\] GND " "Pin \"bcd\[10\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723606600717 "|bin2bcd_v2|bcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[11\] GND " "Pin \"bcd\[11\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723606600717 "|bin2bcd_v2|bcd[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723606600717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723606600908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723606600908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723606600957 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723606600957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723606600957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723606600982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:36:40 2024 " "Processing ended: Wed Aug 14 11:36:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723606600982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723606600982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723606600982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606600982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723606604212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606604213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:36:42 2024 " "Processing started: Wed Aug 14 11:36:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606604213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723606604213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723606604213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723606604426 ""}
{ "Info" "0" "" "Project  = bin2bcd" {  } {  } 0 0 "Project  = bin2bcd" 0 0 "Fitter" 0 0 1723606604426 ""}
{ "Info" "0" "" "Revision = bin2bcd" {  } {  } 0 0 "Revision = bin2bcd" 0 0 "Fitter" 0 0 1723606604426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1723606604482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1723606604483 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "bin2bcd EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design bin2bcd" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1723606604598 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1723606604639 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1723606604639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723606604760 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723606604770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723606604989 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723606604989 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723606604989 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723606604989 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723606604991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723606604991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723606604991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723606604991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723606604991 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723606604991 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723606604993 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1723606605178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bin2bcd.sdc " "Synopsys Design Constraints File file not found: 'bin2bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723606605275 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723606605275 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1723606605276 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1723606605276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1723606605277 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1723606605277 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723606605277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723606605278 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723606605278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723606605278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723606605279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1723606605280 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723606605280 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 8 12 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 8 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1723606605281 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1723606605281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723606605281 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723606605281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1723606605281 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723606605281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723606605304 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723606605308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723606605715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723606605743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723606605755 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723606605870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723606605870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723606606061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/git-repository/fpga_training/bin2bcd/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723606606436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723606606436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723606606476 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1723606606476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723606606476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723606606479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723606606594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723606606609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723606606746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723606606746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723606607035 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723606607389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/bin2bcd/prj/output_files/bin2bcd.fit.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/bin2bcd/prj/output_files/bin2bcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723606607848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5620 " "Peak virtual memory: 5620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723606608131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:36:48 2024 " "Processing ended: Wed Aug 14 11:36:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723606608131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723606608131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723606608131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723606608131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723606610661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606610662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:36:49 2024 " "Processing started: Wed Aug 14 11:36:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606610662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723606610662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723606610662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1723606611094 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723606611411 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723606611431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723606612104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:36:52 2024 " "Processing ended: Wed Aug 14 11:36:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723606612104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723606612104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723606612104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723606612104 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723606612775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723606615137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606615137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:36:53 2024 " "Processing started: Wed Aug 14 11:36:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606615137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1723606615137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bin2bcd -c bin2bcd " "Command: quartus_sta bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1723606615137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1723606615390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1723606615667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1723606615667 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1723606615713 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1723606615713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bin2bcd.sdc " "Synopsys Design Constraints File file not found: 'bin2bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1723606615862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723606615862 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1723606615862 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1723606615863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1723606615863 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1723606615864 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1723606615865 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1723606615875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1723606615877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606615902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723606615907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1723606615929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1723606616231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723606616258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1723606616259 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1723606616259 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1723606616259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616285 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723606616291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723606616363 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1723606616363 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1723606616363 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1723606616363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723606616382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723606616740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723606616740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723606616798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:36:56 2024 " "Processing ended: Wed Aug 14 11:36:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723606616798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723606616798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723606616798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1723606616798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1723606619117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606619117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:36:57 2024 " "Processing started: Wed Aug 14 11:36:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606619117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723606619117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723606619117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1723606619768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bin2bcd.vo D:/git-repository/fpga_training/bin2bcd/prj/simulation/questa/ simulation " "Generated file bin2bcd.vo in folder \"D:/git-repository/fpga_training/bin2bcd/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723606619809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723606619838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:36:59 2024 " "Processing ended: Wed Aug 14 11:36:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723606619838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723606619838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723606619838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723606619838 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723606620467 ""}
