# pes_pd


[**Day1**](https://github.com/KKiranR/Pes_pd/tree/main/day1)
- How to Talk to Computers
- SoC Design and OpenLANE
- Getiing Familiar with the Open Source EDA Tools
 
[**Day2**](https://github.com/KKiranR/Pes_pd/tree/main/day2)
- Chip Floor Planning Considerations
- Library Binding and Placement
- Cell Design and Characterization Flow
  
[**Day3**](https://github.com/KKiranR/Pes_pd/tree/main/day3)
- Labs for CMOS inverter ngspice simulations
- Inception of Layout and CMOS Fabrication Process
- Sky130 Tech File Labs

[**Day4**](https://github.com/KKiranR/Pes_pd/tree/main/day4)
- Timing Modelling using Delay Tables
- Timing Analysis with Ideal Clocks using OpenSTA
- Clock Tree Synthesis TritonCTS and Signal Integrity
  
[**Day5**](https://github.com/KKiranR/Pes_pd/tree/main/day5)
- Power Distribution Network and Routing
