# Experiment--04-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![Screenshot (25)](https://user-images.githubusercontent.com/123146156/233820249-5a0324ee-a705-443e-a3bf-1b1ff466b9d0.png)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
```Developed by: Hariharan.S
RegisterNumber: 212222050016
``` 
*/
## RTL realization![Screenshot (23)](https://user-images.githubusercontent.com/123146156/233820271-05334ecc-948d-44f7-9413-e5feb9f52f99.png)


## Output:![Screenshot (24)](https://user-images.githubusercontent.com/123146156/233820257-c9e810ae-1642-4e4d-bf1d-243b7671ac66.png)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
