
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.110555                       # Number of seconds simulated
sim_ticks                                110555368000                       # Number of ticks simulated
final_tick                               110555368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221015                       # Simulator instruction rate (inst/s)
host_op_rate                                   256244                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123205817                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734960                       # Number of bytes of host memory used
host_seconds                                   897.32                       # Real time elapsed on the host
sim_insts                                   198322112                       # Number of instructions simulated
sim_ops                                     229933429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          277888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       839744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1480704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       277888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        277888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                116                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2513564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3284074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7595687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13393325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2513564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2513564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           67152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                67152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           67152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2513564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3284074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7595687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13460477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        116                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1479616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1480704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  110555302500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.575953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.391926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.030160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3638     58.79%     58.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1105     17.86%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          282      4.56%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      2.20%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119      1.92%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      1.41%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.89%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      0.71%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          722     11.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4549.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    760.728450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9309.677368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.171629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     60.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    315668464                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               749149714                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115595000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13654.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32404.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16955                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      49                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4754657.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27299160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14895375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               101766600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 544320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           7220534880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8810159400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          58601452500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            74776652235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            676.409161                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  97441827031                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3691480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    9416760969                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19406520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10588875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                77929800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  12960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           7220534880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6641982000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60503354250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            74473809285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            673.669810                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 100620862976                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3691480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6237094524                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                61829151                       # Number of BP lookups
system.cpu.branchPred.condPredicted          34812866                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7083811                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19959279                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16437726                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.356312                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 8777366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              81107                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2708334                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2612814                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            95520                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        82545                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        221110737                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8492606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      366953526                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    61829151                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27827906                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     205168876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                14189001                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3936                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1272                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        11568                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 118289151                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 53562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          220772758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.066997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18303351      8.29%      8.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 79373084     35.95%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 23169580     10.49%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 99926743     45.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            220772758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.279630                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.659592                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17629587                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14291824                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 179007835                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2819062                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7024450                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             13497967                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 81295                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              372235930                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              30126520                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7024450                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 39536485                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10700160                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         293047                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 159710137                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3508479                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              342847410                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              14695165                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1235146                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 204590                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  78571                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1129513                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           459773152                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1612157333                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        451195074                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748958                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                154024194                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              11217                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           8162                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5143568                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             42205255                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28310999                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            710680                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3278916                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  327728066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               13342                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 275316385                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           6460231                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        97807979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    302809890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1827                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     220772758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.247058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.079635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            74293337     33.65%     33.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49664027     22.50%     56.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66611769     30.17%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28386444     12.86%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1816417      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 764      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       220772758                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                34397507     64.17%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    997      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11344306     21.16%     85.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7863526     14.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             210149501     76.33%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2160484      0.78%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37216970     13.52%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25786474      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275316385                       # Type of FU issued
system.cpu.iq.rate                           1.245152                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    53606336                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.194708                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          831472053                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         425561109                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    260149214                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  42                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              328922695                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      26                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           384146                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16594117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4357                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12233                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6509735                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       626875                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         53778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7024450                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6671806                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 81442                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           327741544                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              42205255                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28310999                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7589                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5905                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 44587                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12233                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         218788                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      7451496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7670284                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             264368077                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32961399                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10948308                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           136                       # number of nop insts executed
system.cpu.iew.exec_refs                     57553173                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39663186                       # Number of branches executed
system.cpu.iew.exec_stores                   24591774                       # Number of stores executed
system.cpu.iew.exec_rate                     1.195637                       # Inst execution rate
system.cpu.iew.wb_sent                      260659159                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     260149230                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 158682949                       # num instructions producing a value
system.cpu.iew.wb_consumers                 358668437                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.176556                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.442422                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        83543790                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7013761                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    207427891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.108498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.574006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     97923016     47.21%     47.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     55273196     26.65%     73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     26482859     12.77%     86.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11365247      5.48%     92.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7219386      3.48%     95.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2866535      1.38%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2478396      1.19%     98.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1035869      0.50%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2783387      1.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    207427891                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322112                       # Number of instructions committed
system.cpu.commit.committedOps              229933429                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412402                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642994                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035101                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279492                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897061     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801264      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933429                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2783387                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    518120761                       # The number of ROB reads
system.cpu.rob.rob_writes                   640305585                       # The number of ROB writes
system.cpu.timesIdled                           17291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          337979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322112                       # Number of Instructions Simulated
system.cpu.committedOps                     229933429                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.114907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.114907                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.896936                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.896936                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                321782222                       # number of integer regfile reads
system.cpu.int_regfile_writes               186139418                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 899636482                       # number of cc regfile reads
system.cpu.cc_regfile_writes                152459593                       # number of cc regfile writes
system.cpu.misc_regfile_reads                53178600                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            717440                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.413383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51216193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            718464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.285678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          88768500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.413383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105954734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105954734                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     30487849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30487849                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20716320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20716320                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6312                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6312                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      51204169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51204169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51204169                       # number of overall hits
system.cpu.dcache.overall_hits::total        51204169                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       705792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        705792                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       695965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       695965                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          208                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1401757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1401757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1401757                       # number of overall misses
system.cpu.dcache.overall_misses::total       1401757                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6335801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6335801500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5908302434                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5908302434                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1444500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1444500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12244103934                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12244103934                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12244103934                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12244103934                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31193641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31193641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52605926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52605926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52605926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52605926                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022626                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032503                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.031902                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031902                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026646                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  8976.867831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8976.867831                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8489.367187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8489.367187                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  6944.711538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6944.711538                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  8734.826317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8734.826317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  8734.826317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8734.826317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       379330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           49040                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.106557                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.735114                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       717440                       # number of writebacks
system.cpu.dcache.writebacks::total            717440                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       177664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       177664                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       505620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       505620                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          208                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       683284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       683284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       683284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       683284                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       528128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       528128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       190345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       190345                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       718473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       718473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       718473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       718473                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4485108000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4485108000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1731041061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1731041061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6216149061                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6216149061                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6216149061                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6216149061                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013658                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8492.463948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8492.463948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9094.229221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9094.229221                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8651.889578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8651.889578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8651.889578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8651.889578                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            128698                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.706879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118150180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            129210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            914.404303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1389895500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.706879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         236707391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        236707391                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    118150180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118150180                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     118150180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118150180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    118150180                       # number of overall hits
system.cpu.icache.overall_hits::total       118150180                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       138906                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        138906                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       138906                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         138906                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       138906                       # number of overall misses
system.cpu.icache.overall_misses::total        138906                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1421756535                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1421756535                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1421756535                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1421756535                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1421756535                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1421756535                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    118289086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118289086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    118289086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118289086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    118289086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118289086                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001174                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001174                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10235.386052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10235.386052                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 10235.386052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10235.386052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 10235.386052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10235.386052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       157073                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          557                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9849                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.948117                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.318182                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       128698                       # number of writebacks
system.cpu.icache.writebacks::total            128698                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9686                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9686                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       129220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       129220                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       129220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       129220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       129220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       129220                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1258431552                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1258431552                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1258431552                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1258431552                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1258431552                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1258431552                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9738.674756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9738.674756                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9738.674756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9738.674756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9738.674756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9738.674756                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1542509                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1542874                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  325                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                181278                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       189                       # number of replacements
system.l2.tags.tagsinuse                 14412.626061                       # Cycle average of tags in use
system.l2.tags.total_refs                      757336                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.955349                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13981.915367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   430.710695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.426694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.439838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015076                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530029                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14377380                       # Number of tag accesses
system.l2.tags.data_accesses                 14377380                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       705158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705158                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       137374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           137374                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             186947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186947                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          124863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             124863                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         524769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            524769                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                124863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                711716                       # number of demand (read+write) hits
system.l2.demand_hits::total                   836579                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               124863                       # number of overall hits
system.l2.overall_hits::cpu.data               711716                       # number of overall hits
system.l2.overall_hits::total                  836579                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3395                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4348                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3353                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6748                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11096                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4348                       # number of overall misses
system.l2.overall_misses::cpu.data               6748                       # number of overall misses
system.l2.overall_misses::total                 11096                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    209399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     209399500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    309956500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    309956500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    258479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    258479000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     309956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     467878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        777835000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    309956500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    467878500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       777835000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       705158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       137374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       137374                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         190342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            190342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       129211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         129211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       528122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        528122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            129211                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            718464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               847675                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           129211                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           718464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              847675                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017836                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.033650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033650                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006349                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.033650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.033650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61678.792342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61678.792342                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 71287.143514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71287.143514                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77088.875634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77088.875634                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 71287.143514                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 69335.877297                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70100.486662                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 71287.143514                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 69335.877297                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70100.486662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         1                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  116                       # number of writebacks
system.l2.writebacks::total                       116                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1045                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1045                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           30                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1081                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1081                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       221053                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         221053                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2350                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4342                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3323                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       221053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           231068                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    851449979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    851449979                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    163710001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163710001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    283555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    283555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    236288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    236288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    283555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    399998001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    683553001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    283555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    399998001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    851449979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1535002980                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.033604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006292                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.033604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.033604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272590                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  3851.791104                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  3851.791104                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15555.555556                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69663.830213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69663.830213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65305.158913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65305.158913                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71106.831177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71106.831177                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65305.158913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70509.078265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68252.920719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65305.158913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70509.078265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  3851.791104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total  6643.079007                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          116                       # Transaction distribution
system.membus.trans_dist::CleanEvict               73                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20786                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1488128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1488128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23145                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33804066                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121702250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1693831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       846172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         207932                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       207932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110555368000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            657341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       705274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       140980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              73                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           223987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           190342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          190342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        129220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       528122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       387128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2154386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2541514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16506112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     91897856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              108403968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224185                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1071869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.197394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.398033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 860288     80.26%     80.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 211581     19.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1071869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1693053500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         193942272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1077822755                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
