SIM = questa

TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ddr_controller.v
TOPLEVEL = ddr3
MODULE = test_ddr_controller

include $(shell cocotb-config --makefiles)/Makefile.sim
