HDLi (pronounced as Headly) is a VHDL, System Verilog and Verilog frontend infrastructure. It will have the analyzer, elaborator, traversing APIs and writer for VHDL.
HDLi will have a common intermediate representation for all the HDLs.
The project will be in Java and C++ and will use Antlr and Qt/Java