// Seed: 3298461467
module module_0 (
    input wand id_0,
    input supply1 id_1
);
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd16
) (
    output tri0 _id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : 1] id_7;
  ;
  wire id_8[id_0 : 1 'd0];
  assign id_7 = id_1;
  always_comb begin : LABEL_0
    #1;
  end
  logic id_9;
endmodule
module module_2 (
    output tri0  id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  tri   id_9,
    input  tri0  id_10,
    output wand  id_11,
    input  tri0  id_12,
    input  tri1  id_13,
    output wand  id_14,
    input  tri0  id_15
);
  logic [1 : 1] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign modCall_1.id_0 = 0;
  logic id_18;
  ;
  wire id_19;
  assign id_14 = 1;
  assign id_17 = -1;
endmodule
