// Seed: 3423018262
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_2 = 1;
  assign module_1.id_5 = 0;
  assign id_4 = 1;
  wor id_5;
  supply1 id_6 = -1'b0;
  wire id_7;
  assign id_4 = id_4;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_6 = 32'd26
) (
    output tri id_0,
    output uwire _id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire _id_6
);
  logic [id_6 : 1  +  id_1] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  genvar id_9;
endmodule
