Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 14:42:54 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/canny_edge_timing_routed.rpt
| Design       : canny_edge
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                 8266        0.096        0.000                      0                 8266        2.020        0.000                       0                  3342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        6.785        0.000                      0                   74        0.219        0.000                      0                   74        5.500        0.000                       0                    43  
ap_clk              0.076        0.000                      0                 8056        0.096        0.000                      0                 8056        2.020        0.000                       0                  3299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.522        0.000                      0                    5        0.167        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.184        0.000                      0                  139        0.281        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.046     5.675    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.090%)  route 0.146ns (43.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.146     0.697    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.742 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.742    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.091     0.523    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.679ns (29.797%)  route 3.956ns (70.203%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.511     6.608    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y26         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Duplicate_U0/i_V_reg_230_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Duplicate_U0/t_V_reg_156_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Duplicate_U0/ap_clk
    SLICE_X67Y11         FDRE                                         r  Duplicate_U0/i_V_reg_230_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Duplicate_U0/i_V_reg_230_reg[5]/Q
                         net (fo=1, routed)           0.052     0.603    Duplicate_U0/i_V_reg_230[5]
    SLICE_X66Y11         FDRE                                         r  Duplicate_U0/t_V_reg_156_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Duplicate_U0/ap_clk
    SLICE_X66Y11         FDRE                                         r  Duplicate_U0/t_V_reg_156_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y11         FDRE (Hold_fdre_C_D)         0.076     0.508    Duplicate_U0/t_V_reg_156_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.395         6.000       2.605      DSP48_X4Y11  GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_am_addtde_U36/canny_edge_am_addtde_DSP48_12_U/m_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.000       2.020      SLICE_X50Y7  Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.000       2.020      SLICE_X50Y7  Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.423ns  (logic 1.096ns (45.233%)  route 1.327ns (54.767%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.510     7.939    canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X76Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.063 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     8.063    canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X76Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.280 r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.817     9.097    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2_n_0
    SLICE_X75Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.396 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.396    canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1_n_0
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X75Y25         FDRE (Setup_fdre_C_D)        0.029    12.918    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.248ns (75.443%)  route 0.081ns (24.557%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/Q
                         net (fo=3, routed)           0.081     0.632    canny_edge_CONTROL_BUS_s_axi_U/p_0_in
    SLICE_X76Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.677 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.000     0.677    canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     0.739 r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.739    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1_n_0
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.105     0.572    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.342     4.500    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.222%)  route 0.244ns (56.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.244     0.795    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X79Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.840    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X79Y26         FDRE (Hold_fdre_C_D)         0.092     0.559    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.281    





