optimal shift strategy blocktransfer ccd memory purposes paper blocktransfer ccd memory composed serial shift registers shift rate vary definite minimum shift rate refresh rate definite maximum shift rate bits iin shift registers numbered 1 blocks bits transferred starting bit shift strategy block transfer request occurring random time wait minimal amount time bit reached minimum shift rate requirement allow simply park bit wait transfer request optimal strategy involves shifting slowly bit passed shifting quickly critical boundary reached shortly bit comes called hurry wait strategy known computer field blocktransfer ccd memory viewed paging drum variable bounded rotation speed cacm may1978 sites paging drum charge coupled devices shift register memory memory hierarchy electronic drum latency 3.72 5.39 6.34 6.35 ca7851 dh february 26 1979 1:5 pm 2628 4 397 397 4 397 2496 5 397 397 5 397 397 5 397 397 5 397 cacm397 