

================================================================
== Vivado HLS Report for 'dense_lay_16_16_s'
================================================================
* Date:           Mon Dec  2 09:47:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.265 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145| 1.450 us | 1.450 us |  145|  145|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_outer  |      144|      144|         9|          -|          -|    16|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     27|       0|   1893|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|     196|     54|    -|
|Multiplexer      |        -|      -|       -|     59|    -|
|Register         |        -|      -|    2335|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     27|    2531|   2071|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     12|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |dut_mux_164_1_1_1_U629  |dut_mux_164_1_1_1  |        0|      0|  0|  65|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |Total                   |                   |        0|      0|  0|  65|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |w4_V_3_U   |dense_lay_16_16_sb0s  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w4_V_4_U   |dense_lay_16_16_sb1s  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w4_V_5_U   |dense_lay_16_16_sb2s  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w4_V_6_U   |dense_lay_16_16_sb3s  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w4_V_7_U   |dense_lay_16_16_sb4t  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w4_V_8_U   |dense_lay_16_16_sb5t  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w4_V_9_U   |dense_lay_16_16_sb6t  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w4_V_10_U  |dense_lay_16_16_sb7t  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w4_V_11_U  |dense_lay_16_16_sb8t  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w4_V_12_U  |dense_lay_16_16_sb9t  |        0|  12|   3|    0|    16|   12|     1|          192|
    |b4_V_U     |dense_lay_16_16_sbWr  |        0|  15|   4|    0|    16|   15|     1|          240|
    |w4_V_0_U   |dense_lay_16_16_sbXr  |        0|  13|   4|    0|    16|   13|     1|          208|
    |w4_V_1_U   |dense_lay_16_16_sbYs  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w4_V_2_U   |dense_lay_16_16_sbZs  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w4_V_13_U  |dense_lay_16_16_scau  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w4_V_14_U  |dense_lay_16_16_scbu  |        0|  14|   4|    0|    16|   14|     1|          224|
    |w4_V_15_U  |dense_lay_16_16_sccu  |        0|  11|   3|    0|    16|   11|     1|          176|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                      |        0| 196|  54|    0|   272|  196|    17|         3136|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_76_fu_1573_p2    |     *    |      2|  0|  44|          26|          12|
    |mul_ln1192_77_fu_1581_p2    |     *    |      1|  0|  44|          26|          10|
    |mul_ln1192_78_fu_1589_p2    |     *    |      1|  0|  44|          26|          10|
    |mul_ln1192_79_fu_1597_p2    |     *    |      2|  0|  44|          26|          11|
    |mul_ln1192_80_fu_1605_p2    |     *    |      1|  0|  44|          26|          10|
    |mul_ln1192_81_fu_1613_p2    |     *    |      2|  0|  44|          26|          11|
    |mul_ln1192_82_fu_1621_p2    |     *    |      2|  0|  44|          26|          12|
    |mul_ln1192_83_fu_1629_p2    |     *    |      2|  0|  44|          26|          12|
    |mul_ln1192_84_fu_1637_p2    |     *    |      1|  0|  44|          26|          10|
    |mul_ln1192_85_fu_1645_p2    |     *    |      2|  0|  44|          26|          11|
    |mul_ln1192_86_fu_1653_p2    |     *    |      1|  0|  44|          26|          10|
    |mul_ln1192_87_fu_1661_p2    |     *    |      2|  0|  44|          26|          12|
    |mul_ln1192_88_fu_1669_p2    |     *    |      2|  0|  44|          26|          12|
    |mul_ln1192_89_fu_1677_p2    |     *    |      2|  0|  44|          26|          14|
    |mul_ln1192_90_fu_1685_p2    |     *    |      2|  0|  44|          26|          11|
    |mul_ln1192_fu_1565_p2       |     *    |      2|  0|  44|          26|          13|
    |add_ln1192_100_fu_2061_p2   |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_86_fu_1724_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_87_fu_1750_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_88_fu_1776_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_89_fu_1800_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_90_fu_1826_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_91_fu_1849_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_92_fu_1872_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_93_fu_1895_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_94_fu_1920_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_95_fu_1944_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_96_fu_1970_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_97_fu_1993_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_98_fu_2016_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_99_fu_2039_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_fu_1701_p2       |     +    |      0|  0|  44|          37|          37|
    |i_fu_1190_p2                |     +    |      0|  0|  15|           5|           1|
    |icmp_ln19_fu_1184_p2        |   icmp   |      0|  0|  11|           5|           6|
    |p_Val2_s_fu_2076_p3         |  select  |      0|  0|  27|           1|          27|
    |select_ln28_110_fu_1324_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_111_fu_1331_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_112_fu_1338_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_113_fu_1345_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_114_fu_1352_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_115_fu_1359_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_116_fu_1366_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_117_fu_1373_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_118_fu_1380_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_119_fu_1387_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_120_fu_1394_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_121_fu_1401_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_122_fu_1408_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_123_fu_1415_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_124_fu_1422_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_fu_1317_p3      |  select  |      0|  0|  27|           1|          27|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |     27|  0|1893|        1035|        1239|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  50|         11|    1|         11|
    |i_0_reg_945  |   9|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  59|         13|    6|         21|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |i_0_reg_945                   |   5|   0|    5|          0|
    |i_reg_2694                    |   5|   0|    5|          0|
    |mask46_addr_reg_2616          |   7|   0|    7|          0|
    |mask47_addr_reg_2621          |   7|   0|    7|          0|
    |mask48_addr_reg_2626          |   7|   0|    7|          0|
    |mask49_addr_reg_2631          |   7|   0|    7|          0|
    |mask50_addr_reg_2636          |   7|   0|    7|          0|
    |mask51_addr_reg_2641          |   7|   0|    7|          0|
    |mask52_addr_reg_2646          |   7|   0|    7|          0|
    |mask53_addr_reg_2651          |   7|   0|    7|          0|
    |mask54_addr_reg_2656          |   7|   0|    7|          0|
    |mask55_addr_reg_2661          |   7|   0|    7|          0|
    |mask56_addr_reg_2666          |   7|   0|    7|          0|
    |mask57_addr_reg_2671          |   7|   0|    7|          0|
    |mask58_addr_reg_2676          |   7|   0|    7|          0|
    |mask59_addr_reg_2681          |   7|   0|    7|          0|
    |mask60_addr_reg_2686          |   7|   0|    7|          0|
    |mask_addr_reg_2611            |   7|   0|    7|          0|
    |mul_ln1192_76_reg_2884        |  37|   0|   37|          0|
    |mul_ln1192_77_reg_2889        |  36|   0|   36|          0|
    |mul_ln1192_78_reg_2894        |  36|   0|   36|          0|
    |mul_ln1192_79_reg_2899        |  37|   0|   37|          0|
    |mul_ln1192_80_reg_2904        |  36|   0|   36|          0|
    |mul_ln1192_81_reg_2909        |  37|   0|   37|          0|
    |mul_ln1192_82_reg_2914        |  37|   0|   37|          0|
    |mul_ln1192_83_reg_2919        |  37|   0|   37|          0|
    |mul_ln1192_84_reg_2924        |  36|   0|   36|          0|
    |mul_ln1192_85_reg_2929        |  37|   0|   37|          0|
    |mul_ln1192_86_reg_2934        |  36|   0|   36|          0|
    |mul_ln1192_87_reg_2939        |  37|   0|   37|          0|
    |mul_ln1192_88_reg_2944        |  37|   0|   37|          0|
    |mul_ln1192_89_reg_2949        |  37|   0|   37|          0|
    |mul_ln1192_90_reg_2954        |  37|   0|   37|          0|
    |mul_ln1192_reg_2879           |  37|   0|   37|          0|
    |output_0_V_read_cas_reg_2526  |  26|   0|   27|          1|
    |output_10_V_read_ca_reg_2476  |  26|   0|   27|          1|
    |output_11_V_read_ca_reg_2471  |  26|   0|   27|          1|
    |output_12_V_read_ca_reg_2466  |  26|   0|   27|          1|
    |output_13_V_read_ca_reg_2461  |  26|   0|   27|          1|
    |output_14_V_read_ca_reg_2456  |  26|   0|   27|          1|
    |output_15_V_read_ca_reg_2451  |  26|   0|   27|          1|
    |output_1_V_read_cas_reg_2521  |  26|   0|   27|          1|
    |output_2_V_read_cas_reg_2516  |  26|   0|   27|          1|
    |output_3_V_read_cas_reg_2511  |  26|   0|   27|          1|
    |output_4_V_read_cas_reg_2506  |  26|   0|   27|          1|
    |output_5_V_read_cas_reg_2501  |  26|   0|   27|          1|
    |output_6_V_read_cas_reg_2496  |  26|   0|   27|          1|
    |output_7_V_read_cas_reg_2491  |  26|   0|   27|          1|
    |output_8_V_read_cas_reg_2486  |  26|   0|   27|          1|
    |output_9_V_read_cas_reg_2481  |  26|   0|   27|          1|
    |p_Val2_119_fu_206             |  27|   0|   27|          0|
    |p_Val2_120_fu_218             |  27|   0|   27|          0|
    |p_Val2_121_fu_222             |  27|   0|   27|          0|
    |p_Val2_122_fu_230             |  27|   0|   27|          0|
    |p_Val2_123_fu_242             |  27|   0|   27|          0|
    |p_Val2_124_fu_246             |  27|   0|   27|          0|
    |p_Val2_125_fu_254             |  27|   0|   27|          0|
    |p_Val2_126_fu_266             |  27|   0|   27|          0|
    |p_Val2_127_fu_270             |  27|   0|   27|          0|
    |p_Val2_128_fu_278             |  27|   0|   27|          0|
    |p_Val2_129_fu_290             |  27|   0|   27|          0|
    |p_Val2_130_fu_294             |  27|   0|   27|          0|
    |p_Val2_131_fu_302             |  27|   0|   27|          0|
    |p_Val2_132_fu_314             |  27|   0|   27|          0|
    |p_Val2_133_fu_318             |  27|   0|   27|          0|
    |p_Val2_134_fu_326             |  27|   0|   27|          0|
    |sum_V_reg_2789                |  15|   0|   15|          0|
    |tmp_82_reg_2959               |  27|   0|   27|          0|
    |tmp_85_reg_2964               |  27|   0|   27|          0|
    |tmp_88_reg_2969               |  27|   0|   27|          0|
    |tmp_91_reg_2974               |  27|   0|   27|          0|
    |tmp_94_reg_2979               |  27|   0|   27|          0|
    |tmp_reg_2874                  |   1|   0|    1|          0|
    |trunc_ln26_reg_2784           |   4|   0|    4|          0|
    |w4_V_0_load_reg_2794          |  13|   0|   13|          0|
    |w4_V_10_load_reg_2844         |  11|   0|   11|          0|
    |w4_V_11_load_reg_2849         |  10|   0|   10|          0|
    |w4_V_12_load_reg_2854         |  12|   0|   12|          0|
    |w4_V_13_load_reg_2859         |  12|   0|   12|          0|
    |w4_V_14_load_reg_2864         |  14|   0|   14|          0|
    |w4_V_15_load_reg_2869         |  11|   0|   11|          0|
    |w4_V_1_load_reg_2799          |  12|   0|   12|          0|
    |w4_V_2_load_reg_2804          |  10|   0|   10|          0|
    |w4_V_3_load_reg_2809          |  10|   0|   10|          0|
    |w4_V_4_load_reg_2814          |  11|   0|   11|          0|
    |w4_V_5_load_reg_2819          |  10|   0|   10|          0|
    |w4_V_6_load_reg_2824          |  11|   0|   11|          0|
    |w4_V_7_load_reg_2829          |  12|   0|   12|          0|
    |w4_V_8_load_reg_2834          |  12|   0|   12|          0|
    |w4_V_9_load_reg_2839          |  10|   0|   10|          0|
    |write_flag19_0_fu_234         |   1|   0|    1|          0|
    |write_flag23_0_fu_258         |   1|   0|    1|          0|
    |write_flag26_0_fu_282         |   1|   0|    1|          0|
    |write_flag29_0_fu_306         |   1|   0|    1|          0|
    |write_flag32_0_fu_330         |   1|   0|    1|          0|
    |write_flag35_0_fu_322         |   1|   0|    1|          0|
    |write_flag38_0_fu_310         |   1|   0|    1|          0|
    |write_flag41_0_fu_298         |   1|   0|    1|          0|
    |write_flag44_0_fu_286         |   1|   0|    1|          0|
    |write_flag47_0_fu_274         |   1|   0|    1|          0|
    |write_flag50_0_fu_262         |   1|   0|    1|          0|
    |write_flag53_0_fu_250         |   1|   0|    1|          0|
    |write_flag56_0_fu_238         |   1|   0|    1|          0|
    |write_flag59_0_fu_226         |   1|   0|    1|          0|
    |write_flag62_0_fu_214         |   1|   0|    1|          0|
    |write_flag_0_fu_210           |   1|   0|    1|          0|
    |zext_ln1192_39_reg_2536       |  26|   0|   37|         11|
    |zext_ln1192_40_reg_2541       |  26|   0|   36|         10|
    |zext_ln1192_41_reg_2546       |  26|   0|   36|         10|
    |zext_ln1192_42_reg_2551       |  26|   0|   37|         11|
    |zext_ln1192_43_reg_2556       |  26|   0|   36|         10|
    |zext_ln1192_44_reg_2561       |  26|   0|   37|         11|
    |zext_ln1192_45_reg_2566       |  26|   0|   37|         11|
    |zext_ln1192_46_reg_2571       |  26|   0|   37|         11|
    |zext_ln1192_47_reg_2576       |  26|   0|   36|         10|
    |zext_ln1192_48_reg_2581       |  26|   0|   37|         11|
    |zext_ln1192_49_reg_2586       |  26|   0|   36|         10|
    |zext_ln1192_50_reg_2591       |  26|   0|   37|         11|
    |zext_ln1192_51_reg_2596       |  26|   0|   37|         11|
    |zext_ln1192_52_reg_2601       |  26|   0|   37|         11|
    |zext_ln1192_53_reg_2606       |  26|   0|   37|         11|
    |zext_ln1192_reg_2531          |  26|   0|   37|         11|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2335|   0| 2522|        187|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_0       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_1       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_2       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_3       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_4       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_5       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_6       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_7       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_8       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_9       | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_10      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_11      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_12      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_13      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_14      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|ap_return_15      | out |   27| ap_ctrl_hs | dense_lay<16, 16> | return value |
|input_0_V_read    |  in |   26|   ap_none  |   input_0_V_read  |    scalar    |
|input_1_V_read    |  in |   26|   ap_none  |   input_1_V_read  |    scalar    |
|input_2_V_read    |  in |   26|   ap_none  |   input_2_V_read  |    scalar    |
|input_3_V_read    |  in |   26|   ap_none  |   input_3_V_read  |    scalar    |
|input_4_V_read    |  in |   26|   ap_none  |   input_4_V_read  |    scalar    |
|input_5_V_read    |  in |   26|   ap_none  |   input_5_V_read  |    scalar    |
|input_6_V_read    |  in |   26|   ap_none  |   input_6_V_read  |    scalar    |
|input_7_V_read    |  in |   26|   ap_none  |   input_7_V_read  |    scalar    |
|input_8_V_read    |  in |   26|   ap_none  |   input_8_V_read  |    scalar    |
|input_9_V_read    |  in |   26|   ap_none  |   input_9_V_read  |    scalar    |
|input_10_V_read   |  in |   26|   ap_none  |  input_10_V_read  |    scalar    |
|input_11_V_read   |  in |   26|   ap_none  |  input_11_V_read  |    scalar    |
|input_12_V_read   |  in |   26|   ap_none  |  input_12_V_read  |    scalar    |
|input_13_V_read   |  in |   26|   ap_none  |  input_13_V_read  |    scalar    |
|input_14_V_read   |  in |   26|   ap_none  |  input_14_V_read  |    scalar    |
|input_15_V_read   |  in |   26|   ap_none  |  input_15_V_read  |    scalar    |
|output_0_V_read   |  in |   26|   ap_none  |  output_0_V_read  |    scalar    |
|output_1_V_read   |  in |   26|   ap_none  |  output_1_V_read  |    scalar    |
|output_2_V_read   |  in |   26|   ap_none  |  output_2_V_read  |    scalar    |
|output_3_V_read   |  in |   26|   ap_none  |  output_3_V_read  |    scalar    |
|output_4_V_read   |  in |   26|   ap_none  |  output_4_V_read  |    scalar    |
|output_5_V_read   |  in |   26|   ap_none  |  output_5_V_read  |    scalar    |
|output_6_V_read   |  in |   26|   ap_none  |  output_6_V_read  |    scalar    |
|output_7_V_read   |  in |   26|   ap_none  |  output_7_V_read  |    scalar    |
|output_8_V_read   |  in |   26|   ap_none  |  output_8_V_read  |    scalar    |
|output_9_V_read   |  in |   26|   ap_none  |  output_9_V_read  |    scalar    |
|output_10_V_read  |  in |   26|   ap_none  |  output_10_V_read |    scalar    |
|output_11_V_read  |  in |   26|   ap_none  |  output_11_V_read |    scalar    |
|output_12_V_read  |  in |   26|   ap_none  |  output_12_V_read |    scalar    |
|output_13_V_read  |  in |   26|   ap_none  |  output_13_V_read |    scalar    |
|output_14_V_read  |  in |   26|   ap_none  |  output_14_V_read |    scalar    |
|output_15_V_read  |  in |   26|   ap_none  |  output_15_V_read |    scalar    |
|mask_address0     | out |    7|  ap_memory |        mask       |     array    |
|mask_ce0          | out |    1|  ap_memory |        mask       |     array    |
|mask_q0           |  in |    1|  ap_memory |        mask       |     array    |
|mask46_address0   | out |    7|  ap_memory |       mask46      |     array    |
|mask46_ce0        | out |    1|  ap_memory |       mask46      |     array    |
|mask46_q0         |  in |    1|  ap_memory |       mask46      |     array    |
|mask47_address0   | out |    7|  ap_memory |       mask47      |     array    |
|mask47_ce0        | out |    1|  ap_memory |       mask47      |     array    |
|mask47_q0         |  in |    1|  ap_memory |       mask47      |     array    |
|mask48_address0   | out |    7|  ap_memory |       mask48      |     array    |
|mask48_ce0        | out |    1|  ap_memory |       mask48      |     array    |
|mask48_q0         |  in |    1|  ap_memory |       mask48      |     array    |
|mask49_address0   | out |    7|  ap_memory |       mask49      |     array    |
|mask49_ce0        | out |    1|  ap_memory |       mask49      |     array    |
|mask49_q0         |  in |    1|  ap_memory |       mask49      |     array    |
|mask50_address0   | out |    7|  ap_memory |       mask50      |     array    |
|mask50_ce0        | out |    1|  ap_memory |       mask50      |     array    |
|mask50_q0         |  in |    1|  ap_memory |       mask50      |     array    |
|mask51_address0   | out |    7|  ap_memory |       mask51      |     array    |
|mask51_ce0        | out |    1|  ap_memory |       mask51      |     array    |
|mask51_q0         |  in |    1|  ap_memory |       mask51      |     array    |
|mask52_address0   | out |    7|  ap_memory |       mask52      |     array    |
|mask52_ce0        | out |    1|  ap_memory |       mask52      |     array    |
|mask52_q0         |  in |    1|  ap_memory |       mask52      |     array    |
|mask53_address0   | out |    7|  ap_memory |       mask53      |     array    |
|mask53_ce0        | out |    1|  ap_memory |       mask53      |     array    |
|mask53_q0         |  in |    1|  ap_memory |       mask53      |     array    |
|mask54_address0   | out |    7|  ap_memory |       mask54      |     array    |
|mask54_ce0        | out |    1|  ap_memory |       mask54      |     array    |
|mask54_q0         |  in |    1|  ap_memory |       mask54      |     array    |
|mask55_address0   | out |    7|  ap_memory |       mask55      |     array    |
|mask55_ce0        | out |    1|  ap_memory |       mask55      |     array    |
|mask55_q0         |  in |    1|  ap_memory |       mask55      |     array    |
|mask56_address0   | out |    7|  ap_memory |       mask56      |     array    |
|mask56_ce0        | out |    1|  ap_memory |       mask56      |     array    |
|mask56_q0         |  in |    1|  ap_memory |       mask56      |     array    |
|mask57_address0   | out |    7|  ap_memory |       mask57      |     array    |
|mask57_ce0        | out |    1|  ap_memory |       mask57      |     array    |
|mask57_q0         |  in |    1|  ap_memory |       mask57      |     array    |
|mask58_address0   | out |    7|  ap_memory |       mask58      |     array    |
|mask58_ce0        | out |    1|  ap_memory |       mask58      |     array    |
|mask58_q0         |  in |    1|  ap_memory |       mask58      |     array    |
|mask59_address0   | out |    7|  ap_memory |       mask59      |     array    |
|mask59_ce0        | out |    1|  ap_memory |       mask59      |     array    |
|mask59_q0         |  in |    1|  ap_memory |       mask59      |     array    |
|mask60_address0   | out |    7|  ap_memory |       mask60      |     array    |
|mask60_ce0        | out |    1|  ap_memory |       mask60      |     array    |
|mask60_q0         |  in |    1|  ap_memory |       mask60      |     array    |
|mask_offset       |  in |    7|   ap_none  |    mask_offset    |    scalar    |
+------------------+-----+-----+------------+-------------------+--------------+

