{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638383120271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638383120272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 18:25:20 2021 " "Processing started: Wed Dec  1 18:25:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638383120272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638383120272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638383120272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638383120407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638383120407 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor3 xor_gate.vhd " "Entity \"xor3\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638383125853 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 xor_gate.vhd " "Entity \"xor4\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638383125853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 8 4 " "Found 8 design units, including 4 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-behavioral " "Found design unit 1: xor2-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor3-behavioral " "Found design unit 2: xor3-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor4-behavioral " "Found design unit 3: xor4-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 xor5-behavioral " "Found design unit 4: xor5-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor3 " "Found entity 2: xor3" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor4 " "Found entity 3: xor4" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor5 " "Found entity 4: xor5" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638383125853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structural " "Found design unit 1: decoder-structural" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125854 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638383125854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638383125854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638383125887 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d decoder.vhd(10) " "VHDL Signal Declaration warning at decoder.vhd(10): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638383125887 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1 decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"p1\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638383125888 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2 decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"p2\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638383125888 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p3 decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"p3\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638383125888 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p4 decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"p4\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638383125888 "|decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4 xor4:xorA " "Elaborating entity \"xor4\" for hierarchy \"xor4:xorA\"" {  } { { "decoder.vhd" "xorA" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638383125891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 xor4:xorA\|xor2:xor_tmp1 " "Elaborating entity \"xor2\" for hierarchy \"xor4:xorA\|xor2:xor_tmp1\"" {  } { { "xor_gate.vhd" "xor_tmp1" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638383125892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor5 xor5:par1 " "Elaborating entity \"xor5\" for hierarchy \"xor5:par1\"" {  } { { "decoder.vhd" "par1" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638383125894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor3 xor5:par1\|xor3:xor_tmp1 " "Elaborating entity \"xor3\" for hierarchy \"xor5:par1\|xor3:xor_tmp1\"" {  } { { "xor_gate.vhd" "xor_tmp1" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638383125896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d\[0\] GND " "Pin \"d\[0\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[1\] GND " "Pin \"d\[1\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[2\] GND " "Pin \"d\[2\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[3\] GND " "Pin \"d\[3\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[4\] GND " "Pin \"d\[4\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[5\] GND " "Pin \"d\[5\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[6\] GND " "Pin \"d\[6\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[7\] GND " "Pin \"d\[7\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[8\] GND " "Pin \"d\[8\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[9\] GND " "Pin \"d\[9\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[10\] GND " "Pin \"d\[10\]\" is stuck at GND" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638383126174 "|decoder|d[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638383126174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638383126231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638383126231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[0\] " "No output dependent on input pin \"c\[0\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[1\] " "No output dependent on input pin \"c\[1\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[2\] " "No output dependent on input pin \"c\[2\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[3\] " "No output dependent on input pin \"c\[3\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[4\] " "No output dependent on input pin \"c\[4\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[5\] " "No output dependent on input pin \"c\[5\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[6\] " "No output dependent on input pin \"c\[6\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[7\] " "No output dependent on input pin \"c\[7\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[8\] " "No output dependent on input pin \"c\[8\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[9\] " "No output dependent on input pin \"c\[9\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[10\] " "No output dependent on input pin \"c\[10\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[11\] " "No output dependent on input pin \"c\[11\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[12\] " "No output dependent on input pin \"c\[12\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[13\] " "No output dependent on input pin \"c\[13\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c\[14\] " "No output dependent on input pin \"c\[14\]\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638383126249 "|decoder|c[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638383126249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638383126249 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638383126249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638383126249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638383126254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  1 18:25:26 2021 " "Processing ended: Wed Dec  1 18:25:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638383126254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638383126254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638383126254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638383126254 ""}
