name: ADC_Common
description: ADC common registers
groupName: ADC_Common
baseAddress: 1342178048
registers:
- name: ADC1_CSR
  displayName: ADC1_CSR
  description: ADC Common status register
  addressOffset: 0
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: ADRDY_MST
    description: Master ADC ready
    bitOffset: 0
    bitWidth: 1
  - name: EOSMP_MST
    description: "End of Sampling phase flag of the master\n              ADC"
    bitOffset: 1
    bitWidth: 1
  - name: EOC_MST
    description: "End of regular conversion of the master\n              ADC"
    bitOffset: 2
    bitWidth: 1
  - name: EOS_MST
    description: "End of regular sequence flag of the\n              master ADC"
    bitOffset: 3
    bitWidth: 1
  - name: OVR_MST
    description: "Overrun flag of the master\n              ADC"
    bitOffset: 4
    bitWidth: 1
  - name: JEOC_MST
    description: "End of injected conversion flag of the\n              master ADC"
    bitOffset: 5
    bitWidth: 1
  - name: JEOS_MST
    description: "End of injected sequence flag of the\n              master ADC"
    bitOffset: 6
    bitWidth: 1
  - name: AWD1_MST
    description: "Analog watchdog 1 flag of the master\n              ADC"
    bitOffset: 7
    bitWidth: 1
  - name: AWD2_MST
    description: "Analog watchdog 2 flag of the master\n              ADC"
    bitOffset: 8
    bitWidth: 1
  - name: AWD3_MST
    description: "Analog watchdog 3 flag of the master\n              ADC"
    bitOffset: 9
    bitWidth: 1
  - name: JQOVF_MST
    description: "Injected Context Queue Overflow flag of\n              the master\
      \ ADC"
    bitOffset: 10
    bitWidth: 1
  - name: ADRDY_SLV
    description: Slave ADC ready
    bitOffset: 16
    bitWidth: 1
  - name: EOSMP_SLV
    description: "End of Sampling phase flag of the slave\n              ADC"
    bitOffset: 17
    bitWidth: 1
  - name: EOC_SLV
    description: "End of regular conversion of the slave\n              ADC"
    bitOffset: 18
    bitWidth: 1
  - name: EOS_SLV
    description: "End of regular sequence flag of the\n              slave ADC"
    bitOffset: 19
    bitWidth: 1
  - name: OVR_SLV
    description: "Overrun flag of the slave\n              ADC"
    bitOffset: 20
    bitWidth: 1
  - name: JEOC_SLV
    description: "End of injected conversion flag of the\n              slave ADC"
    bitOffset: 21
    bitWidth: 1
  - name: JEOS_SLV
    description: "End of injected sequence flag of the\n              slave ADC"
    bitOffset: 22
    bitWidth: 1
  - name: AWD1_SLV
    description: "Analog watchdog 1 flag of the slave\n              ADC"
    bitOffset: 23
    bitWidth: 1
  - name: AWD2_SLV
    description: "Analog watchdog 2 flag of the slave\n              ADC"
    bitOffset: 24
    bitWidth: 1
  - name: AWD3_SLV
    description: "Analog watchdog 3 flag of the slave\n              ADC"
    bitOffset: 25
    bitWidth: 1
  - name: JQOVF_SLV
    description: "Injected Context Queue Overflow flag of\n              the slave\
      \ ADC"
    bitOffset: 26
    bitWidth: 1
- name: ADC1_CCR
  displayName: ADC1_CCR
  description: ADC common control register
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DUAL
    description: Dual ADC mode selection
    bitOffset: 0
    bitWidth: 5
  - name: DELAY
    description: "Delay between 2 sampling\n              phases"
    bitOffset: 8
    bitWidth: 4
  - name: DMACFG
    description: "DMA configuration (for dual ADC\n              mode)"
    bitOffset: 13
    bitWidth: 1
  - name: MDMA
    description: "Direct memory access mode for dual ADC\n              mode"
    bitOffset: 14
    bitWidth: 2
  - name: CKMODE
    description: ADC clock mode
    bitOffset: 16
    bitWidth: 2
  - name: VREFEN
    description: VREFINT enable
    bitOffset: 22
    bitWidth: 1
  - name: TSEN
    description: Temperature sensor enable
    bitOffset: 23
    bitWidth: 1
  - name: VBATEN
    description: VBAT enable
    bitOffset: 24
    bitWidth: 1
- name: ADC1_CDR
  displayName: ADC1_CDR
  description: "ADC common regular data register for dual\n          mode"
  addressOffset: 12
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: RDATA_MST
    description: "Regular data of the master\n              ADC"
    bitOffset: 0
    bitWidth: 16
  - name: RDATA_SLV
    description: "Regular data of the slave\n              ADC"
    bitOffset: 16
    bitWidth: 16
addressBlocks:
- offset: 0
  size: 17
  usage: registers
