################################################################################
# Automatically-generated file. Do not edit!
################################################################################

C_FILES += "..\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.c"
OBJ_FILES += "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.o"
"Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.o" : "..\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.c" "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.opt"
	@echo Compiling ${<F}
	@"${PRODDIR}\bin\cctc" -f "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.opt"

"Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.opt" : .refresh
	@argfile "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.opt" -o "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.o" "..\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.c" -Ctc26x --lsl-core=vtc -t -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo" -Wa-H"sfr/regtc26x.def" -Wa-gAHLs --emit-locals=-equs,-symbols -Wa-Ogs -Wa--error-limit=42 -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\CODE" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Build" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Impl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib\DataHandling" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_Lib\InternalMux" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\_PinMap" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Asc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Spi" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Icu" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\PwmBc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\PwmHl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\Timer" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\TimerWithTrigger" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Ccu6\TPwm" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif\Cam" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cif\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\CStart" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Irq" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Dma" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Dsadc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Rdc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dsadc\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts\Dts" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dts\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Emem" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Emem\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray\Eray" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eray\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth\Phy_Pef7071" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Eth\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce\Crc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fce\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft\Fft" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Fft\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Flash" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Flash\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12\IncrEnc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gpt12\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\Pwm" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\PwmHl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Atom\Timer" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tim" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tim\In" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\Pwm" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\PwmHl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Tom\Timer" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Gtm\Trig" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl\Hssl" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Hssl\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c\I2c" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\I2c\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom\Driver" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Iom\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc\Msc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Msc\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Mtu" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Mtu\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican\Can" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Multican\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Io" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Port\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5\Psi5" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s\Psi5s" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Psi5s\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\SpiMaster" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\SpiSlave" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Qspi\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Scu\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent\Sent" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Sent\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Smu" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Smu\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Src" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Src\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Stm\Timer" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc\Adc" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Vadc\Std" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Platform" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Platform\Tricore" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Platform\Tricore\Compilers" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Sfr" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Sfr\TC26B" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Infra\Sfr\TC26B\_Reg" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Service" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\BaseSw\Service\CpuGeneric" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\seekfree_libraries" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\seekfree_libraries\common" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\Libraries\seekfree_peripheral" -I"D:\paolu\8.15.2\8.15.1\5-UART_Demo\USER" --iso=99 --language=-gcc,-volatile,+strings,-kanji --fp-model=3 --switch=auto --align=0 --default-near-size=0 --default-a0-size=0 --default-a1-size=0 -O0 --tradeoff=0 -g -Wc-wW557 --error-limit=42 --source -c --dep-file="Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.d" -Wc--make-target="Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.o"
DEPENDENCY_FILES += "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.d"


GENERATED_FILES += "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.o" "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.opt" "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\.IfxAsclin_Lin.o.d" "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.src" "Libraries\BaseSw\iLLD\TC26B\Tricore\Asclin\Lin\IfxAsclin_Lin.lst"
