[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7869       tick       2924863       1350198       1301427       2924863 
      2   7869       tick       4327064       2110980       2095248       4327064 
      3   7869       tick       4340046       2117780       2098257       4340046 
      4   7869       tick       4331346       2114014       2098758       4331346 
      5   7869       tick       4333738       2114845       2095826       4333738 
      6   7869       tick       4328350       2112233       2094964       4328350 
      7   7869       tick       4336170       2116232       2098015       4336170 
      8   7869       tick       4333387       2114932       2092524       4333387 
      9   7869       tick       4330362       2114253       2093686       4330362 
     10   7869       tick       4335592       2116238       2097989       4335592 
     11   7869       tick       4343532       2119928       2091369       4343532 
     12   7869       tick       4346983       2121156       2090005       4346983 
     13   7869       tick       4340798       2118388       2091616       4340798 
     14   7869       tick       4362976       2128787       2077728       4362976 
     15   7869       tick       4354095       2123685       2081021       4354095 
     16   7869       tick       4340688       2117930       2091800       4340688 
     17   7869       tick       4328259       2112979       2095944       4328259 
     18   7869       tick       4232823       2064422       2049168       4232823 
     19   7869       tick       4431252       2163290       2143044       4431252 
     20   7869       exit        977431        477134        471840        977431 
