// Seed: 1000568844
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wor id_11,
    input tri1 id_12,
    output wand id_13
);
  wire  id_15;
  uwire id_16;
  assign id_3 = id_16;
  tri1 id_17 = 1 * 1'b0 * 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
    , id_9,
    output logic id_2,
    input supply0 id_3,
    input wor id_4,
    input tri id_5,
    input logic id_6,
    input wor id_7
);
  always @(negedge id_7) id_2 <= id_6;
  module_0(
      id_0, id_3, id_1, id_0, id_5, id_3, id_0, id_3, id_3, id_0, id_4, id_5, id_5, id_1
  );
endmodule
