{"vcs1":{"timestamp_begin":1740044132.880952261, "rt":3.92, "ut":3.68, "st":0.18}}
{"vcselab":{"timestamp_begin":1740044136.876370359, "rt":0.26, "ut":0.14, "st":0.11}}
{"link":{"timestamp_begin":1740044137.192458221, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740044132.585017986}
{"VCS_COMP_START_TIME": 1740044132.585017986}
{"VCS_COMP_END_TIME": 1740044137.485194938}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287824}}
{"vcselab": {"peak_mem": 150344}}
