<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4178' type='llvm::TargetLowering::ConstraintType llvm::TargetLowering::getConstraintType(llvm::StringRef Constraint) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4177'>/// Given a constraint, return the type of constraint it is for this target.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='168' u='c' c='_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='212' u='c' c='_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='230' u='c' c='_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7894' u='c' c='_ZNK12_GLOBAL__N_120SDISelAsmOperandInfo9hasMemoryERKN4llvm14TargetLoweringE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4406' ll='4447' type='TargetLowering::ConstraintType llvm::TargetLowering::getConstraintType(llvm::StringRef Constraint) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4915' u='c' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4969' u='c' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4992' u='c' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4402'>//===----------------------------------------------------------------------===//
//  Inline Assembler Implementation Methods
//===----------------------------------------------------------------------===//</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7618' c='_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7647' u='c' c='_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11328' c='_ZNK4llvm16SITargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11341' u='c' c='_ZNK4llvm16SITargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17715' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17738' u='c' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1707' c='_ZNK4llvm17AVRTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1743' u='c' c='_ZNK4llvm17AVRTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3224' c='_ZNK4llvm21HexagonTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3238' u='c' c='_ZNK4llvm21HexagonTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='381' c='_ZNK4llvm20MSP430TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='390' u='c' c='_ZNK4llvm20MSP430TargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3901' c='_ZNK4llvm18MipsTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3931' u='c' c='_ZNK4llvm18MipsTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4233' c='_ZNK4llvm19NVPTXTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4250' u='c' c='_ZNK4llvm19NVPTXTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14953' c='_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14980' u='c' c='_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4120' c='_ZNK4llvm19RISCVTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4135' u='c' c='_ZNK4llvm19RISCVTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3186' c='_ZNK4llvm19SparcTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3199' u='c' c='_ZNK4llvm19SparcTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1006' c='_ZNK4llvm21SystemZTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1035' u='c' c='_ZNK4llvm21SystemZTargetLowering17getConstraintTypeENS_9StringRefE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50755' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50814' u='c' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
