Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 10 16:08:01 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_RX_CTRL_top_timing_summary_routed.rpt -pb test_RX_CTRL_top_timing_summary_routed.pb -rpx test_RX_CTRL_top_timing_summary_routed.rpx -warn_on_violation
| Design       : test_RX_CTRL_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.231        0.000                      0                   62        0.131        0.000                      0                   62        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.231        0.000                      0                   62        0.131        0.000                      0                   62        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.992ns (35.675%)  route 1.789ns (64.325%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.860     6.589    uart_basic_inst0/uart_rx_blk/state__0[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.299     6.888 r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.354     7.242    uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state_reg[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.366 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.575     7.941    uart_basic_inst0/uart_rx_blk/rx_sync_inst/state
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.150     8.091 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.091    uart_basic_inst0/uart_rx_blk/rx_sync_inst_n_2
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.047    15.322    uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.966ns (35.042%)  route 1.791ns (64.958%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.860     6.589    uart_basic_inst0/uart_rx_blk/state__0[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.299     6.888 r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.354     7.242    uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state_reg[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.366 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.577     7.943    uart_basic_inst0/uart_rx_blk/rx_sync_inst/state
    SLICE_X1Y108         LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.067    uart_basic_inst0/uart_rx_blk/rx_sync_inst_n_1
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029    15.304    uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.992ns (35.649%)  route 1.791ns (64.351%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.860     6.589    uart_basic_inst0/uart_rx_blk/state__0[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I2_O)        0.299     6.888 r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.354     7.242    uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state_reg[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.366 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.577     7.943    uart_basic_inst0/uart_rx_blk/rx_sync_inst/state
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.150     8.093 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.093    uart_basic_inst0/uart_rx_blk/rx_sync_inst_n_0
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.075    15.350    uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.027ns (39.904%)  route 1.547ns (60.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=3, routed)           0.680     6.446    uart_basic_inst0/uart_rx_blk/spacing_counter[1]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.570 r  uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_2/O
                         net (fo=3, routed)           0.602     7.173    uart_basic_inst0/uart_rx_blk/next_bit__1
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.120     7.293 r  uart_basic_inst0/uart_rx_blk/bit_counter[2]_i_2/O
                         net (fo=2, routed)           0.264     7.557    uart_basic_inst0/uart_rx_blk/bit_counter
    SLICE_X3Y108         LUT4 (Prop_lut4_I2_O)        0.327     7.884 r  uart_basic_inst0/uart_rx_blk/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.884    uart_basic_inst0/uart_rx_blk/bit_counter[1]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.029    15.279    uart_basic_inst0/uart_rx_blk/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.021ns (39.764%)  route 1.547ns (60.236%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=3, routed)           0.680     6.446    uart_basic_inst0/uart_rx_blk/spacing_counter[1]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.570 r  uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_2/O
                         net (fo=3, routed)           0.602     7.173    uart_basic_inst0/uart_rx_blk/next_bit__1
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.120     7.293 r  uart_basic_inst0/uart_rx_blk/bit_counter[2]_i_2/O
                         net (fo=2, routed)           0.264     7.557    uart_basic_inst0/uart_rx_blk/bit_counter
    SLICE_X3Y108         LUT5 (Prop_lut5_I3_O)        0.321     7.878 r  uart_basic_inst0/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.878    uart_basic_inst0/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.075    15.325    uart_basic_inst0/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_inst0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.744ns (34.084%)  route 1.439ns (65.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.709     5.311    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.860     6.590    UART_RX_CTRL_inst0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.325     6.915 r  UART_RX_CTRL_inst0/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.579     7.494    UART_RX_CTRL_inst0/FSM_onehot_state[9]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.266    14.984    UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/baud8_tick_blk/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 1.526ns (69.680%)  route 0.664ns (30.320%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.709     5.311    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.664     6.493    uart_basic_inst0/baud8_tick_blk/acc[4]
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.617 r  uart_basic_inst0/baud8_tick_blk/acc[6]_i_4/O
                         net (fo=1, routed)           0.000     6.617    uart_basic_inst0/baud8_tick_blk/acc[6]_i_4_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.150 r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  uart_basic_inst0/baud8_tick_blk/acc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    uart_basic_inst0/baud8_tick_blk/acc_reg[10]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  uart_basic_inst0/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    uart_basic_inst0/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.501    uart_basic_inst0/baud8_tick_blk/p_1_in[18]
    SLICE_X2Y107         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_D)       -0.150    15.100    uart_basic_inst0/baud8_tick_blk/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.842ns (35.683%)  route 1.518ns (64.317%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.855     6.584    uart_basic_inst0/uart_rx_blk/state__0[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I1_O)        0.299     6.883 r  uart_basic_inst0/uart_rx_blk/spacing_counter[2]_i_2/O
                         net (fo=2, routed)           0.663     7.546    uart_basic_inst0/uart_rx_blk/spacing_counter[2]_i_2_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I3_O)        0.124     7.670 r  uart_basic_inst0/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.670    uart_basic_inst0/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.031    15.281    uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/baud8_tick_blk/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.732ns (72.287%)  route 0.664ns (27.713%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.709     5.311    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.664     6.493    uart_basic_inst0/baud8_tick_blk/acc[4]
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.617 r  uart_basic_inst0/baud8_tick_blk/acc[6]_i_4/O
                         net (fo=1, routed)           0.000     6.617    uart_basic_inst0/baud8_tick_blk/acc[6]_i_4_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.150 r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  uart_basic_inst0/baud8_tick_blk/acc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    uart_basic_inst0/baud8_tick_blk/acc_reg[10]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  uart_basic_inst0/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    uart_basic_inst0/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.707 r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.707    uart_basic_inst0/baud8_tick_blk/p_1_in[16]
    SLICE_X2Y107         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[16]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_D)        0.109    15.359    uart_basic_inst0/baud8_tick_blk/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.704ns (31.308%)  route 1.545ns (68.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.708     5.310    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=3, routed)           0.680     6.446    uart_basic_inst0/uart_rx_blk/spacing_counter[1]
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.570 r  uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_2/O
                         net (fo=3, routed)           0.865     7.435    uart_basic_inst0/uart_rx_blk/next_bit__1
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124     7.559 r  uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.559    uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.010    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.031    15.281    uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.515    check_clk_OBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  reset_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  reset_sr_reg[0]/Q
                         net (fo=1, routed)           0.065     1.722    reset_sr_reg_n_0_[0]
    SLICE_X0Y110         FDRE                                         r  reset_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    check_clk_OBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  reset_sr_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.075     1.590    reset_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX_CTRL_inst0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.108     1.766    UART_RX_CTRL_inst0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  UART_RX_CTRL_inst0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    UART_RX_CTRL_inst0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.621    UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.030%)  route 0.141ns (49.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.141     1.798    UART_RX_CTRL_inst0/FSM_onehot_state_reg_n_0_[9]
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.075     1.591    UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_basic_inst0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_inst0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    uart_basic_inst0/check_clk_OBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  uart_basic_inst0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_basic_inst0/rx_ready_reg/Q
                         net (fo=10, routed)          0.132     1.790    UART_RX_CTRL_inst0/rx_ready
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  UART_RX_CTRL_inst0/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    UART_RX_CTRL_inst0/FSM_onehot_state[7]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    UART_RX_CTRL_inst0/check_clk_OBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  UART_RX_CTRL_inst0/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.091     1.620    UART_RX_CTRL_inst0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  uart_basic_inst0/baud8_tick_blk/acc_reg[18]/Q
                         net (fo=6, routed)           0.117     1.798    uart_basic_inst0/uart_rx_blk/out[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  uart_basic_inst0/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    uart_basic_inst0/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092     1.621    uart_basic_inst0/uart_rx_blk/spacing_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  uart_basic_inst0/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.748    uart_basic_inst0/baud8_tick_blk/acc[11]
    SLICE_X2Y106         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.877 r  uart_basic_inst0/baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.877    uart_basic_inst0/baud8_tick_blk/p_1_in[12]
    SLICE_X2Y106         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.134     1.651    uart_basic_inst0/baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  uart_basic_inst0/baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.067     1.748    uart_basic_inst0/baud8_tick_blk/acc[5]
    SLICE_X2Y104         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.877 r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    uart_basic_inst0/baud8_tick_blk/p_1_in[6]
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.134     1.651    uart_basic_inst0/baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.081%)  route 0.152ns (44.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_basic_inst0/uart_rx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.152     1.809    uart_basic_inst0/uart_rx_blk/state__0[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart_basic_inst0/uart_rx_blk/bit_counter[0]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    uart_basic_inst0/uart_rx_blk/check_clk_OBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.092     1.624    uart_basic_inst0/uart_rx_blk/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.579%)  route 0.125ns (49.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    uart_basic_inst0/uart_rx_blk/rx_sync_inst/check_clk_OBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.125     1.769    uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X0Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    uart_basic_inst0/uart_rx_blk/rx_sync_inst/check_clk_OBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.017     1.533    uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/baud8_tick_blk/acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  uart_basic_inst0/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.067     1.748    uart_basic_inst0/baud8_tick_blk/acc[4]
    SLICE_X2Y104         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.897 r  uart_basic_inst0/baud8_tick_blk/acc_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    uart_basic_inst0/baud8_tick_blk/p_1_in[5]
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    check_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  check_clk_OBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    uart_basic_inst0/baud8_tick_blk/check_clk_OBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_basic_inst0/baud8_tick_blk/acc_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.134     1.651    uart_basic_inst0/baud8_tick_blk/acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  check_clk_OBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    uart_basic_inst0/baud8_tick_blk/acc_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    uart_basic_inst0/baud8_tick_blk/acc_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    uart_basic_inst0/baud8_tick_blk/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    uart_basic_inst0/baud8_tick_blk/acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    uart_basic_inst0/rx_ready_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    UART_RX_CTRL_inst0/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    UART_RX_CTRL_inst0/FSM_onehot_state_reg[5]/C



