/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the digi_m1_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm5440_map.xml
 *     block_uri "file:../docs/rda/pm20_82_30_map.xml"
 *     block_part_number "PM20_82_30"
 *     block_mnemonic "DIGI_M1"
 * 
 *****************************************************************************/
#ifndef _DIGI_M1_MTSB_MAP_H
#define _DIGI_M1_MTSB_MAP_H


/*
 * ==================================================================================
 * DIGI_M1_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define DIGI_M1_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm5440_map.xml"
#define DIGI_M1_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm5440_map.xml"
/*
 * ==================================================================================
 * DIGI_M1_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef DIGI_M1_MTSB_TSB_BASE_ADDR_DEFS_H
#define DIGI_M1_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_DIGI120_DIGI_M1_MTSB                        0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_MTSB              0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TOP_ENET_FEGE_TOP 0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_L1RPP_FEGE        0x00010080
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_RMAC              0x00010100
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_RX_ECLASS_ECLASS  0x00010800
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_MSTATX            0x00011000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TX_ECLASS_ECLASS  0x00011800
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TMAC              0x00012000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_L1TPP_FEGE        0x00012040
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_GE_GFPT           0x00012100
#define BASE_ADDR_DIGI120_DIGI_M1_MGMT_FEGE_MGMT_FEGE_TOP     0x00014000
#define BASE_ADDR_DIGI120_DIGI_M1_PGMRCLK_DIGI_PGMRCLK        0x00015000
#define BASE_ADDR_DIGI120_DIGI_M1_M1_TOP_DIGI_M1              0x00016000

#endif /* DIGI_M1_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _DIGI_M1_MTSB_MAP_H */
