\hypertarget{union__hw__i2s__mcr}{}\section{\+\_\+hw\+\_\+i2s\+\_\+mcr Union Reference}
\label{union__hw__i2s__mcr}\index{\+\_\+hw\+\_\+i2s\+\_\+mcr@{\+\_\+hw\+\_\+i2s\+\_\+mcr}}


H\+W\+\_\+\+I2\+S\+\_\+\+M\+CR -\/ S\+AI M\+C\+LK Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__mcr_ac1960c5942550c6b37ac0f1863f20bd4}{}\label{union__hw__i2s__mcr_ac1960c5942550c6b37ac0f1863f20bd4}

\item 
struct \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__mcr_a6607b2a7bb5037c9408e22594a98e796}{}\label{union__hw__i2s__mcr_a6607b2a7bb5037c9408e22594a98e796}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+M\+CR -\/ S\+AI M\+C\+LK Control Register (RW) 

Reset value\+: 0x00000000U

The M\+C\+LK Control Register (M\+CR) controls the clock source and direction of the audio master clock. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
