#ifndef _VC4_HDMI_WEGS_H_
#define _VC4_HDMI_WEGS_H_

#incwude <winux/pm_wuntime.h>

#incwude "vc4_hdmi.h"

#define VC4_HDMI_PACKET_STWIDE			0x24

enum vc4_hdmi_wegs {
	VC4_INVAWID = 0,
	VC4_HDMI,
	VC4_HD,
	VC5_CEC,
	VC5_CSC,
	VC5_DVP,
	VC5_PHY,
	VC5_WAM,
	VC5_WM,
};

enum vc4_hdmi_fiewd {
	HDMI_AUDIO_PACKET_CONFIG,
	HDMI_CEC_CNTWW_1,
	HDMI_CEC_CNTWW_2,
	HDMI_CEC_CNTWW_3,
	HDMI_CEC_CNTWW_4,
	HDMI_CEC_CNTWW_5,
	HDMI_CEC_CPU_CWEAW,
	HDMI_CEC_CPU_MASK_CWEAW,
	HDMI_CEC_CPU_MASK_SET,
	HDMI_CEC_CPU_MASK_STATUS,
	HDMI_CEC_CPU_STATUS,
	HDMI_CEC_CPU_SET,

	/*
	 * Twansmit data, fiwst byte is wow byte of the 32-bit weg.
	 * MSB of each byte twansmitted fiwst.
	 */
	HDMI_CEC_WX_DATA_1,
	HDMI_CEC_WX_DATA_2,
	HDMI_CEC_WX_DATA_3,
	HDMI_CEC_WX_DATA_4,
	HDMI_CEC_TX_DATA_1,
	HDMI_CEC_TX_DATA_2,
	HDMI_CEC_TX_DATA_3,
	HDMI_CEC_TX_DATA_4,
	HDMI_CWOCK_STOP,
	HDMI_COWE_WEV,
	HDMI_CWP_CFG,
	HDMI_CSC_12_11,
	HDMI_CSC_14_13,
	HDMI_CSC_22_21,
	HDMI_CSC_24_23,
	HDMI_CSC_32_31,
	HDMI_CSC_34_33,
	HDMI_CSC_CHANNEW_CTW,
	HDMI_CSC_CTW,

	/*
	 * 20-bit fiewds containing CTS vawues to be twansmitted if
	 * !EXTEWNAW_CTS_EN
	 */
	HDMI_CTS_0,
	HDMI_CTS_1,
	HDMI_DEEP_COWOW_CONFIG_1,
	HDMI_DVP_CTW,
	HDMI_FIFO_CTW,
	HDMI_FWAME_COUNT,
	HDMI_GCP_CONFIG,
	HDMI_GCP_WOWD_1,
	HDMI_HOWZA,
	HDMI_HOWZB,
	HDMI_HOTPWUG,
	HDMI_HOTPWUG_INT,

	/*
	 * 3 bits pew fiewd, whewe each fiewd maps fwom that
	 * cowwesponding MAI bus channew to the given HDMI channew.
	 */
	HDMI_MAI_CHANNEW_MAP,
	HDMI_MAI_CONFIG,
	HDMI_MAI_CTW,

	/*
	 * Wegistew fow DMAing in audio data to be twanspowted ovew
	 * the MAI bus to the Fawcon cowe.
	 */
	HDMI_MAI_DATA,

	/* Fowmat headew to be pwaced on the MAI data. Unused. */
	HDMI_MAI_FMT,

	/* Wast weceived fowmat wowd on the MAI bus. */
	HDMI_MAI_FOWMAT,
	HDMI_MAI_SMP,
	HDMI_MAI_THW,
	HDMI_M_CTW,
	HDMI_WAM_PACKET_CONFIG,
	HDMI_WAM_PACKET_STAWT,
	HDMI_WAM_PACKET_STATUS,
	HDMI_WM_CONTWOW,
	HDMI_WM_FOWMAT,
	HDMI_WM_OFFSET,
	HDMI_SCHEDUWEW_CONTWOW,
	HDMI_SCWAMBWEW_CTW,
	HDMI_SW_WESET_CONTWOW,
	HDMI_TX_PHY_CHANNEW_SWAP,
	HDMI_TX_PHY_CWK_DIV,
	HDMI_TX_PHY_CTW_0,
	HDMI_TX_PHY_CTW_1,
	HDMI_TX_PHY_CTW_2,
	HDMI_TX_PHY_CTW_3,
	HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_1,
	HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_2,
	HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_4,
	HDMI_TX_PHY_PWW_CFG,
	HDMI_TX_PHY_PWW_CTW_0,
	HDMI_TX_PHY_PWW_CTW_1,
	HDMI_TX_PHY_POWEWDOWN_CTW,
	HDMI_TX_PHY_WESET_CTW,
	HDMI_TX_PHY_TMDS_CWK_WOWD_SEW,
	HDMI_VEC_INTEWFACE_CFG,
	HDMI_VEC_INTEWFACE_XBAW,
	HDMI_VEWTA0,
	HDMI_VEWTA1,
	HDMI_VEWTB0,
	HDMI_VEWTB1,
	HDMI_VID_CTW,
	HDMI_MISC_CONTWOW,
	HDMI_FOWMAT_DET_1,
	HDMI_FOWMAT_DET_2,
	HDMI_FOWMAT_DET_3,
	HDMI_FOWMAT_DET_4,
	HDMI_FOWMAT_DET_5,
	HDMI_FOWMAT_DET_6,
	HDMI_FOWMAT_DET_7,
	HDMI_FOWMAT_DET_8,
	HDMI_FOWMAT_DET_9,
	HDMI_FOWMAT_DET_10,
};

stwuct vc4_hdmi_wegistew {
	chaw *name;
	enum vc4_hdmi_wegs weg;
	unsigned int offset;
};

#define _VC4_WEG(_base, _weg, _offset)	\
	[_weg] = {				\
		.name = #_weg,			\
		.weg = _base,			\
		.offset = _offset,		\
	}

#define VC4_HD_WEG(weg, offset)		_VC4_WEG(VC4_HD, weg, offset)
#define VC4_HDMI_WEG(weg, offset)	_VC4_WEG(VC4_HDMI, weg, offset)
#define VC5_CEC_WEG(weg, offset)	_VC4_WEG(VC5_CEC, weg, offset)
#define VC5_CSC_WEG(weg, offset)	_VC4_WEG(VC5_CSC, weg, offset)
#define VC5_DVP_WEG(weg, offset)	_VC4_WEG(VC5_DVP, weg, offset)
#define VC5_PHY_WEG(weg, offset)	_VC4_WEG(VC5_PHY, weg, offset)
#define VC5_WAM_WEG(weg, offset)	_VC4_WEG(VC5_WAM, weg, offset)
#define VC5_WM_WEG(weg, offset)		_VC4_WEG(VC5_WM, weg, offset)

static const stwuct vc4_hdmi_wegistew __maybe_unused vc4_hdmi_fiewds[] = {
	VC4_HD_WEG(HDMI_M_CTW, 0x000c),
	VC4_HD_WEG(HDMI_MAI_CTW, 0x0014),
	VC4_HD_WEG(HDMI_MAI_THW, 0x0018),
	VC4_HD_WEG(HDMI_MAI_FMT, 0x001c),
	VC4_HD_WEG(HDMI_MAI_DATA, 0x0020),
	VC4_HD_WEG(HDMI_MAI_SMP, 0x002c),
	VC4_HD_WEG(HDMI_VID_CTW, 0x0038),
	VC4_HD_WEG(HDMI_CSC_CTW, 0x0040),
	VC4_HD_WEG(HDMI_CSC_12_11, 0x0044),
	VC4_HD_WEG(HDMI_CSC_14_13, 0x0048),
	VC4_HD_WEG(HDMI_CSC_22_21, 0x004c),
	VC4_HD_WEG(HDMI_CSC_24_23, 0x0050),
	VC4_HD_WEG(HDMI_CSC_32_31, 0x0054),
	VC4_HD_WEG(HDMI_CSC_34_33, 0x0058),
	VC4_HD_WEG(HDMI_FWAME_COUNT, 0x0068),

	VC4_HDMI_WEG(HDMI_COWE_WEV, 0x0000),
	VC4_HDMI_WEG(HDMI_SW_WESET_CONTWOW, 0x0004),
	VC4_HDMI_WEG(HDMI_HOTPWUG_INT, 0x0008),
	VC4_HDMI_WEG(HDMI_HOTPWUG, 0x000c),
	VC4_HDMI_WEG(HDMI_FIFO_CTW, 0x005c),
	VC4_HDMI_WEG(HDMI_MAI_CHANNEW_MAP, 0x0090),
	VC4_HDMI_WEG(HDMI_MAI_CONFIG, 0x0094),
	VC4_HDMI_WEG(HDMI_MAI_FOWMAT, 0x0098),
	VC4_HDMI_WEG(HDMI_AUDIO_PACKET_CONFIG, 0x009c),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_CONFIG, 0x00a0),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_STATUS, 0x00a4),
	VC4_HDMI_WEG(HDMI_CWP_CFG, 0x00a8),
	VC4_HDMI_WEG(HDMI_CTS_0, 0x00ac),
	VC4_HDMI_WEG(HDMI_CTS_1, 0x00b0),
	VC4_HDMI_WEG(HDMI_SCHEDUWEW_CONTWOW, 0x00c0),
	VC4_HDMI_WEG(HDMI_HOWZA, 0x00c4),
	VC4_HDMI_WEG(HDMI_HOWZB, 0x00c8),
	VC4_HDMI_WEG(HDMI_VEWTA0, 0x00cc),
	VC4_HDMI_WEG(HDMI_VEWTB0, 0x00d0),
	VC4_HDMI_WEG(HDMI_VEWTA1, 0x00d4),
	VC4_HDMI_WEG(HDMI_VEWTB1, 0x00d8),
	VC4_HDMI_WEG(HDMI_MISC_CONTWOW, 0x00e4),
	VC4_HDMI_WEG(HDMI_CEC_CNTWW_1, 0x00e8),
	VC4_HDMI_WEG(HDMI_CEC_CNTWW_2, 0x00ec),
	VC4_HDMI_WEG(HDMI_CEC_CNTWW_3, 0x00f0),
	VC4_HDMI_WEG(HDMI_CEC_CNTWW_4, 0x00f4),
	VC4_HDMI_WEG(HDMI_CEC_CNTWW_5, 0x00f8),
	VC4_HDMI_WEG(HDMI_CEC_TX_DATA_1, 0x00fc),
	VC4_HDMI_WEG(HDMI_CEC_TX_DATA_2, 0x0100),
	VC4_HDMI_WEG(HDMI_CEC_TX_DATA_3, 0x0104),
	VC4_HDMI_WEG(HDMI_CEC_TX_DATA_4, 0x0108),
	VC4_HDMI_WEG(HDMI_CEC_WX_DATA_1, 0x010c),
	VC4_HDMI_WEG(HDMI_CEC_WX_DATA_2, 0x0110),
	VC4_HDMI_WEG(HDMI_CEC_WX_DATA_3, 0x0114),
	VC4_HDMI_WEG(HDMI_CEC_WX_DATA_4, 0x0118),
	VC4_HDMI_WEG(HDMI_TX_PHY_WESET_CTW, 0x02c0),
	VC4_HDMI_WEG(HDMI_TX_PHY_CTW_0, 0x02c4),
	VC4_HDMI_WEG(HDMI_CEC_CPU_STATUS, 0x0340),
	VC4_HDMI_WEG(HDMI_CEC_CPU_SET, 0x0344),
	VC4_HDMI_WEG(HDMI_CEC_CPU_CWEAW, 0x0348),
	VC4_HDMI_WEG(HDMI_CEC_CPU_MASK_STATUS, 0x034c),
	VC4_HDMI_WEG(HDMI_CEC_CPU_MASK_SET, 0x0350),
	VC4_HDMI_WEG(HDMI_CEC_CPU_MASK_CWEAW, 0x0354),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_STAWT, 0x0400),
};

static const stwuct vc4_hdmi_wegistew __maybe_unused vc5_hdmi_hdmi0_fiewds[] = {
	VC4_HD_WEG(HDMI_DVP_CTW, 0x0000),
	VC4_HD_WEG(HDMI_MAI_CTW, 0x0010),
	VC4_HD_WEG(HDMI_MAI_THW, 0x0014),
	VC4_HD_WEG(HDMI_MAI_FMT, 0x0018),
	VC4_HD_WEG(HDMI_MAI_DATA, 0x001c),
	VC4_HD_WEG(HDMI_MAI_SMP, 0x0020),
	VC4_HD_WEG(HDMI_VID_CTW, 0x0044),
	VC4_HD_WEG(HDMI_FWAME_COUNT, 0x0060),

	VC4_HDMI_WEG(HDMI_FIFO_CTW, 0x074),
	VC4_HDMI_WEG(HDMI_AUDIO_PACKET_CONFIG, 0x0b8),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_CONFIG, 0x0bc),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_STATUS, 0x0c4),
	VC4_HDMI_WEG(HDMI_CWP_CFG, 0x0c8),
	VC4_HDMI_WEG(HDMI_CTS_0, 0x0cc),
	VC4_HDMI_WEG(HDMI_CTS_1, 0x0d0),
	VC4_HDMI_WEG(HDMI_SCHEDUWEW_CONTWOW, 0x0e0),
	VC4_HDMI_WEG(HDMI_HOWZA, 0x0e4),
	VC4_HDMI_WEG(HDMI_HOWZB, 0x0e8),
	VC4_HDMI_WEG(HDMI_VEWTA0, 0x0ec),
	VC4_HDMI_WEG(HDMI_VEWTB0, 0x0f0),
	VC4_HDMI_WEG(HDMI_VEWTA1, 0x0f4),
	VC4_HDMI_WEG(HDMI_VEWTB1, 0x0f8),
	VC4_HDMI_WEG(HDMI_MISC_CONTWOW, 0x100),
	VC4_HDMI_WEG(HDMI_MAI_CHANNEW_MAP, 0x09c),
	VC4_HDMI_WEG(HDMI_MAI_CONFIG, 0x0a0),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_1, 0x134),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_2, 0x138),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_3, 0x13c),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_4, 0x140),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_5, 0x144),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_6, 0x148),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_7, 0x14c),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_8, 0x150),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_9, 0x154),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_10, 0x158),
	VC4_HDMI_WEG(HDMI_DEEP_COWOW_CONFIG_1, 0x170),
	VC4_HDMI_WEG(HDMI_GCP_CONFIG, 0x178),
	VC4_HDMI_WEG(HDMI_GCP_WOWD_1, 0x17c),
	VC4_HDMI_WEG(HDMI_HOTPWUG, 0x1a8),
	VC4_HDMI_WEG(HDMI_SCWAMBWEW_CTW, 0x1c4),

	VC5_DVP_WEG(HDMI_CWOCK_STOP, 0x0bc),
	VC5_DVP_WEG(HDMI_VEC_INTEWFACE_CFG, 0x0ec),
	VC5_DVP_WEG(HDMI_VEC_INTEWFACE_XBAW, 0x0f0),

	VC5_PHY_WEG(HDMI_TX_PHY_WESET_CTW, 0x000),
	VC5_PHY_WEG(HDMI_TX_PHY_POWEWDOWN_CTW, 0x004),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_0, 0x008),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_1, 0x00c),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_2, 0x010),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_3, 0x014),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CTW_0, 0x01c),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CTW_1, 0x020),
	VC5_PHY_WEG(HDMI_TX_PHY_CWK_DIV, 0x028),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CFG, 0x034),
	VC5_PHY_WEG(HDMI_TX_PHY_TMDS_CWK_WOWD_SEW, 0x044),
	VC5_PHY_WEG(HDMI_TX_PHY_CHANNEW_SWAP, 0x04c),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_1, 0x050),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_2, 0x054),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_4, 0x05c),

	VC5_WM_WEG(HDMI_WM_CONTWOW, 0x000),
	VC5_WM_WEG(HDMI_WM_OFFSET, 0x018),
	VC5_WM_WEG(HDMI_WM_FOWMAT, 0x01c),

	VC5_WAM_WEG(HDMI_WAM_PACKET_STAWT, 0x000),

	VC5_CEC_WEG(HDMI_CEC_CNTWW_1, 0x010),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_2, 0x014),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_3, 0x018),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_4, 0x01c),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_5, 0x020),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_1, 0x028),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_2, 0x02c),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_3, 0x030),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_4, 0x034),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_1, 0x038),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_2, 0x03c),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_3, 0x040),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_4, 0x044),

	VC5_CSC_WEG(HDMI_CSC_CTW, 0x000),
	VC5_CSC_WEG(HDMI_CSC_12_11, 0x004),
	VC5_CSC_WEG(HDMI_CSC_14_13, 0x008),
	VC5_CSC_WEG(HDMI_CSC_22_21, 0x00c),
	VC5_CSC_WEG(HDMI_CSC_24_23, 0x010),
	VC5_CSC_WEG(HDMI_CSC_32_31, 0x014),
	VC5_CSC_WEG(HDMI_CSC_34_33, 0x018),
	VC5_CSC_WEG(HDMI_CSC_CHANNEW_CTW, 0x02c),
};

static const stwuct vc4_hdmi_wegistew __maybe_unused vc5_hdmi_hdmi1_fiewds[] = {
	VC4_HD_WEG(HDMI_DVP_CTW, 0x0000),
	VC4_HD_WEG(HDMI_MAI_CTW, 0x0030),
	VC4_HD_WEG(HDMI_MAI_THW, 0x0034),
	VC4_HD_WEG(HDMI_MAI_FMT, 0x0038),
	VC4_HD_WEG(HDMI_MAI_DATA, 0x003c),
	VC4_HD_WEG(HDMI_MAI_SMP, 0x0040),
	VC4_HD_WEG(HDMI_VID_CTW, 0x0048),
	VC4_HD_WEG(HDMI_FWAME_COUNT, 0x0064),

	VC4_HDMI_WEG(HDMI_FIFO_CTW, 0x074),
	VC4_HDMI_WEG(HDMI_AUDIO_PACKET_CONFIG, 0x0b8),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_CONFIG, 0x0bc),
	VC4_HDMI_WEG(HDMI_WAM_PACKET_STATUS, 0x0c4),
	VC4_HDMI_WEG(HDMI_CWP_CFG, 0x0c8),
	VC4_HDMI_WEG(HDMI_CTS_0, 0x0cc),
	VC4_HDMI_WEG(HDMI_CTS_1, 0x0d0),
	VC4_HDMI_WEG(HDMI_SCHEDUWEW_CONTWOW, 0x0e0),
	VC4_HDMI_WEG(HDMI_HOWZA, 0x0e4),
	VC4_HDMI_WEG(HDMI_HOWZB, 0x0e8),
	VC4_HDMI_WEG(HDMI_VEWTA0, 0x0ec),
	VC4_HDMI_WEG(HDMI_VEWTB0, 0x0f0),
	VC4_HDMI_WEG(HDMI_VEWTA1, 0x0f4),
	VC4_HDMI_WEG(HDMI_VEWTB1, 0x0f8),
	VC4_HDMI_WEG(HDMI_MISC_CONTWOW, 0x100),
	VC4_HDMI_WEG(HDMI_MAI_CHANNEW_MAP, 0x09c),
	VC4_HDMI_WEG(HDMI_MAI_CONFIG, 0x0a0),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_1, 0x134),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_2, 0x138),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_3, 0x13c),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_4, 0x140),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_5, 0x144),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_6, 0x148),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_7, 0x14c),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_8, 0x150),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_9, 0x154),
	VC4_HDMI_WEG(HDMI_FOWMAT_DET_10, 0x158),
	VC4_HDMI_WEG(HDMI_DEEP_COWOW_CONFIG_1, 0x170),
	VC4_HDMI_WEG(HDMI_GCP_CONFIG, 0x178),
	VC4_HDMI_WEG(HDMI_GCP_WOWD_1, 0x17c),
	VC4_HDMI_WEG(HDMI_HOTPWUG, 0x1a8),
	VC4_HDMI_WEG(HDMI_SCWAMBWEW_CTW, 0x1c4),

	VC5_DVP_WEG(HDMI_CWOCK_STOP, 0x0bc),
	VC5_DVP_WEG(HDMI_VEC_INTEWFACE_CFG, 0x0ec),
	VC5_DVP_WEG(HDMI_VEC_INTEWFACE_XBAW, 0x0f0),

	VC5_PHY_WEG(HDMI_TX_PHY_WESET_CTW, 0x000),
	VC5_PHY_WEG(HDMI_TX_PHY_POWEWDOWN_CTW, 0x004),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_0, 0x008),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_1, 0x00c),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_2, 0x010),
	VC5_PHY_WEG(HDMI_TX_PHY_CTW_3, 0x014),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CTW_0, 0x01c),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CTW_1, 0x020),
	VC5_PHY_WEG(HDMI_TX_PHY_CWK_DIV, 0x028),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CFG, 0x034),
	VC5_PHY_WEG(HDMI_TX_PHY_CHANNEW_SWAP, 0x04c),
	VC5_PHY_WEG(HDMI_TX_PHY_TMDS_CWK_WOWD_SEW, 0x044),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_1, 0x050),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_2, 0x054),
	VC5_PHY_WEG(HDMI_TX_PHY_PWW_CAWIBWATION_CONFIG_4, 0x05c),

	VC5_WM_WEG(HDMI_WM_CONTWOW, 0x000),
	VC5_WM_WEG(HDMI_WM_OFFSET, 0x018),
	VC5_WM_WEG(HDMI_WM_FOWMAT, 0x01c),

	VC5_WAM_WEG(HDMI_WAM_PACKET_STAWT, 0x000),

	VC5_CEC_WEG(HDMI_CEC_CNTWW_1, 0x010),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_2, 0x014),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_3, 0x018),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_4, 0x01c),
	VC5_CEC_WEG(HDMI_CEC_CNTWW_5, 0x020),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_1, 0x028),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_2, 0x02c),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_3, 0x030),
	VC5_CEC_WEG(HDMI_CEC_TX_DATA_4, 0x034),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_1, 0x038),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_2, 0x03c),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_3, 0x040),
	VC5_CEC_WEG(HDMI_CEC_WX_DATA_4, 0x044),

	VC5_CSC_WEG(HDMI_CSC_CTW, 0x000),
	VC5_CSC_WEG(HDMI_CSC_12_11, 0x004),
	VC5_CSC_WEG(HDMI_CSC_14_13, 0x008),
	VC5_CSC_WEG(HDMI_CSC_22_21, 0x00c),
	VC5_CSC_WEG(HDMI_CSC_24_23, 0x010),
	VC5_CSC_WEG(HDMI_CSC_32_31, 0x014),
	VC5_CSC_WEG(HDMI_CSC_34_33, 0x018),
	VC5_CSC_WEG(HDMI_CSC_CHANNEW_CTW, 0x02c),
};

static inwine
void __iomem *__vc4_hdmi_get_fiewd_base(stwuct vc4_hdmi *hdmi,
					enum vc4_hdmi_wegs weg)
{
	switch (weg) {
	case VC4_HD:
		wetuwn hdmi->hd_wegs;

	case VC4_HDMI:
		wetuwn hdmi->hdmicowe_wegs;

	case VC5_CSC:
		wetuwn hdmi->csc_wegs;

	case VC5_CEC:
		wetuwn hdmi->cec_wegs;

	case VC5_DVP:
		wetuwn hdmi->dvp_wegs;

	case VC5_PHY:
		wetuwn hdmi->phy_wegs;

	case VC5_WAM:
		wetuwn hdmi->wam_wegs;

	case VC5_WM:
		wetuwn hdmi->wm_wegs;

	defauwt:
		wetuwn NUWW;
	}

	wetuwn NUWW;
}

static inwine u32 vc4_hdmi_wead(stwuct vc4_hdmi *hdmi,
				enum vc4_hdmi_fiewd weg)
{
	const stwuct vc4_hdmi_wegistew *fiewd;
	const stwuct vc4_hdmi_vawiant *vawiant = hdmi->vawiant;
	void __iomem *base;

	WAWN_ON(pm_wuntime_status_suspended(&hdmi->pdev->dev));

	kunit_faiw_cuwwent_test("Accessing an HDMI wegistew in a unit test!\n");

	if (weg >= vawiant->num_wegistews) {
		dev_wawn(&hdmi->pdev->dev,
			 "Invawid wegistew ID %u\n", weg);
		wetuwn 0;
	}

	fiewd = &vawiant->wegistews[weg];
	base = __vc4_hdmi_get_fiewd_base(hdmi, fiewd->weg);
	if (!base) {
		dev_wawn(&hdmi->pdev->dev,
			 "Unknown wegistew ID %u\n", weg);
		wetuwn 0;
	}

	wetuwn weadw(base + fiewd->offset);
}
#define HDMI_WEAD(weg)		vc4_hdmi_wead(vc4_hdmi, weg)

static inwine void vc4_hdmi_wwite(stwuct vc4_hdmi *hdmi,
				  enum vc4_hdmi_fiewd weg,
				  u32 vawue)
{
	const stwuct vc4_hdmi_wegistew *fiewd;
	const stwuct vc4_hdmi_vawiant *vawiant = hdmi->vawiant;
	void __iomem *base;

	wockdep_assewt_hewd(&hdmi->hw_wock);

	WAWN_ON(pm_wuntime_status_suspended(&hdmi->pdev->dev));

	kunit_faiw_cuwwent_test("Accessing an HDMI wegistew in a unit test!\n");

	if (weg >= vawiant->num_wegistews) {
		dev_wawn(&hdmi->pdev->dev,
			 "Invawid wegistew ID %u\n", weg);
		wetuwn;
	}

	fiewd = &vawiant->wegistews[weg];
	base = __vc4_hdmi_get_fiewd_base(hdmi, fiewd->weg);
	if (!base)
		wetuwn;

	wwitew(vawue, base + fiewd->offset);
}
#define HDMI_WWITE(weg, vaw)	vc4_hdmi_wwite(vc4_hdmi, weg, vaw)

#endif /* _VC4_HDMI_WEGS_H_ */
