# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/rockchip/rockchip,analogix-dp.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Rockchip specific extensions to the Analogix Display Port

maintainers:
  - Sandy Huang <hjc@rock-chips.com>
  - Heiko Stuebner <heiko@sntech.de>

properties:
  compatible:
    enum:
      - rockchip,rk3288-dp
      - rockchip,rk3399-edp
      - rockchip,rk3568-edp
      - rockchip,rk3576-edp
      - rockchip,rk3588-edp

  clocks:
    minItems: 2
    maxItems: 3

  clock-names:
    minItems: 2
    items:
      - const: dp
      - const: pclk
      - const: grf

  power-domains:
    maxItems: 1

  resets:
    minItems: 1
    maxItems: 2

  reset-names:
    minItems: 1
    items:
      - const: dp
      - const: apb

  rockchip,data-swap:
    description:
      Indicate whether to enable data swap function for split mode or dual
      channel mode. It can be helpful to deal with the reversed hardware
      design issue in left and right display interfaces.

  rockchip,disable-psr:
    description:
      Indicate whether to disable PSR function when the PSR
      capability of Sink device is detected.

  rockchip,dual-channel:
    description:
      Indicate whether to enable dual channel mode, which horizontally
      splits a single video port's output to drive one displays with
      identical interfaces and consistent display timing.
      |            | ---> | eDP0 | \    |                              |
      | Video Port |                --> |             Panel            |
      |            | ---> | eDP1 | /    |                              |

  rockchip,dual-connector-split:
    description:
      Indicate whether to enable dual connector split mode, which horizontally
      splits a single video port's output to drive two displays with different
      interfaces and consistent display timing.
      |            | ---> | eDP0  | ---> |              |               |
      | Video Port |                     | Panel0(Left) | Panel1(right) |
      |            | ---> | MIPI1 |      |              |               |
                              ----------------------------------^

  rockchip,grf:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      This SoC makes use of GRF regs.

  rockchip,left-display:
    description:
      Assign the specific interface for the left display in dual connector
      split mode. It can be helpful to deal with the reversed hardware
      design issue in left and right display interfaces.

  rockchip,split-mode:
    description:
      Indicate whether to enable split mode, which horizontally splits
      a single video port's output to drive two displays with identical
      interfaces and consistent display timing.
      |            | ---> | eDP0 | ---> |              |               |
      | Video Port |                    | Panel0(Left) | Panel1(right) |
      |            | ---> | eDP1 |      |              |               |
                              ---------------------------------^

required:
  - compatible
  - clocks
  - clock-names
  - resets
  - reset-names
  - rockchip,grf

allOf:
  - $ref: /schemas/display/bridge/analogix,dp.yaml#

  - if:
      properties:
        compatible:
          contains:
            enum:
              - rockchip,rk3568-edp
              - rockchip,rk3576-edp
              - rockchip,rk3588-edp
    then:
      properties:
        resets:
          minItems: 2
        reset-names:
          minItems: 2

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/rk3288-cru.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    dp@ff970000 {
      compatible = "rockchip,rk3288-dp";
      reg = <0xff970000 0x4000>;
      interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&cru SCLK_EDP>, <&cru PCLK_EDP_CTRL>;
      clock-names = "dp", "pclk";
      phys = <&dp_phy>;
      phy-names = "dp";
      resets = <&cru 111>;
      reset-names = "dp";
      rockchip,grf = <&grf>;
      pinctrl-0 = <&edp_hpd>;
      pinctrl-names = "default";

      ports {
        #address-cells = <1>;
        #size-cells = <0>;

        edp_in: port@0 {
          reg = <0>;
          #address-cells = <1>;
          #size-cells = <0>;

          edp_in_vopb: endpoint@0 {
            reg = <0>;
            remote-endpoint = <&vopb_out_edp>;
          };
          edp_in_vopl: endpoint@1 {
            reg = <1>;
            remote-endpoint = <&vopl_out_edp>;
          };
        };

        edp_out: port@1 {
          reg = <1>;

          edp_out_panel: endpoint {
            remote-endpoint = <&panel_in_edp>;
          };
        };
      };
    };
