<stg><name>fft32</name>


<trans_list>

<trans id="500" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="11" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="17" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="47" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="54" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="55" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="81" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %block_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %w_real_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %w_real_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %w_real_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %w_imag_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %w_imag_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %w_imag_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %select_ln18_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_5_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %select_ln18_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_4_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %select_ln18_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_3_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %select_ln18_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_2_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %select_ln18_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_1_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %select_ln18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="select_ln18_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %data_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %data_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %stage0_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %stage0_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %stage1_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %stage1_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %stage2_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage2_real"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %stage2_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage2_imag"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:26 %call_ln0 = call void @fft32_Pipeline_1, i16 %data_real, i16 %data_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:35 %store_ln107 = store i4 0, i4 %block_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:26 %call_ln0 = call void @fft32_Pipeline_1, i16 %data_real, i16 %data_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:27 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:28 %call_ln0 = call void @fft32_Pipeline_input_loop, i33 %in_stream, i16 %data_real, i16 %data_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:28 %call_ln0 = call void @fft32_Pipeline_input_loop, i33 %in_stream, i16 %data_real, i16 %data_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:29 %empty_34 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @fft32_Pipeline_3, i16 %stage0_real, i16 %stage0_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @fft32_Pipeline_5, i16 %stage1_real, i16 %stage1_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @fft32_Pipeline_7, i16 %stage2_real, i16 %stage2_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @fft32_Pipeline_3, i16 %stage0_real, i16 %stage0_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @fft32_Pipeline_5, i16 %stage1_real, i16 %stage1_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @fft32_Pipeline_7, i16 %stage2_real, i16 %stage2_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real, i16 %data_imag, i16 %stage0_real, i16 %stage0_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real, i16 %data_imag, i16 %stage0_real, i16 %stage0_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:33 %call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_real, i16 %stage0_imag, i16 %stage1_real, i16 %stage1_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln64"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %in_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %in_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %out_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %out_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:33 %call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_real, i16 %stage0_imag, i16 %stage1_real, i16 %stage1_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
entry:36 %br_ln107 = br void %for.body87

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body87:0 %block = load i4 %block_1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body87:1 %icmp_ln107 = icmp_eq  i4 %block, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body87:2 %block_2 = add i4 %block, i4 1

]]></Node>
<StgValue><ssdm name="block_2"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body87:3 %br_ln107 = br i1 %icmp_ln107, void %for.body87.split, void %for.body159.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:0 %w_real_3_1_load = load i16 %w_real_3_1

]]></Node>
<StgValue><ssdm name="w_real_3_1_load"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:1 %w_real_3_2_load = load i16 %w_real_3_2

]]></Node>
<StgValue><ssdm name="w_real_3_2_load"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:2 %w_real_3_3_load = load i16 %w_real_3_3

]]></Node>
<StgValue><ssdm name="w_real_3_3_load"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:3 %w_imag_3_1_load = load i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="w_imag_3_1_load"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:4 %w_imag_3_2_load = load i16 %w_imag_3_2

]]></Node>
<StgValue><ssdm name="w_imag_3_2_load"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
for.body87.split:5 %w_imag_3_3_load = load i16 %w_imag_3_3

]]></Node>
<StgValue><ssdm name="w_imag_3_3_load"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.body87.split:8 %call_ln0 = call void @fft32_Pipeline_8, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %select_ln18_loc, i16 %select_ln18_1_loc, i16 %select_ln18_2_loc, i16 %select_ln18_3_loc, i16 %select_ln18_4_loc, i16 %select_ln18_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body87.split:15 %group = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %block, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="group"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="2">
<![CDATA[
for.body87.split:16 %group_cast = zext i2 %group

]]></Node>
<StgValue><ssdm name="group_cast"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32">
<![CDATA[
for.body159.preheader:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body159.preheader:1 %store_ln141 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
for.body159.preheader:2 %br_ln141 = br void %for.body159

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.body87.split:8 %call_ln0 = call void @fft32_Pipeline_8, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %select_ln18_loc, i16 %select_ln18_1_loc, i16 %select_ln18_2_loc, i16 %select_ln18_3_loc, i16 %select_ln18_4_loc, i16 %select_ln18_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body87.split:6 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body87.split:7 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:9 %select_ln18_loc_load = load i16 %select_ln18_loc

]]></Node>
<StgValue><ssdm name="select_ln18_loc_load"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:10 %select_ln18_1_loc_load = load i16 %select_ln18_1_loc

]]></Node>
<StgValue><ssdm name="select_ln18_1_loc_load"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:11 %select_ln18_2_loc_load = load i16 %select_ln18_2_loc

]]></Node>
<StgValue><ssdm name="select_ln18_2_loc_load"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:12 %select_ln18_3_loc_load = load i16 %select_ln18_3_loc

]]></Node>
<StgValue><ssdm name="select_ln18_3_loc_load"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:13 %select_ln18_4_loc_load = load i16 %select_ln18_4_loc

]]></Node>
<StgValue><ssdm name="select_ln18_4_loc_load"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body87.split:14 %select_ln18_5_loc_load = load i16 %select_ln18_5_loc

]]></Node>
<StgValue><ssdm name="select_ln18_5_loc_load"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
for.body87.split:17 %conv2 = sitodp i32 %group_cast

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.body87.split:18 %br_ln118 = br void %for.body107

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:0 %w_imag_362_3 = phi i16 %select_ln18_3_loc_load, void %for.body87.split, i16 %w_imag_3, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_imag_362_3"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:1 %w_imag_261_3 = phi i16 %select_ln18_4_loc_load, void %for.body87.split, i16 %w_imag_3_7, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_imag_261_3"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:2 %w_imag_160_3 = phi i16 %select_ln18_5_loc_load, void %for.body87.split, i16 %w_imag_3_8, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_imag_160_3"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:3 %w_real_330_3 = phi i16 %select_ln18_loc_load, void %for.body87.split, i16 %w_real_3, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_real_330_3"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:4 %w_real_229_3 = phi i16 %select_ln18_1_loc_load, void %for.body87.split, i16 %w_real_3_7, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_real_229_3"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body107:5 %w_real_128_3 = phi i16 %select_ln18_2_loc_load, void %for.body87.split, i16 %w_real_3_8, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="w_real_128_3"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body107:6 %k_1 = phi i3 1, void %for.body87.split, i3 %add_ln118, void %for.body107.split_ifconv

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107:7 %icmp_ln118 = icmp_eq  i3 %k_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107:8 %br_ln118 = br i1 %icmp_ln118, void %for.body107.split_ifconv, void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="3">
<![CDATA[
for.body107.split_ifconv:2 %trunc_ln120 = trunc i3 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
for.body107.split_ifconv:3 %zext_ln120_1 = zext i2 %trunc_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.split_ifconv:61 %add_ln118 = add i3 %k_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="4">
<![CDATA[
for.inc152:0 %trunc_ln111 = trunc i4 %block

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc152:1 %base = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln111, i2 0

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc152:7 %or_ln127 = or i5 %base, i5 1

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="5">
<![CDATA[
for.inc152:8 %zext_ln127 = zext i5 %or_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:9 %x_real = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="x_real"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:10 %x_imag = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="x_imag"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:11 %x_real_load = load i5 %x_real

]]></Node>
<StgValue><ssdm name="x_real_load"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:14 %x_imag_load = load i5 %x_imag

]]></Node>
<StgValue><ssdm name="x_imag_load"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:93 %store_ln107 = store i16 %w_imag_362_3, i16 %w_imag_3_3

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:94 %store_ln107 = store i16 %w_imag_261_3, i16 %w_imag_3_2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:95 %store_ln107 = store i16 %w_imag_160_3, i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:96 %store_ln107 = store i16 %w_real_330_3, i16 %w_real_3_3

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:97 %store_ln107 = store i16 %w_real_229_3, i16 %w_real_3_2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc152:98 %store_ln107 = store i16 %w_real_128_3, i16 %w_real_3_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152:99 %store_ln107 = store i4 %block_2, i4 %block_1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="187" st_id="18" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="189" st_id="20" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="191" st_id="22" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:4 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="192" st_id="23" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="193" st_id="24" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="196" st_id="27" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="197" st_id="28" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="198" st_id="29" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:5 %mul1 = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="199" st_id="30" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="200" st_id="31" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="201" st_id="32" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="202" st_id="33" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="203" st_id="34" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="204" st_id="35" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="205" st_id="36" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %mul2 = dmul i64 %mul1, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="206" st_id="37" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="207" st_id="38" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="209" st_id="40" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="210" st_id="41" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="211" st_id="42" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="212" st_id="43" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:7 %pf = dmul i64 %mul2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:8 %bitcast_ln724_1 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="214" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:9 %trunc_ln120_1 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="215" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.split_ifconv:11 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
for.body107.split_ifconv:12 %zext_ln120 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="218" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %trunc_ln120_2 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="219" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.split_ifconv:14 %zext_ln120_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_2_cast"/></StgValue>
</operation>

<operation id="220" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="53">
<![CDATA[
for.body107.split_ifconv:15 %zext_ln120_2 = zext i53 %zext_ln120_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="221" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.split_ifconv:16 %sub_ln120 = sub i54 0, i54 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="222" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.split_ifconv:17 %select_ln120 = select i1 %tmp_3, i54 %sub_ln120, i54 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="223" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.split_ifconv:18 %icmp_ln120 = icmp_eq  i63 %trunc_ln120_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="224" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:19 %sub_ln120_1 = sub i12 1075, i12 %zext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120_1"/></StgValue>
</operation>

<operation id="225" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:20 %icmp_ln120_1 = icmp_sgt  i12 %sub_ln120_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="226" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:21 %add_ln120 = add i12 %sub_ln120_1, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="227" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:22 %sub_ln120_2 = sub i12 12, i12 %sub_ln120_1

]]></Node>
<StgValue><ssdm name="sub_ln120_2"/></StgValue>
</operation>

<operation id="228" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.split_ifconv:23 %select_ln120_1 = select i1 %icmp_ln120_1, i12 %add_ln120, i12 %sub_ln120_2

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:25 %icmp_ln120_2 = icmp_eq  i12 %sub_ln120_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="230" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="54">
<![CDATA[
for.body107.split_ifconv:26 %angle_9 = trunc i54 %select_ln120

]]></Node>
<StgValue><ssdm name="angle_9"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.split_ifconv:34 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="232" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.split_ifconv:35 %icmp_ln120_4 = icmp_eq  i8 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
for.body107.split_ifconv:24 %sext_ln120 = sext i12 %select_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="234" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:27 %icmp_ln120_3 = icmp_ult  i12 %select_ln120_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_3"/></StgValue>
</operation>

<operation id="235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:28 %zext_ln120_3 = zext i32 %sext_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.split_ifconv:29 %ashr_ln120 = ashr i54 %select_ln120, i54 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="ashr_ln120"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="54">
<![CDATA[
for.body107.split_ifconv:30 %angle_10 = trunc i54 %ashr_ln120

]]></Node>
<StgValue><ssdm name="angle_10"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.split_ifconv:31 %angle_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="angle_11"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:32 %select_ln120_2 = select i1 %angle_11, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:33 %angle_12 = select i1 %icmp_ln120_3, i16 %angle_10, i16 %select_ln120_2

]]></Node>
<StgValue><ssdm name="angle_12"/></StgValue>
</operation>

<operation id="241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
<literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:36 %sext_ln120cast = trunc i32 %sext_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120cast"/></StgValue>
</operation>

<operation id="242" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
<literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.split_ifconv:37 %shl_ln120 = shl i16 %angle_9, i16 %sext_ln120cast

]]></Node>
<StgValue><ssdm name="shl_ln120"/></StgValue>
</operation>

<operation id="243" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:38 %angle_14 = select i1 %icmp_ln120_4, i16 %shl_ln120, i16 0

]]></Node>
<StgValue><ssdm name="angle_14"/></StgValue>
</operation>

<operation id="244" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:39 %angle_15 = select i1 %icmp_ln120, i16 0, i16 %angle_14

]]></Node>
<StgValue><ssdm name="angle_15"/></StgValue>
</operation>

<operation id="245" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:40 %xor_ln120 = xor i1 %icmp_ln120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="246" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:41 %and_ln120 = and i1 %icmp_ln120_2, i1 %xor_ln120

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:42 %angle_16 = select i1 %and_ln120, i16 %angle_9, i16 %angle_15

]]></Node>
<StgValue><ssdm name="angle_16"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:43 %or_ln120 = or i1 %icmp_ln120, i1 %icmp_ln120_2

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:44 %xor_ln120_1 = xor i1 %or_ln120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:45 %and_ln120_1 = and i1 %icmp_ln120_1, i1 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:46 %angle_18 = select i1 %and_ln120_1, i16 %angle_12, i16 %angle_16

]]></Node>
<StgValue><ssdm name="angle_18"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:47 %call_ret6 = call i28 @generic_sincos<16, 4>, i16 %angle_18, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="253" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.split_ifconv:0 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="254" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:1 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="255" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:47 %call_ret6 = call i28 @generic_sincos<16, 4>, i16 %angle_18, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="28">
<![CDATA[
for.body107.split_ifconv:48 %outcos_2 = extractvalue i28 %call_ret6

]]></Node>
<StgValue><ssdm name="outcos_2"/></StgValue>
</operation>

<operation id="257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
for.body107.split_ifconv:49 %sext_ln121 = sext i14 %outcos_2

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="258" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.split_ifconv:50 %icmp_ln121 = icmp_eq  i2 %trunc_ln120, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="259" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.split_ifconv:51 %icmp_ln121_1 = icmp_eq  i2 %trunc_ln120, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="260" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:52 %or_ln121 = or i1 %icmp_ln121, i1 %icmp_ln121_1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="261" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:53 %w_real_3 = select i1 %or_ln121, i16 %w_real_330_3, i16 %sext_ln121

]]></Node>
<StgValue><ssdm name="w_real_3"/></StgValue>
</operation>

<operation id="262" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:54 %w_real_3_7 = select i1 %icmp_ln121_1, i16 %sext_ln121, i16 %w_real_229_3

]]></Node>
<StgValue><ssdm name="w_real_3_7"/></StgValue>
</operation>

<operation id="263" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:55 %w_real_3_8 = select i1 %icmp_ln121, i16 %sext_ln121, i16 %w_real_128_3

]]></Node>
<StgValue><ssdm name="w_real_3_8"/></StgValue>
</operation>

<operation id="264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="28">
<![CDATA[
for.body107.split_ifconv:56 %outsin_2 = extractvalue i28 %call_ret6

]]></Node>
<StgValue><ssdm name="outsin_2"/></StgValue>
</operation>

<operation id="265" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="14">
<![CDATA[
for.body107.split_ifconv:57 %sext_ln122 = sext i14 %outsin_2

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="266" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:58 %w_imag_3 = select i1 %or_ln121, i16 %w_imag_362_3, i16 %sext_ln122

]]></Node>
<StgValue><ssdm name="w_imag_3"/></StgValue>
</operation>

<operation id="267" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:59 %w_imag_3_7 = select i1 %icmp_ln121_1, i16 %sext_ln122, i16 %w_imag_261_3

]]></Node>
<StgValue><ssdm name="w_imag_3_7"/></StgValue>
</operation>

<operation id="268" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:60 %w_imag_3_8 = select i1 %icmp_ln121, i16 %sext_ln122, i16 %w_imag_160_3

]]></Node>
<StgValue><ssdm name="w_imag_3_8"/></StgValue>
</operation>

<operation id="269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.body107.split_ifconv:62 %br_ln118 = br void %for.body107

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="270" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:11 %x_real_load = load i5 %x_real

]]></Node>
<StgValue><ssdm name="x_real_load"/></StgValue>
</operation>

<operation id="271" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:14 %x_imag_load = load i5 %x_imag

]]></Node>
<StgValue><ssdm name="x_imag_load"/></StgValue>
</operation>

<operation id="272" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc152:25 %or_ln128 = or i5 %base, i5 2

]]></Node>
<StgValue><ssdm name="or_ln128"/></StgValue>
</operation>

<operation id="273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="5">
<![CDATA[
for.inc152:26 %zext_ln128 = zext i5 %or_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="274" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:27 %x_real_2 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="x_real_2"/></StgValue>
</operation>

<operation id="275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:28 %x_imag_2 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="x_imag_2"/></StgValue>
</operation>

<operation id="276" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:29 %x_real_2_load = load i5 %x_real_2

]]></Node>
<StgValue><ssdm name="x_real_2_load"/></StgValue>
</operation>

<operation id="277" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:32 %x_imag_2_load = load i5 %x_imag_2

]]></Node>
<StgValue><ssdm name="x_imag_2_load"/></StgValue>
</operation>

<operation id="278" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc152:43 %or_ln129 = or i5 %base, i5 3

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="5">
<![CDATA[
for.inc152:44 %zext_ln129 = zext i5 %or_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="280" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:45 %x_real_3 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="x_real_3"/></StgValue>
</operation>

<operation id="281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:46 %x_imag_3 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="x_imag_3"/></StgValue>
</operation>

<operation id="282" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:47 %x_real_3_load = load i5 %x_real_3

]]></Node>
<StgValue><ssdm name="x_real_3_load"/></StgValue>
</operation>

<operation id="283" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:50 %x_imag_3_load = load i5 %x_imag_3

]]></Node>
<StgValue><ssdm name="x_imag_3_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="284" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:12 %sext_ln10_4 = sext i16 %w_real_128_3

]]></Node>
<StgValue><ssdm name="sext_ln10_4"/></StgValue>
</operation>

<operation id="285" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:13 %sext_ln10_5 = sext i16 %x_real_load

]]></Node>
<StgValue><ssdm name="sext_ln10_5"/></StgValue>
</operation>

<operation id="286" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:15 %sext_ln10_6 = sext i16 %w_imag_160_3

]]></Node>
<StgValue><ssdm name="sext_ln10_6"/></StgValue>
</operation>

<operation id="287" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:16 %sext_ln10_7 = sext i16 %x_imag_load

]]></Node>
<StgValue><ssdm name="sext_ln10_7"/></StgValue>
</operation>

<operation id="288" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:17 %mul_ln10_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_5

]]></Node>
<StgValue><ssdm name="mul_ln10_2"/></StgValue>
</operation>

<operation id="289" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:18 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="290" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:21 %mul_ln11_2 = mul i28 %sext_ln10_6, i28 %sext_ln10_5

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="291" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:22 %mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="292" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:29 %x_real_2_load = load i5 %x_real_2

]]></Node>
<StgValue><ssdm name="x_real_2_load"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:30 %sext_ln10_8 = sext i16 %w_real_229_3

]]></Node>
<StgValue><ssdm name="sext_ln10_8"/></StgValue>
</operation>

<operation id="294" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:32 %x_imag_2_load = load i5 %x_imag_2

]]></Node>
<StgValue><ssdm name="x_imag_2_load"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:33 %sext_ln10_10 = sext i16 %w_imag_261_3

]]></Node>
<StgValue><ssdm name="sext_ln10_10"/></StgValue>
</operation>

<operation id="296" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:34 %sext_ln10_11 = sext i16 %x_imag_2_load

]]></Node>
<StgValue><ssdm name="sext_ln10_11"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:36 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:40 %mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:47 %x_real_3_load = load i5 %x_real_3

]]></Node>
<StgValue><ssdm name="x_real_3_load"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:48 %sext_ln10_12 = sext i16 %w_real_330_3

]]></Node>
<StgValue><ssdm name="sext_ln10_12"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:50 %x_imag_3_load = load i5 %x_imag_3

]]></Node>
<StgValue><ssdm name="x_imag_3_load"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:51 %sext_ln10_14 = sext i16 %w_imag_362_3

]]></Node>
<StgValue><ssdm name="sext_ln10_14"/></StgValue>
</operation>

<operation id="303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:52 %sext_ln10_15 = sext i16 %x_imag_3_load

]]></Node>
<StgValue><ssdm name="sext_ln10_15"/></StgValue>
</operation>

<operation id="304" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:54 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="305" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:58 %mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="306" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:18 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:22 %mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="308" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:31 %sext_ln10_9 = sext i16 %x_real_2_load

]]></Node>
<StgValue><ssdm name="sext_ln10_9"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:35 %mul_ln10_4 = mul i28 %sext_ln10_8, i28 %sext_ln10_9

]]></Node>
<StgValue><ssdm name="mul_ln10_4"/></StgValue>
</operation>

<operation id="310" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:36 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="311" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:39 %mul_ln11_4 = mul i28 %sext_ln10_10, i28 %sext_ln10_9

]]></Node>
<StgValue><ssdm name="mul_ln11_4"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:40 %mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="313" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="16">
<![CDATA[
for.inc152:49 %sext_ln10_13 = sext i16 %x_real_3_load

]]></Node>
<StgValue><ssdm name="sext_ln10_13"/></StgValue>
</operation>

<operation id="314" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:53 %mul_ln10_6 = mul i28 %sext_ln10_12, i28 %sext_ln10_13

]]></Node>
<StgValue><ssdm name="mul_ln10_6"/></StgValue>
</operation>

<operation id="315" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:54 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="316" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:57 %mul_ln11_6 = mul i28 %sext_ln10_14, i28 %sext_ln10_13

]]></Node>
<StgValue><ssdm name="mul_ln11_6"/></StgValue>
</operation>

<operation id="317" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:58 %mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="318" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="5">
<![CDATA[
for.inc152:2 %zext_ln126 = zext i5 %base

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:3 %stage1_real_addr = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="stage1_real_addr"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:4 %stage1_imag_addr = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="stage1_imag_addr"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:5 %a_real_3 = load i5 %stage1_real_addr

]]></Node>
<StgValue><ssdm name="a_real_3"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:6 %a_imag_3 = load i5 %stage1_imag_addr

]]></Node>
<StgValue><ssdm name="a_imag_3"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:18 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:19 %sub_ln10 = sub i28 %mul_ln10_2, i28 %mul_ln10_3

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:22 %mul_ln11_3 = mul i28 %sext_ln10_7, i28 %sext_ln10_4

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:23 %add_ln11 = add i28 %mul_ln11_2, i28 %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:36 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:37 %sub_ln10_1 = sub i28 %mul_ln10_4, i28 %mul_ln10_5

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="329" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:40 %mul_ln11_5 = mul i28 %sext_ln10_11, i28 %sext_ln10_8

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="330" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:41 %add_ln11_1 = add i28 %mul_ln11_4, i28 %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:54 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:55 %sub_ln10_2 = sub i28 %mul_ln10_6, i28 %mul_ln10_7

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:58 %mul_ln11_7 = mul i28 %sext_ln10_15, i28 %sext_ln10_12

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="334" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:59 %add_ln11_2 = add i28 %mul_ln11_6, i28 %mul_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="335" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:5 %a_real_3 = load i5 %stage1_real_addr

]]></Node>
<StgValue><ssdm name="a_real_3"/></StgValue>
</operation>

<operation id="336" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
for.inc152:6 %a_imag_3 = load i5 %stage1_imag_addr

]]></Node>
<StgValue><ssdm name="a_imag_3"/></StgValue>
</operation>

<operation id="337" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:19 %sub_ln10 = sub i28 %mul_ln10_2, i28 %mul_ln10_3

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="338" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:20 %r_real_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_real_7"/></StgValue>
</operation>

<operation id="339" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:23 %add_ln11 = add i28 %mul_ln11_2, i28 %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="340" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:24 %r_imag_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_imag_7"/></StgValue>
</operation>

<operation id="341" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:37 %sub_ln10_1 = sub i28 %mul_ln10_4, i28 %mul_ln10_5

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="342" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:38 %r_real_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_real_8"/></StgValue>
</operation>

<operation id="343" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:41 %add_ln11_1 = add i28 %mul_ln11_4, i28 %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="344" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:42 %r_imag_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_imag_8"/></StgValue>
</operation>

<operation id="345" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:55 %sub_ln10_2 = sub i28 %mul_ln10_6, i28 %mul_ln10_7

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="346" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:56 %r_real_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_real_9"/></StgValue>
</operation>

<operation id="347" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc152:59 %add_ln11_2 = add i28 %mul_ln11_6, i28 %mul_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="348" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:60 %r_imag_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_imag_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:61 %ar0 = add i16 %a_real_3, i16 %r_real_7

]]></Node>
<StgValue><ssdm name="ar0"/></StgValue>
</operation>

<operation id="350" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:62 %ai0 = add i16 %a_imag_3, i16 %r_imag_7

]]></Node>
<StgValue><ssdm name="ai0"/></StgValue>
</operation>

<operation id="351" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:63 %ar1 = sub i16 %a_real_3, i16 %r_real_7

]]></Node>
<StgValue><ssdm name="ar1"/></StgValue>
</operation>

<operation id="352" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:64 %ai1 = sub i16 %a_imag_3, i16 %r_imag_7

]]></Node>
<StgValue><ssdm name="ai1"/></StgValue>
</operation>

<operation id="353" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:65 %cr0 = add i16 %r_real_9, i16 %r_real_8

]]></Node>
<StgValue><ssdm name="cr0"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:66 %ci0 = add i16 %r_imag_9, i16 %r_imag_8

]]></Node>
<StgValue><ssdm name="ci0"/></StgValue>
</operation>

<operation id="355" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:67 %cr1 = sub i16 %r_real_8, i16 %r_real_9

]]></Node>
<StgValue><ssdm name="cr1"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:68 %ci1 = sub i16 %r_imag_8, i16 %r_imag_9

]]></Node>
<StgValue><ssdm name="ci1"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:69 %a_real_2 = add i16 %cr0, i16 %ar0

]]></Node>
<StgValue><ssdm name="a_real_2"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:70 %a_imag_2 = add i16 %ci0, i16 %ai0

]]></Node>
<StgValue><ssdm name="a_imag_2"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:71 %r_real_10 = add i16 %ci1, i16 %ar1

]]></Node>
<StgValue><ssdm name="r_real_10"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:72 %r_imag_10 = sub i16 %ai1, i16 %cr1

]]></Node>
<StgValue><ssdm name="r_imag_10"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:73 %r_real_11 = sub i16 %ar0, i16 %cr0

]]></Node>
<StgValue><ssdm name="r_real_11"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:74 %r_imag_11 = sub i16 %ai0, i16 %ci0

]]></Node>
<StgValue><ssdm name="r_imag_11"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:75 %r_real_12 = sub i16 %ar1, i16 %ci1

]]></Node>
<StgValue><ssdm name="r_real_12"/></StgValue>
</operation>

<operation id="364" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:76 %r_imag_12 = add i16 %cr1, i16 %ai1

]]></Node>
<StgValue><ssdm name="r_imag_12"/></StgValue>
</operation>

<operation id="365" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:77 %stage2_real_addr_1 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="stage2_real_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:78 %stage2_imag_addr_1 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="stage2_imag_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:79 %store_ln133 = store i16 %a_real_2, i5 %stage2_real_addr_1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="368" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:80 %store_ln133 = store i16 %a_imag_2, i5 %stage2_imag_addr_1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="369" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:81 %stage2_real_addr_2 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="stage2_real_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:82 %stage2_imag_addr_2 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="stage2_imag_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:83 %store_ln134 = store i16 %r_real_10, i5 %stage2_real_addr_2

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:84 %store_ln134 = store i16 %r_imag_10, i5 %stage2_imag_addr_2

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="373" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:85 %stage2_real_addr_3 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="stage2_real_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:86 %stage2_imag_addr_3 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="stage2_imag_addr_3"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:87 %store_ln135 = store i16 %r_real_11, i5 %stage2_real_addr_3

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="376" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:88 %store_ln135 = store i16 %r_imag_11, i5 %stage2_imag_addr_3

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="377" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:89 %stage2_real_addr_4 = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stage2_real_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:90 %stage2_imag_addr_4 = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stage2_imag_addr_4"/></StgValue>
</operation>

<operation id="379" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:91 %store_ln136 = store i16 %r_real_12, i5 %stage2_real_addr_4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="380" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc152:92 %store_ln136 = store i16 %r_imag_12, i5 %stage2_imag_addr_4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="381" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
for.inc152:100 %br_ln107 = br void %for.body87

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="382" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body159:0 %k_2 = load i5 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="383" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="5">
<![CDATA[
for.body159:1 %zext_ln141 = zext i5 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="384" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body159:2 %icmp_ln141 = icmp_eq  i5 %k_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="385" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body159:3 %add_ln141 = add i5 %k_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="386" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body159:4 %br_ln141 = br i1 %icmp_ln141, void %for.body159.split_ifconv, void %for.inc194.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="387" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:2 %trunc_ln143 = trunc i5 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="388" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="4">
<![CDATA[
for.body159.split_ifconv:3 %zext_ln143_1 = zext i4 %trunc_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="389" st_id="55" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="390" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body159.split_ifconv:49 %a_real = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="a_real"/></StgValue>
</operation>

<operation id="391" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body159.split_ifconv:50 %a_imag = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="a_imag"/></StgValue>
</operation>

<operation id="392" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body159.split_ifconv:79 %store_ln141 = store i5 %add_ln141, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="393" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc194.preheader:0 %empty_35 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="394" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="33" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc194.preheader:1 %call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_imag, i33 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="395" st_id="56" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="396" st_id="57" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="397" st_id="58" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="398" st_id="59" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="399" st_id="60" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:4 %conv1 = sitodp i32 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="400" st_id="61" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="401" st_id="62" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="402" st_id="63" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="403" st_id="64" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="404" st_id="65" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="405" st_id="66" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="406" st_id="67" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:5 %mul = dmul i64 %conv1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="407" st_id="68" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="408" st_id="69" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="409" st_id="70" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="410" st_id="71" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="411" st_id="72" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="412" st_id="73" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="413" st_id="74" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body159.split_ifconv:6 %pf_2 = dmul i64 %mul, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="414" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
for.body159.split_ifconv:7 %bitcast_ln724 = bitcast i64 %pf_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="415" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="63" op_0_bw="64">
<![CDATA[
for.body159.split_ifconv:8 %trunc_ln143_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body159.split_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="417" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body159.split_ifconv:10 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="418" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="11">
<![CDATA[
for.body159.split_ifconv:11 %zext_ln143 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="419" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="52" op_0_bw="64">
<![CDATA[
for.body159.split_ifconv:12 %trunc_ln143_2 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln143_2"/></StgValue>
</operation>

<operation id="420" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body159.split_ifconv:13 %zext_ln143_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln143_2

]]></Node>
<StgValue><ssdm name="zext_ln143_2_cast"/></StgValue>
</operation>

<operation id="421" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="53">
<![CDATA[
for.body159.split_ifconv:14 %zext_ln143_2 = zext i53 %zext_ln143_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="422" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body159.split_ifconv:15 %sub_ln143 = sub i54 0, i54 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="sub_ln143"/></StgValue>
</operation>

<operation id="423" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body159.split_ifconv:16 %select_ln143 = select i1 %tmp, i54 %sub_ln143, i54 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="424" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body159.split_ifconv:17 %icmp_ln143 = icmp_eq  i63 %trunc_ln143_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="425" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:18 %sub_ln143_1 = sub i12 1075, i12 %zext_ln143

]]></Node>
<StgValue><ssdm name="sub_ln143_1"/></StgValue>
</operation>

<operation id="426" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:19 %icmp_ln143_1 = icmp_sgt  i12 %sub_ln143_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="427" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:20 %add_ln143 = add i12 %sub_ln143_1, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="428" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:21 %sub_ln143_2 = sub i12 12, i12 %sub_ln143_1

]]></Node>
<StgValue><ssdm name="sub_ln143_2"/></StgValue>
</operation>

<operation id="429" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body159.split_ifconv:22 %select_ln143_1 = select i1 %icmp_ln143_1, i12 %add_ln143, i12 %sub_ln143_2

]]></Node>
<StgValue><ssdm name="select_ln143_1"/></StgValue>
</operation>

<operation id="430" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:24 %icmp_ln143_2 = icmp_eq  i12 %sub_ln143_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="431" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="54">
<![CDATA[
for.body159.split_ifconv:25 %angle = trunc i54 %select_ln143

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="432" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body159.split_ifconv:33 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln143_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body159.split_ifconv:34 %icmp_ln143_4 = icmp_eq  i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="434" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="12">
<![CDATA[
for.body159.split_ifconv:23 %sext_ln143 = sext i12 %select_ln143_1

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="435" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body159.split_ifconv:26 %icmp_ln143_3 = icmp_ult  i12 %select_ln143_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="436" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="54" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:27 %zext_ln143_3 = zext i32 %sext_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="437" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body159.split_ifconv:28 %ashr_ln143 = ashr i54 %select_ln143, i54 %zext_ln143_3

]]></Node>
<StgValue><ssdm name="ashr_ln143"/></StgValue>
</operation>

<operation id="438" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="54">
<![CDATA[
for.body159.split_ifconv:29 %angle_1 = trunc i54 %ashr_ln143

]]></Node>
<StgValue><ssdm name="angle_1"/></StgValue>
</operation>

<operation id="439" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body159.split_ifconv:30 %angle_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="angle_2"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:31 %select_ln143_2 = select i1 %angle_2, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln143_2"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:32 %angle_3 = select i1 %icmp_ln143_3, i16 %angle_1, i16 %select_ln143_2

]]></Node>
<StgValue><ssdm name="angle_3"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="32">
<![CDATA[
for.body159.split_ifconv:35 %sext_ln143cast = trunc i32 %sext_ln143

]]></Node>
<StgValue><ssdm name="sext_ln143cast"/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143_4" val="1"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body159.split_ifconv:36 %shl_ln143 = shl i16 %angle, i16 %sext_ln143cast

]]></Node>
<StgValue><ssdm name="shl_ln143"/></StgValue>
</operation>

<operation id="444" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:37 %angle_5 = select i1 %icmp_ln143_4, i16 %shl_ln143, i16 0

]]></Node>
<StgValue><ssdm name="angle_5"/></StgValue>
</operation>

<operation id="445" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:38 %angle_6 = select i1 %icmp_ln143, i16 0, i16 %angle_5

]]></Node>
<StgValue><ssdm name="angle_6"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body159.split_ifconv:39 %xor_ln143 = xor i1 %icmp_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="447" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body159.split_ifconv:40 %and_ln143 = and i1 %icmp_ln143_2, i1 %xor_ln143

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="448" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:41 %angle_7 = select i1 %and_ln143, i16 %angle, i16 %angle_6

]]></Node>
<StgValue><ssdm name="angle_7"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body159.split_ifconv:42 %or_ln143 = or i1 %icmp_ln143, i1 %icmp_ln143_2

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="450" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body159.split_ifconv:43 %xor_ln143_1 = xor i1 %or_ln143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln143_1"/></StgValue>
</operation>

<operation id="451" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body159.split_ifconv:44 %and_ln143_1 = and i1 %icmp_ln143_1, i1 %xor_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="452" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body159.split_ifconv:45 %angle_19 = select i1 %and_ln143_1, i16 %angle_3, i16 %angle_7

]]></Node>
<StgValue><ssdm name="angle_19"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="453" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body159.split_ifconv:46 %call_ret = call i28 @generic_sincos<16, 4>, i16 %angle_19, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="454" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body159.split_ifconv:51 %xor_ln147 = xor i5 %k_2, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="455" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:52 %zext_ln147 = zext i5 %xor_ln147

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body159.split_ifconv:53 %b_real = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="b_real"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body159.split_ifconv:54 %b_imag = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="b_imag"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:55 %x_real_1_load = load i5 %b_real

]]></Node>
<StgValue><ssdm name="x_real_1_load"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:58 %x_imag_1_load = load i5 %b_imag

]]></Node>
<StgValue><ssdm name="x_imag_1_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="460" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body159.split_ifconv:46 %call_ret = call i28 @generic_sincos<16, 4>, i16 %angle_19, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="461" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="28">
<![CDATA[
for.body159.split_ifconv:47 %outcos = extractvalue i28 %call_ret

]]></Node>
<StgValue><ssdm name="outcos"/></StgValue>
</operation>

<operation id="462" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="28">
<![CDATA[
for.body159.split_ifconv:48 %outsin = extractvalue i28 %call_ret

]]></Node>
<StgValue><ssdm name="outsin"/></StgValue>
</operation>

<operation id="463" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:55 %x_real_1_load = load i5 %b_real

]]></Node>
<StgValue><ssdm name="x_real_1_load"/></StgValue>
</operation>

<operation id="464" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="16">
<![CDATA[
for.body159.split_ifconv:56 %sext_ln10 = sext i16 %x_real_1_load

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="465" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:58 %x_imag_1_load = load i5 %b_imag

]]></Node>
<StgValue><ssdm name="x_imag_1_load"/></StgValue>
</operation>

<operation id="466" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="16">
<![CDATA[
for.body159.split_ifconv:59 %sext_ln10_2 = sext i16 %x_imag_1_load

]]></Node>
<StgValue><ssdm name="sext_ln10_2"/></StgValue>
</operation>

<operation id="467" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="14">
<![CDATA[
for.body159.split_ifconv:60 %sext_ln10_3 = sext i14 %outsin

]]></Node>
<StgValue><ssdm name="sext_ln10_3"/></StgValue>
</operation>

<operation id="468" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:62 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="469" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:65 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="470" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="14">
<![CDATA[
for.body159.split_ifconv:57 %sext_ln10_1 = sext i14 %outcos

]]></Node>
<StgValue><ssdm name="sext_ln10_1"/></StgValue>
</operation>

<operation id="471" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:61 %mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="472" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:62 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="473" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:65 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:66 %mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="475" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:62 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="476" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:63 %sub_ln10_3 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10_3"/></StgValue>
</operation>

<operation id="477" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:65 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="478" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:67 %add_ln11_3 = add i28 %mul_ln11_1, i28 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="479" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:69 %ar = load i5 %a_real

]]></Node>
<StgValue><ssdm name="ar"/></StgValue>
</operation>

<operation id="480" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:70 %ai = load i5 %a_imag

]]></Node>
<StgValue><ssdm name="ai"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="481" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body159.split_ifconv:0 %speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln141"/></StgValue>
</operation>

<operation id="482" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body159.split_ifconv:1 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="483" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:63 %sub_ln10_3 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10_3"/></StgValue>
</operation>

<operation id="484" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body159.split_ifconv:64 %t_real = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_3, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="t_real"/></StgValue>
</operation>

<operation id="485" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body159.split_ifconv:67 %add_ln11_3 = add i28 %mul_ln11_1, i28 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="486" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body159.split_ifconv:68 %t_imag = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_3, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="t_imag"/></StgValue>
</operation>

<operation id="487" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:69 %ar = load i5 %a_real

]]></Node>
<StgValue><ssdm name="ar"/></StgValue>
</operation>

<operation id="488" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="5">
<![CDATA[
for.body159.split_ifconv:70 %ai = load i5 %a_imag

]]></Node>
<StgValue><ssdm name="ai"/></StgValue>
</operation>

<operation id="489" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body159.split_ifconv:71 %add_ln45 = add i16 %ar, i16 %t_real

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="490" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.body159.split_ifconv:72 %store_ln45 = store i16 %add_ln45, i5 %a_real

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="491" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body159.split_ifconv:73 %add_ln46 = add i16 %ai, i16 %t_imag

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="492" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.body159.split_ifconv:74 %store_ln46 = store i16 %add_ln46, i5 %a_imag

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="493" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body159.split_ifconv:75 %sub_ln47 = sub i16 %ar, i16 %t_real

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="494" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.body159.split_ifconv:76 %store_ln47 = store i16 %sub_ln47, i5 %b_real

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="495" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body159.split_ifconv:77 %sub_ln48 = sub i16 %ai, i16 %t_imag

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="496" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.body159.split_ifconv:78 %store_ln48 = store i16 %sub_ln48, i5 %b_imag

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
for.body159.split_ifconv:80 %br_ln141 = br void %for.body159

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="498" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="33" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc194.preheader:1 %call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_imag, i33 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="499" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0">
<![CDATA[
for.inc194.preheader:2 %ret_ln159 = ret

]]></Node>
<StgValue><ssdm name="ret_ln159"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
