static void mips_timer_dispatch(void)\r\n{\r\ndo_IRQ(mips_cpu_timer_irq);\r\n}\r\nstatic void mips_perf_dispatch(void)\r\n{\r\ndo_IRQ(mips_cpu_perf_irq);\r\n}\r\nstatic unsigned int freqround(unsigned int freq, unsigned int amount)\r\n{\r\nfreq += amount;\r\nfreq -= freq % (amount*2);\r\nreturn freq;\r\n}\r\nstatic void __init estimate_frequencies(void)\r\n{\r\nunsigned long flags;\r\nunsigned int count, start;\r\n#ifdef CONFIG_IRQ_GIC\r\nunsigned int giccount = 0, gicstart = 0;\r\n#endif\r\n#if defined(CONFIG_KVM_GUEST) && CONFIG_KVM_GUEST_TIMER_FREQ\r\nmips_hpt_frequency = CONFIG_KVM_GUEST_TIMER_FREQ * 1000000;\r\nreturn;\r\n#endif\r\nlocal_irq_save(flags);\r\nwhile (CMOS_READ(RTC_REG_A) & RTC_UIP);\r\nwhile (!(CMOS_READ(RTC_REG_A) & RTC_UIP));\r\nstart = read_c0_count();\r\n#ifdef CONFIG_IRQ_GIC\r\nif (gic_present)\r\nGICREAD(GIC_REG(SHARED, GIC_SH_COUNTER_31_00), gicstart);\r\n#endif\r\nwhile (CMOS_READ(RTC_REG_A) & RTC_UIP);\r\nwhile (!(CMOS_READ(RTC_REG_A) & RTC_UIP));\r\ncount = read_c0_count();\r\n#ifdef CONFIG_IRQ_GIC\r\nif (gic_present)\r\nGICREAD(GIC_REG(SHARED, GIC_SH_COUNTER_31_00), giccount);\r\n#endif\r\nlocal_irq_restore(flags);\r\ncount -= start;\r\nmips_hpt_frequency = count;\r\n#ifdef CONFIG_IRQ_GIC\r\nif (gic_present) {\r\ngiccount -= gicstart;\r\ngic_frequency = giccount;\r\n}\r\n#endif\r\n}\r\nvoid read_persistent_clock(struct timespec *ts)\r\n{\r\nts->tv_sec = mc146818_get_cmos_time();\r\nts->tv_nsec = 0;\r\n}\r\nstatic void __init plat_perf_setup(void)\r\n{\r\n#ifdef MSC01E_INT_BASE\r\nif (cpu_has_veic) {\r\nset_vi_handler(MSC01E_INT_PERFCTR, mips_perf_dispatch);\r\nmips_cpu_perf_irq = MSC01E_INT_BASE + MSC01E_INT_PERFCTR;\r\n} else\r\n#endif\r\nif (cp0_perfcount_irq >= 0) {\r\nif (cpu_has_vint)\r\nset_vi_handler(cp0_perfcount_irq, mips_perf_dispatch);\r\nmips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;\r\n#ifdef CONFIG_SMP\r\nirq_set_handler(mips_cpu_perf_irq, handle_percpu_irq);\r\n#endif\r\n}\r\n}\r\nunsigned int get_c0_compare_int(void)\r\n{\r\n#ifdef MSC01E_INT_BASE\r\nif (cpu_has_veic) {\r\nset_vi_handler(MSC01E_INT_CPUCTR, mips_timer_dispatch);\r\nmips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;\r\n} else\r\n#endif\r\n{\r\nif (cpu_has_vint)\r\nset_vi_handler(cp0_compare_irq, mips_timer_dispatch);\r\nmips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;\r\n}\r\nreturn mips_cpu_timer_irq;\r\n}\r\nstatic void __init init_rtc(void)\r\n{\r\nCMOS_WRITE(RTC_SET | RTC_24H, RTC_CONTROL);\r\nCMOS_WRITE(RTC_REF_CLCK_32KHZ, RTC_FREQ_SELECT);\r\nCMOS_WRITE(RTC_24H, RTC_CONTROL);\r\n}\r\nvoid __init plat_time_init(void)\r\n{\r\nunsigned int prid = read_c0_prid() & (PRID_COMP_MASK | PRID_IMP_MASK);\r\nunsigned int freq;\r\ninit_rtc();\r\nestimate_frequencies();\r\nfreq = mips_hpt_frequency;\r\nif ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&\r\n(prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))\r\nfreq *= 2;\r\nfreq = freqround(freq, 5000);\r\nprintk("CPU frequency %d.%02d MHz\n", freq/1000000,\r\n(freq%1000000)*100/1000000);\r\nmips_scroll_message();\r\n#ifdef CONFIG_I8253\r\nsetup_pit_timer();\r\n#endif\r\n#ifdef CONFIG_IRQ_GIC\r\nif (gic_present) {\r\nfreq = freqround(gic_frequency, 5000);\r\nprintk("GIC frequency %d.%02d MHz\n", freq/1000000,\r\n(freq%1000000)*100/1000000);\r\n#ifdef CONFIG_CSRC_GIC\r\ngic_clocksource_init(gic_frequency);\r\n#endif\r\n}\r\n#endif\r\nplat_perf_setup();\r\n}
