Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  2 14:28:17 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency          1           
XDCH-2  Warning   Same min and max delay values on IO port  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.781        0.000                      0                  198        0.190        0.000                      0                  198        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       12.294        0.000                      0                  198        0.190        0.000                      0                  198        9.500        0.000                       0                   111  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
i_clck             clk_out1_clk_50hz        5.781        0.000                      0                    1        1.233        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz  i_clck             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clkfbout_clk_50hz                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       12.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 4.489ns (58.574%)  route 3.175ns (41.426%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.835 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.835    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_6
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                 12.294    

Slack (MET) :             12.315ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 4.468ns (58.461%)  route 3.175ns (41.539%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.814 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.814    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_4
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 12.315    

Slack (MET) :             12.389ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 4.394ns (58.054%)  route 3.175ns (41.946%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.740 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.740    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_5
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                 12.389    

Slack (MET) :             12.405ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 4.378ns (57.966%)  route 3.175ns (42.034%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X86Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.724 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.724    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_7
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y142        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                 12.405    

Slack (MET) :             12.408ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 4.375ns (57.949%)  route 3.175ns (42.051%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.721 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.721    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_6
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 12.408    

Slack (MET) :             12.429ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 4.354ns (57.832%)  route 3.175ns (42.168%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.700 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.700    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_4
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 12.429    

Slack (MET) :             12.503ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 4.280ns (57.413%)  route 3.175ns (42.587%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.626 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.626    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_5
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 12.503    

Slack (MET) :             12.519ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 4.264ns (57.321%)  route 3.175ns (42.679%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.610 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.610    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_7
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.595    18.574    w_CLOCK_OUT1
    SLICE_X86Y141        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.062    19.128    p_STATE_MACHINE.v_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 12.519    

Slack (MET) :             12.521ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 4.261ns (57.304%)  route 3.175ns (42.696%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.607 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.607    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_6
    SLICE_X86Y140        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X86Y140        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.062    19.127    p_STATE_MACHINE.v_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                 12.521    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 4.240ns (57.183%)  route 3.175ns (42.817%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    w_CLOCK_OUT1
    SLICE_X86Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  p_STATE_MACHINE.v_COUNTER_reg[0]/Q
                         net (fo=4, routed)           0.659     0.286    p_STATE_MACHINE.v_COUNTER_reg[0]
    SLICE_X88Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.881 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.881    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.998    FSM_sequential_r_SM_DISPLAY_reg[2]_i_35_n_0
    SLICE_X88Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.115    FSM_sequential_r_SM_DISPLAY_reg[2]_i_42_n_0
    SLICE_X88Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.232 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.232    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X88Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.349 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.349    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X88Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.466 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.466    FSM_sequential_r_SM_DISPLAY_reg[2]_i_24_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.789 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_23/O[1]
                         net (fo=2, routed)           0.946     2.735    r_SM_DISPLAY2[26]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.306     3.041 r  FSM_sequential_r_SM_DISPLAY[2]_i_11/O
                         net (fo=1, routed)           0.000     3.041    FSM_sequential_r_SM_DISPLAY[2]_i_11_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_3/CO[3]
                         net (fo=35, routed)          1.570     5.161    FSM_sequential_r_SM_DISPLAY_reg[2]_i_3_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.124     5.285 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000     5.285    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.817 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.817    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.931    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X86Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.586 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.586    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_4
    SLICE_X86Y140        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.594    18.573    w_CLOCK_OUT1
    SLICE_X86Y140        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.062    19.127    p_STATE_MACHINE.v_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                 12.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.737%)  route 0.115ns (41.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDSE (Prop_fdse_C_Q)         0.164    -0.404 r  r_DATA_WR_reg[2]/Q
                         net (fo=2, routed)           0.115    -0.289    I2C_CONTROLLER/D[2]
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.076    -0.479    I2C_CONTROLLER/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X85Y134        FDRE                                         r  r_DATA_WR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_DATA_WR_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.291    I2C_CONTROLLER/D[6]
    SLICE_X85Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X85Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[6]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.072    -0.483    I2C_CONTROLLER/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDSE (Prop_fdse_C_Q)         0.164    -0.404 r  r_DATA_WR_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.285    I2C_CONTROLLER/D[1]
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.076    -0.479    I2C_CONTROLLER/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PREV_BUSY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.829%)  route 0.154ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    I2C_CONTROLLER/clk_out1
    SLICE_X86Y133        FDRE                                         r  I2C_CONTROLLER/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  I2C_CONTROLLER/busy_reg/Q
                         net (fo=5, routed)           0.154    -0.273    w_BUSY
    SLICE_X87Y134        FDRE                                         r  r_PREV_BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.866    -0.806    w_CLOCK_OUT1
    SLICE_X87Y134        FDRE                                         r  r_PREV_BUSY_reg/C
                         clock pessimism              0.253    -0.553    
    SLICE_X87Y134        FDRE (Hold_fdre_C_D)         0.075    -0.478    r_PREV_BUSY_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.321%)  route 0.163ns (46.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X82Y134        FDRE                                         r  r_COM_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_COM_COUNTER_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.264    r_COM_COUNTER_reg[0]
    SLICE_X84Y134        LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  g0_b2/O
                         net (fo=1, routed)           0.000    -0.219    g0_b2_n_0
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.866    -0.807    w_CLOCK_OUT1
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[2]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X84Y134        FDSE (Hold_fdse_C_D)         0.121    -0.433    r_DATA_WR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.289%)  route 0.163ns (46.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X82Y134        FDRE                                         r  r_COM_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_COM_COUNTER_reg[3]/Q
                         net (fo=10, routed)          0.163    -0.264    r_COM_COUNTER_reg[3]
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  g0_b1/O
                         net (fo=1, routed)           0.000    -0.219    g0_b1_n_0
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.866    -0.807    w_CLOCK_OUT1
    SLICE_X84Y134        FDSE                                         r  r_DATA_WR_reg[1]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X84Y134        FDSE (Hold_fdse_C_D)         0.120    -0.434    r_DATA_WR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.570    w_CLOCK_OUT1
    SLICE_X84Y132        FDSE                                         r  r_DATA_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDSE (Prop_fdse_C_Q)         0.164    -0.406 r  r_DATA_WR_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.287    I2C_CONTROLLER/D[0]
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X84Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.052    -0.503    I2C_CONTROLLER/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.061%)  route 0.165ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X85Y134        FDRE                                         r  r_DATA_WR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_DATA_WR_reg[4]/Q
                         net (fo=3, routed)           0.165    -0.262    I2C_CONTROLLER/D[4]
    SLICE_X85Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X85Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.070    -0.485    I2C_CONTROLLER/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.197%)  route 0.128ns (40.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X85Y134        FDRE                                         r  r_DATA_WR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_DATA_WR_reg[3]/Q
                         net (fo=3, routed)           0.128    -0.299    r_DATA_WR[3]
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.045    -0.254 r  r_DATA_WR[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    r_DATA_WR[3]_i_1_n_0
    SLICE_X85Y134        FDRE                                         r  r_DATA_WR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.866    -0.807    w_CLOCK_OUT1
    SLICE_X85Y134        FDRE                                         r  r_DATA_WR_reg[3]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.091    -0.477    r_DATA_WR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.910%)  route 0.135ns (42.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/count_reg[0]/Q
                         net (fo=10, routed)          0.135    -0.291    I2C_CONTROLLER/count[0]
    SLICE_X89Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  I2C_CONTROLLER/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    I2C_CONTROLLER/count_0[0]
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X89Y135        FDRE (Hold_fdre_C_D)         0.091    -0.476    I2C_CONTROLLER/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y134    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y135    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y138    p_STATE_MACHINE.v_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y138    p_STATE_MACHINE.v_COUNTER_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y134    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y134    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y135    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y135    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y135    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y134    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y134    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y135    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y135    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y137    p_STATE_MACHINE.v_COUNTER_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 o_oled_scl
                            (input port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50hz rise@20.000ns - i_clck rise@10.000ns)
  Data Path Delay:        2.626ns  (logic 1.621ns (61.720%)  route 1.005ns (38.280%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clck rise edge)    10.000    10.000 r  
                         input delay                  0.000    10.000    
    D8                                                0.000    10.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000    10.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497    11.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.005    12.502    I2C_CONTROLLER/data0
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.626 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000    12.626    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.593    18.572    I2C_CONTROLLER/clk_out1
    SLICE_X89Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
                         clock pessimism              0.000    18.572    
                         clock uncertainty           -0.196    18.376    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.031    18.407    I2C_CONTROLLER/stretch_reg
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  5.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 o_oled_scl
                            (input port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - i_clck rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.309ns (43.057%)  route 0.409ns (56.943%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clck rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.409     0.674    I2C_CONTROLLER/data0
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.719    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.871    -0.802    I2C_CONTROLLER/clk_out1
    SLICE_X89Y138        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
                         clock pessimism              0.000    -0.802    
                         clock uncertainty            0.196    -0.606    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.092    -0.514    I2C_CONTROLLER/stretch_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  1.233    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  i_clck

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.427ns (58.731%)  route 3.111ns (41.269%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.707    -0.833    I2C_CONTROLLER/clk_out1
    SLICE_X86Y132        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.843     0.429    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X88Y134        LUT4 (Prop_lut4_I2_O)        0.320     0.749 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.267     3.017    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       3.688     6.705 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     6.705    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 4.147ns (62.705%)  route 2.466ns (37.295%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.711    -0.829    I2C_CONTROLLER/clk_out1
    SLICE_X89Y135        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.373 f  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.658     0.285    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X89Y135        LUT2 (Prop_lut2_I1_O)        0.124     0.409 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.808     2.217    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     5.784 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.784    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.033ns (56.648%)  route 0.791ns (43.352%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X88Y134        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.119    -0.284    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.671     0.432    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.256 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.256    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/sda_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port clocked by i_clck  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.010ns (49.042%)  route 1.049ns (50.958%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    I2C_CONTROLLER/clk_out1
    SLICE_X86Y133        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  I2C_CONTROLLER/sda_int_reg/Q
                         net (fo=3, routed)           0.279    -0.148    I2C_CONTROLLER/sda_int_reg_n_0
    SLICE_X88Y134        LUT4 (Prop_lut4_I0_O)        0.045    -0.103 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.770     0.667    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.491 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.491    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





