   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_cpg_lld_rza2m.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.cpg_io_reg_write_16,"ax",%progbits
  17              		.align	2
  18              		.arch armv7-a
  19              		.arch_extension mp
  20              		.arch_extension sec
  21              		.syntax unified
  22              		.arm
  23              		.fpu neon
  25              	cpg_io_reg_write_16:
  26              	.LVL0:
  27              	.LFB3:
  28              		.file 1 "../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c"
   1:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
   2:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * DISCLAIMER
   3:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * all applicable laws, including copyright laws.
   7:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Renesas reserves the right, without notice, to make changes to this software
  17:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * and to discontinue the availability of this software. By using this software,
  18:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * you agree to the additional terms and conditions found by accessing the
  19:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * following link:
  20:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * http://www.renesas.com/disclaimer
  21:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  22:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  23:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
  24:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * File Name    : r_cpg_lld_rza2m.c
  25:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Device(s)    : RZ/A2M
  26:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Tool-Chain   : e2Studio Ver 7.5.0
  27:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *              : GNU Arm Embedded Toolchain 6-2017-q2-update
  28:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * OS           : None
  29:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * H/W Platform : RZ/A2M Evaluation Board
  30:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Description  : RZ/A2M Sample Program - Low layer function of CPG module
  31:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Operation    :
  32:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Limitations  :
  33:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  34:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  35:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  36:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Includes   <System Includes> , "Project Includes"
  37:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  38:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "rza_io_regrw.h"
  39:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iodefine.h"
  40:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iobitmask.h"
  41:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_typedefs.h"
  42:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_hld_api.h"
  43:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_link.h"
  44:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_sc_cfg.h"
  45:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_lld_rza2m.h"
  46:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  47:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  48:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Typedef definitions
  49:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  50:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  51:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  52:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  53:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Macro definitions
  54:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  55:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  56:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  57:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  58:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Imported global variables and functions (from other files)
  59:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  60:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  61:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  62:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  63:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Exported global variables and functions (to be accessed by other files)
  64:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  65:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  66:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  67:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  68:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Private global variables and functions
  69:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  70:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! Version Information */
  71:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static const st_drv_info_t gs_lld_info =
  72:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  73:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
  74:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ((STDIO_CPG_RZ_LLD_VERSION_MAJOR << 16) + STDIO_CPG_RZ_LLD_VERSION_MINOR)
  75:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     },
  76:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_BUILD_NUM,
  77:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_DRV_NAME
  78:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** };
  79:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  80:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! EXTAL frequency (khz) */
  81:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_extal_frequency_khz = 24000.0;
  82:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  83:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! PLL frequency (khz) */
  84:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_pll_frequency_khz = 1056000.0;
  85:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  86:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK divisor */
  87:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_iclk_divisor = 2;
  88:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  89:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK frequency (khz) */
  90:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_iclk_frequency_khz = 528000.0;
  91:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  92:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK divisor */
  93:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_bclk_divisor = 8;
  94:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  95:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK frequency (khz) */
  96:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_bclk_frequency_khz = 132000.0;
  97:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  98:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK divisor */
  99:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_p1clk_divisor = 16;
 100:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 101:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK frequency (khz) */
 102:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_p1clk_frequency_khz = 66000.0;
 103:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 104:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! flag to check initialised or not */
 105:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t gs_drv_cpg_is_initialized = false;
 106:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 107:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 108:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 109:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_8
 110:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 8 bit I/O register
 111:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 112:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 113:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 114:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 115:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 116:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 117:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 118:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 119:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_8(volatile uint8_t * ioreg, uint8_t write_value, uint8_t shift, uint32
 120:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 121:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 122:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 123:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 124:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
 125:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify 
 126:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 127:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 128:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 129:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 130:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 131:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
 132:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 133:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 134:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_8
 135:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 136:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #endif // #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 137:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 138:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 139:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_16
 140:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 16 bit I/O register
 141:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 142:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 143:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 144:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 145:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 146:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 147:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 149:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_16(volatile uint16_t * ioreg, uint16_t write_value, uint16_t shift, ui
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  29              		.loc 1 150 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 151:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
  34              		.loc 1 151 5 view .LVU1
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 153:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
  35              		.loc 1 153 5 view .LVU2
  36              		.loc 1 153 8 is_stmt 0 view .LVU3
  37 0000 010073E3 		cmn	r3, #1
  38 0004 0400000A 		beq	.L2
 154:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 155:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
  39              		.loc 1 155 9 is_stmt 1 view .LVU4
  40              		.loc 1 155 19 is_stmt 0 view .LVU5
  41 0008 B0C0D0E1 		ldrh	ip, [r0]
  42              	.LVL1:
 156:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify
  43              		.loc 1 156 9 is_stmt 1 view .LVU6
  44              		.loc 1 156 43 is_stmt 0 view .LVU7
  45 000c 0330CCE1 		bic	r3, ip, r3
  46              	.LVL2:
  47              		.loc 1 156 79 view .LVU8
  48 0010 1112A0E1 		lsl	r1, r1, r2
  49              	.LVL3:
  50              		.loc 1 156 21 view .LVU9
  51 0014 7110FFE6 		uxth	r1, r1
  52              		.loc 1 156 19 view .LVU10
  53 0018 011083E1 		orr	r1, r3, r1
  54              	.LVL4:
  55              	.L2:
 157:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 158:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 159:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 160:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 162:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
  56              		.loc 1 162 5 is_stmt 1 view .LVU11
  57              		.loc 1 162 15 is_stmt 0 view .LVU12
  58 001c B010C0E1 		strh	r1, [r0]	@ movhi
 163:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
  59              		.loc 1 163 1 view .LVU13
  60 0020 1EFF2FE1 		bx	lr
  61              		.cfi_endproc
  62              	.LFE3:
  64              		.section	.text.cpg_io_reg_write_32,"ax",%progbits
  65              		.align	2
  66              		.syntax unified
  67              		.arm
  68              		.fpu neon
  70              	cpg_io_reg_write_32:
  71              	.LVL5:
  72              	.LFB4:
 164:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 165:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_16
 166:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 167:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 168:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 169:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_32
 170:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 32 bit I/O register
 171:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 172:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 173:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 174:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 175:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 176:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 177:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 178:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 179:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_32(volatile uint32_t * ioreg, uint32_t write_value, uint32_t shift, ui
 180:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  73              		.loc 1 180 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 181:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
  78              		.loc 1 181 5 view .LVU15
 182:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
  79              		.loc 1 182 5 view .LVU16
  80              		.loc 1 182 8 is_stmt 0 view .LVU17
  81 0000 010073E3 		cmn	r3, #1
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 184:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Read from register */
 185:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;
  82              		.loc 1 185 9 is_stmt 1 view .LVU18
  83              		.loc 1 185 19 is_stmt 0 view .LVU19
  84 0004 00C09015 		ldrne	ip, [r0]
  85              	.LVL6:
 186:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 187:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Modify value       */
 188:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift);
  86              		.loc 1 188 9 is_stmt 1 view .LVU20
  87              		.loc 1 188 32 is_stmt 0 view .LVU21
  88 0008 0330CC11 		bicne	r3, ip, r3
  89              	.LVL7:
  90              		.loc 1 188 19 view .LVU22
  91 000c 11128311 		orrne	r1, r3, r1, lsl r2
  92              	.LVL8:
  93              	.L4:
 189:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 191:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 192:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 193:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 194:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
  94              		.loc 1 194 5 is_stmt 1 view .LVU23
  95              		.loc 1 194 15 is_stmt 0 view .LVU24
  96 0010 001080E5 		str	r1, [r0]
 195:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
  97              		.loc 1 195 1 view .LVU25
  98 0014 1EFF2FE1 		bx	lr
  99              		.cfi_endproc
 100              	.LFE4:
 102              		.section	.text.cpg_io_reg_read_16,"ax",%progbits
 103              		.align	2
 104              		.syntax unified
 105              		.arm
 106              		.fpu neon
 108              	cpg_io_reg_read_16:
 109              	.LVL9:
 110              	.LFB5:
 196:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 197:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_32
 198:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 199:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 200:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 201:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 202:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_8
 203:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 8 bit I/O register
 204:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 205:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 206:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 207:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 208:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 209:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint8_t cpg_io_reg_read_8(volatile uint8_t * ioreg, uint8_t shift, uint32_t mask)
 210:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 211:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 212:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 213:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 214:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
 215:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 216:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 217:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 218:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & mask) >> shift);
 219:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 220:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 221:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 222:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 223:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 224:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_8
 225:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 226:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #endif // #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 227:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 229:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_16
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 16 bit I/O register
 231:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 234:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 235:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 236:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint16_t cpg_io_reg_read_16(volatile uint16_t * ioreg, uint16_t shift, uint32_t mask)
 237:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 111              		.loc 1 237 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
 116              		.loc 1 238 5 view .LVU27
 239:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 240:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 241:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
 117              		.loc 1 241 5 view .LVU28
 118              		.loc 1 241 15 is_stmt 0 view .LVU29
 119 0000 B000D0E1 		ldrh	r0, [r0]
 120              	.LVL10:
 121              		.loc 1 241 15 view .LVU30
 122 0004 7000FFE6 		uxth	r0, r0
 123              	.LVL11:
 242:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 124              		.loc 1 242 5 is_stmt 1 view .LVU31
 125              		.loc 1 242 8 is_stmt 0 view .LVU32
 126 0008 010072E3 		cmn	r2, #1
 127 000c 1EFF2F01 		bxeq	lr
 243:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 244:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 245:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & mask) >> shift);
 128              		.loc 1 245 9 is_stmt 1 view .LVU33
 129              		.loc 1 245 43 is_stmt 0 view .LVU34
 130 0010 020000E0 		and	r0, r0, r2
 131              	.LVL12:
 132              		.loc 1 245 51 view .LVU35
 133 0014 3001A0E1 		lsr	r0, r0, r1
 134              		.loc 1 245 19 view .LVU36
 135 0018 7000FFE6 		uxth	r0, r0
 136              	.LVL13:
 246:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 247:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 248:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 137              		.loc 1 248 5 is_stmt 1 view .LVU37
 249:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 138              		.loc 1 249 1 is_stmt 0 view .LVU38
 139 001c 1EFF2FE1 		bx	lr
 140              		.cfi_endproc
 141              	.LFE5:
 143              		.section	.text.cpg_io_reg_read_32,"ax",%progbits
 144              		.align	2
 145              		.syntax unified
 146              		.arm
 147              		.fpu neon
 149              	cpg_io_reg_read_32:
 150              	.LVL14:
 151              	.LFB6:
 250:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 251:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_16
 252:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 253:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 254:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 255:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_32
 256:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 32 bit I/O register
 257:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 258:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 259:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 260:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 261:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 262:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t cpg_io_reg_read_32(volatile uint32_t * ioreg, uint32_t shift, uint32_t mask)
 263:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 152              		.loc 1 263 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 264:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
 157              		.loc 1 264 5 view .LVU40
 265:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 266:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 267:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
 158              		.loc 1 267 5 view .LVU41
 159              		.loc 1 267 15 is_stmt 0 view .LVU42
 160 0000 000090E5 		ldr	r0, [r0]
 161              	.LVL15:
 268:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 162              		.loc 1 268 5 is_stmt 1 view .LVU43
 163              		.loc 1 268 8 is_stmt 0 view .LVU44
 164 0004 010072E3 		cmn	r2, #1
 165 0008 1EFF2F01 		bxeq	lr
 269:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 270:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 271:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & mask) >> shift;
 166              		.loc 1 271 9 is_stmt 1 view .LVU45
 167              		.loc 1 271 32 is_stmt 0 view .LVU46
 168 000c 020000E0 		and	r0, r0, r2
 169              	.LVL16:
 170              		.loc 1 271 19 view .LVU47
 171 0010 3001A0E1 		lsr	r0, r0, r1
 172              	.LVL17:
 272:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 273:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 274:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 173              		.loc 1 274 5 is_stmt 1 view .LVU48
 275:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 174              		.loc 1 275 1 is_stmt 0 view .LVU49
 175 0014 1EFF2FE1 		bx	lr
 176              		.cfi_endproc
 177              	.LFE6:
 179              		.section	.text.is_nearly_equal,"ax",%progbits
 180              		.align	2
 181              		.syntax unified
 182              		.arm
 183              		.fpu neon
 185              	is_nearly_equal:
 186              	.LVL18:
 187              	.LFB7:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 277:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_32
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         is_nearly_equal
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Check two value is nearly equal or not
 283:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value1: 1st value
 284:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value2: 2nd value
 285:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     true nearly equal
 286:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     false not nearly equal
 287:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t is_nearly_equal(float64_t value1, float64_t value2)
 289:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 188              		.loc 1 289 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     bool_t result;
 193              		.loc 1 290 5 view .LVU51
 291:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 194              		.loc 1 291 5 view .LVU52
 292:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 195              		.loc 1 292 5 view .LVU53
 196              		.loc 1 292 15 is_stmt 0 view .LVU54
 197 0000 000BF4EE 		vmov.f64	d16, #1.25e-1
 198 0004 601B70EE 		vsub.f64	d17, d0, d16
 199              	.LVL19:
 293:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 200              		.loc 1 293 5 is_stmt 1 view .LVU55
 201              		.loc 1 293 15 is_stmt 0 view .LVU56
 202 0008 200B30EE 		vadd.f64	d0, d0, d16
 203              	.LVL20:
 294:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 204              		.loc 1 294 5 is_stmt 1 view .LVU57
 205              		.loc 1 294 8 is_stmt 0 view .LVU58
 206 000c C11BF4EE 		vcmpe.f64	d17, d1
 207 0010 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 208 0014 0400005A 		bpl	.L15
 209              		.loc 1 294 31 discriminator 1 view .LVU59
 210 0018 C10BB4EE 		vcmpe.f64	d0, d1
 211 001c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 212 0020 030000CA 		bgt	.L13
 295:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 296:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = true;
 297:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 298:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 299:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 300:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = false;
 213              		.loc 1 300 16 view .LVU60
 214 0024 0000A0E3 		mov	r0, #0
 215 0028 1EFF2FE1 		bx	lr
 216              	.L15:
 217 002c 0000A0E3 		mov	r0, #0
 218 0030 1EFF2FE1 		bx	lr
 219              	.L13:
 296:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 220              		.loc 1 296 16 view .LVU61
 221 0034 0100A0E3 		mov	r0, #1
 222              	.LVL21:
 301:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 302:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (result);
 223              		.loc 1 302 5 is_stmt 1 view .LVU62
 303:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 224              		.loc 1 303 1 is_stmt 0 view .LVU63
 225 0038 1EFF2FE1 		bx	lr
 226              		.cfi_endproc
 227              	.LFE7:
 229              		.section	.text.cpg_modify_frqcr,"ax",%progbits
 230              		.align	2
 231              		.syntax unified
 232              		.arm
 233              		.fpu neon
 235              	cpg_modify_frqcr:
 236              	.LVL22:
 237              	.LFB12:
 304:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 305:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function is_nearly_equal
 306:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 307:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 309:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_InitialiseHwIf
 310:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Prepare the CPG driver for operation
 311:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 312:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 313:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_InitialiseHwIf( void )
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 315:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     retval = DRV_SUCCESS;
 318:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* only initialises at first time */
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !gs_drv_cpg_is_initialized )
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 322:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* standby_mode_en bit of Power Control Register setting */
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_write_32(&pl310.REG15_POWER_CTRL.LONG, 1, PL310_REG15_POWER_CTRL_standby_mode_en
 324:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 326:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Initialise clock setting configured on SC by user */
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         retval = R_CPG_SetXtalClock(s_sc_cpg_xtal_frequency_khz_config);
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 330:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetMainClock(&s_sc_cpg_main_clock_config);
 332:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 334:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockDividers(&s_sc_cpg_sub_clock_div_config[0], (sizeof s_sc_cpg_
 336:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 338:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockSource(&s_sc_cpg_sub_clock_src_config[0], (sizeof s_sc_cpg_su
 340:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 342:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_ConfigExtClockPin(&s_sc_cpg_ext_clk_config);
 344:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 345:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 346:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 347:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 348:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (retval);
 349:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 350:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 351:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_InitialiseHwIf
 352:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 353:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 354:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 355:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_UninitialiseHwIf
 356:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Finalise the CPG driver for operation
 357:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 358:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 359:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_UninitialiseHwIf( void )
 360:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 361:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 362:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 363:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 364:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 365:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_UninitialiseHwIf
 366:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 367:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 368:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 369:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_SetXtalClock
 370:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Change XTAL clock
 371:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note It is only store in local variable and does not
 372:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   re-configure each driver's parameter.
 373:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  frequency_khz: XTAL clock by KHz
 374:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 375:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 376:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 377:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetXtalClock(float64_t frequency_khz)
 378:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 379:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (frequency_khz >= 10000.0) && (frequency_khz <= 12000.0) )
 381:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 88.0;
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 384:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( (frequency_khz >= 20000.0) && (frequency_khz <= 24000.0) )
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 44.0;
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 389:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 390:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 391:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 392:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_ERROR;
 393:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 394:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( DRV_SUCCESS == ret )
 396:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 397:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* calculate updated frequency */
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 402:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 403:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 404:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (ret);
 405:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 406:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 407:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetXtalClock
 408:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 409:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 410:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 411:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_SetMainClock
 412:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Change Main clock frequency
 413:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note EBK_RZA2M can not adjust main clock ratio.
 414:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   If dedicated frequency is not fit in the ratio, this
 415:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   function fails.
 416:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  p_main_clk_settings: main clock frequency setting
 417:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 418:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 419:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 420:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetMainClock(const st_r_drv_cpg_set_main_t * p_main_clk_settings)
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 422:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 423:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      * This function just checks if value is reasonable.
 424:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      */
 425:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_CLOCK_SOURCE_PLL != p_main_clk_settings->clk_src )
 427:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 428:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* RZA2M main clock only support from PLL */
 429:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 430:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 431:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !is_nearly_equal(p_main_clk_settings->main_clk_frequency_khz, gs_cpg_pll_frequency_khz) )
 433:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 434:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 435:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 436:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 437:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 439:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 440:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetMainClock
 441:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 442:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 443:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 444:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             cpg_modify_frqcr
 445:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Make frqcr value for setting clock ratio
 446:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: sub clock frequency setting
 447:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in/out]  p_frqcr: receive previous value and return modified
 448:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 449:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 451:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t cpg_modify_frqcr(const st_r_drv_cpg_set_sub_t * p_sub_clk_setting, uint16_t * p_frqcr)
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 238              		.loc 1 452 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		.loc 1 452 1 is_stmt 0 view .LVU65
 243 0000 70402DE9 		push	{r4, r5, r6, lr}
 244              		.cfi_def_cfa_offset 16
 245              		.cfi_offset 4, -16
 246              		.cfi_offset 5, -12
 247              		.cfi_offset 6, -8
 248              		.cfi_offset 14, -4
 249 0004 048B2DED 		vpush.64	{d8, d9}
 250              		.cfi_def_cfa_offset 32
 251              		.cfi_offset 80, -32
 252              		.cfi_offset 81, -28
 253              		.cfi_offset 82, -24
 254              		.cfi_offset 83, -20
 255 0008 0040A0E1 		mov	r4, r0
 256 000c 0150A0E1 		mov	r5, r1
 453:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t div_d;
 257              		.loc 1 453 5 is_stmt 1 view .LVU66
 454:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t fc;
 258              		.loc 1 454 5 view .LVU67
 455:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 456:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* here the comparison floating value with zero is OK for avoiding divide by zero */
 457:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( is_nearly_equal( 0, p_sub_clk_setting->sub_clk_frequency_khz ) )
 259              		.loc 1 457 5 view .LVU68
 260              		.loc 1 457 10 is_stmt 0 view .LVU69
 261 0010 028B90ED 		vldr.64	d8, [r0, #8]
 262 0014 481BB0EE 		vmov.f64	d1, d8
 263 0018 300E80F2 		vmov.i64	d0, #0	@ float
 264 001c FEFFFFEB 		bl	is_nearly_equal
 265              	.LVL23:
 266              		.loc 1 457 8 view .LVU70
 267 0020 000050E3 		cmp	r0, #0
 268 0024 5C00001A 		bne	.L23
 458:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 459:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* ZERO value gets error */
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 461:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 462:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     div_d = gs_cpg_pll_frequency_khz / p_sub_clk_setting->sub_clk_frequency_khz;
 269              		.loc 1 462 5 is_stmt 1 view .LVU71
 270              		.loc 1 462 38 is_stmt 0 view .LVU72
 271 0028 003000E3 		movw	r3, #:lower16:.LANCHOR0
 272 002c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 273 0030 000BD3ED 		vldr.64	d16, [r3]
 274              		.loc 1 462 11 view .LVU73
 275 0034 889B80EE 		vdiv.f64	d9, d16, d8
 276              	.LVL24:
 463:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 464:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_ICLK == p_sub_clk_setting->clk_sub_src )
 277              		.loc 1 464 5 is_stmt 1 view .LVU74
 278              		.loc 1 464 49 is_stmt 0 view .LVU75
 279 0038 0030D4E5 		ldrb	r3, [r4]	@ zero_extendqisi2
 280              		.loc 1 464 8 view .LVU76
 281 003c 000053E3 		cmp	r3, #0
 282 0040 2200001A 		bne	.L18
 465:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 466:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 2 , div_d ) )
 283              		.loc 1 466 9 is_stmt 1 view .LVU77
 284              		.loc 1 466 14 is_stmt 0 view .LVU78
 285 0044 491BB0EE 		vmov.f64	d1, d9
 286 0048 000BB0EE 		vmov.f64	d0, #2.0e+0
 287 004c FEFFFFEB 		bl	is_nearly_equal
 288              	.LVL25:
 289              		.loc 1 466 12 view .LVU79
 290 0050 000050E3 		cmp	r0, #0
 291 0054 1000001A 		bne	.L24
 467:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 0;
 469:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 470:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 4 , div_d ) )
 292              		.loc 1 470 14 is_stmt 1 view .LVU80
 293              		.loc 1 470 19 is_stmt 0 view .LVU81
 294 0058 491BB0EE 		vmov.f64	d1, d9
 295 005c 000BB1EE 		vmov.f64	d0, #4.0e+0
 296 0060 FEFFFFEB 		bl	is_nearly_equal
 297              	.LVL26:
 298              		.loc 1 470 17 view .LVU82
 299 0064 000050E3 		cmp	r0, #0
 300 0068 1400001A 		bne	.L25
 471:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 472:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 473:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 474:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 8 , div_d ) )
 301              		.loc 1 474 14 is_stmt 1 view .LVU83
 302              		.loc 1 474 19 is_stmt 0 view .LVU84
 303 006c 491BB0EE 		vmov.f64	d1, d9
 304 0070 000BB2EE 		vmov.f64	d0, #8.0e+0
 305 0074 FEFFFFEB 		bl	is_nearly_equal
 306              	.LVL27:
 307              		.loc 1 474 17 view .LVU85
 308 0078 000050E3 		cmp	r0, #0
 309 007c 1100001A 		bne	.L26
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 476:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 477:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 478:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 310              		.loc 1 478 14 is_stmt 1 view .LVU86
 311              		.loc 1 478 19 is_stmt 0 view .LVU87
 312 0080 491BB0EE 		vmov.f64	d1, d9
 313 0084 000BB3EE 		vmov.f64	d0, #1.6e+1
 314 0088 FEFFFFEB 		bl	is_nearly_equal
 315              	.LVL28:
 316              		.loc 1 478 17 view .LVU88
 317 008c 000050E3 		cmp	r0, #0
 318 0090 4300000A 		beq	.L27
 479:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 480:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 319              		.loc 1 480 16 view .LVU89
 320 0094 0310A0E3 		mov	r1, #3
 321 0098 000000EA 		b	.L19
 322              	.L24:
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 323              		.loc 1 468 16 view .LVU90
 324 009c 0010A0E3 		mov	r1, #0
 325              	.L19:
 326              	.LVL29:
 481:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 482:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 483:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 484:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 485:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 486:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 487:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear IFC bit */
 488:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_IFC);
 327              		.loc 1 488 9 is_stmt 1 view .LVU91
 328              		.loc 1 488 20 is_stmt 0 view .LVU92
 329 00a0 B020D5E1 		ldrh	r2, [r5]
 330 00a4 FF3C0FE3 		movw	r3, #64767
 331 00a8 023003E0 		and	r3, r3, r2
 489:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 490:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify IFC bit */
 491:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_IFC_SHIFT);
 332              		.loc 1 491 9 is_stmt 1 view .LVU93
 333              		.loc 1 491 20 is_stmt 0 view .LVU94
 334 00ac 013483E1 		orr	r3, r3, r1, lsl #8
 335 00b0 B030C5E1 		strh	r3, [r5]	@ movhi
 492:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_BCLK == p_sub_clk_setting->clk_sub_src )
 494:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 8 , div_d ) )
 496:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 497:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 498:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 500:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 501:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 502:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 504:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 505:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 506:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 507:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 508:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 509:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 510:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 511:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 512:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear BFC bit */
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_BFC);
 514:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 515:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify BFC bit */
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_BFC_SHIFT);
 517:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_P1CLK == p_sub_clk_setting->clk_sub_src )
 519:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 16 , div_d ) )
 521:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 522:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 523:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 525:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 526:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 527:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 528:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 529:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 530:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 531:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 532:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 533:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear PFC bit */
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_PFC);
 535:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 536:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify PFC bit */
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_PFC_SHIFT);
 538:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 539:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 540:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 541:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 542:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 543:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 336              		.loc 1 544 12 view .LVU95
 337 00b4 0000A0E3 		mov	r0, #0
 338              	.LVL30:
 339              	.L16:
 545:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 340              		.loc 1 545 1 view .LVU96
 341 00b8 048BBDEC 		vldm	sp!, {d8-d9}
 342              		.cfi_remember_state
 343              		.cfi_restore 82
 344              		.cfi_restore 83
 345              		.cfi_restore 80
 346              		.cfi_restore 81
 347              		.cfi_def_cfa_offset 16
 348 00bc 7080BDE8 		pop	{r4, r5, r6, pc}
 349              	.LVL31:
 350              	.L25:
 351              		.cfi_restore_state
 472:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 352              		.loc 1 472 16 view .LVU97
 353 00c0 0110A0E3 		mov	r1, #1
 354 00c4 F5FFFFEA 		b	.L19
 355              	.L26:
 476:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 356              		.loc 1 476 16 view .LVU98
 357 00c8 0210A0E3 		mov	r1, #2
 358 00cc F3FFFFEA 		b	.L19
 359              	.L18:
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 360              		.loc 1 493 10 is_stmt 1 view .LVU99
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 361              		.loc 1 493 13 is_stmt 0 view .LVU100
 362 00d0 010053E3 		cmp	r3, #1
 363 00d4 0D00000A 		beq	.L35
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 364              		.loc 1 518 10 is_stmt 1 view .LVU101
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 365              		.loc 1 518 13 is_stmt 0 view .LVU102
 366 00d8 020053E3 		cmp	r3, #2
 367 00dc 3400001A 		bne	.L31
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 368              		.loc 1 520 9 is_stmt 1 view .LVU103
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 369              		.loc 1 520 14 is_stmt 0 view .LVU104
 370 00e0 491BB0EE 		vmov.f64	d1, d9
 371 00e4 000BB3EE 		vmov.f64	d0, #1.6e+1
 372 00e8 FEFFFFEB 		bl	is_nearly_equal
 373              	.LVL32:
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 374              		.loc 1 520 12 view .LVU105
 375 00ec 000050E3 		cmp	r0, #0
 376 00f0 2100001A 		bne	.L32
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 377              		.loc 1 524 14 is_stmt 1 view .LVU106
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 378              		.loc 1 524 19 is_stmt 0 view .LVU107
 379 00f4 491BB0EE 		vmov.f64	d1, d9
 380 00f8 320B9FED 		vldr.64	d0, .L36
 381 00fc FEFFFFEB 		bl	is_nearly_equal
 382              	.LVL33:
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 383              		.loc 1 524 17 view .LVU108
 384 0100 000050E3 		cmp	r0, #0
 385 0104 2C00000A 		beq	.L33
 526:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 386              		.loc 1 526 16 view .LVU109
 387 0108 0320A0E3 		mov	r2, #3
 388 010c 1B0000EA 		b	.L22
 389              	.L35:
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 390              		.loc 1 495 9 is_stmt 1 view .LVU110
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 391              		.loc 1 495 14 is_stmt 0 view .LVU111
 392 0110 491BB0EE 		vmov.f64	d1, d9
 393 0114 000BB2EE 		vmov.f64	d0, #8.0e+0
 394 0118 FEFFFFEB 		bl	is_nearly_equal
 395              	.LVL34:
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 396              		.loc 1 495 12 view .LVU112
 397 011c 000050E3 		cmp	r0, #0
 398 0120 0B00001A 		bne	.L28
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 399              		.loc 1 499 14 is_stmt 1 view .LVU113
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 400              		.loc 1 499 19 is_stmt 0 view .LVU114
 401 0124 491BB0EE 		vmov.f64	d1, d9
 402 0128 000BB3EE 		vmov.f64	d0, #1.6e+1
 403 012c FEFFFFEB 		bl	is_nearly_equal
 404              	.LVL35:
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 405              		.loc 1 499 17 view .LVU115
 406 0130 000050E3 		cmp	r0, #0
 407 0134 0E00001A 		bne	.L29
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 408              		.loc 1 503 14 is_stmt 1 view .LVU116
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 409              		.loc 1 503 19 is_stmt 0 view .LVU117
 410 0138 491BB0EE 		vmov.f64	d1, d9
 411 013c 210B9FED 		vldr.64	d0, .L36
 412 0140 FEFFFFEB 		bl	is_nearly_equal
 413              	.LVL36:
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 414              		.loc 1 503 17 view .LVU118
 415 0144 000050E3 		cmp	r0, #0
 416 0148 1700000A 		beq	.L30
 505:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 417              		.loc 1 505 16 view .LVU119
 418 014c 0320A0E3 		mov	r2, #3
 419 0150 000000EA 		b	.L21
 420              	.L28:
 497:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 421              		.loc 1 497 16 view .LVU120
 422 0154 0120A0E3 		mov	r2, #1
 423              	.L21:
 424              	.LVL37:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 425              		.loc 1 513 9 is_stmt 1 view .LVU121
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 426              		.loc 1 513 20 is_stmt 0 view .LVU122
 427 0158 B010D5E1 		ldrh	r1, [r5]
 428 015c CF3F0FE3 		movw	r3, #65487
 429 0160 013003E0 		and	r3, r3, r1
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 430              		.loc 1 516 9 is_stmt 1 view .LVU123
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 431              		.loc 1 516 20 is_stmt 0 view .LVU124
 432 0164 023283E1 		orr	r3, r3, r2, lsl #4
 433 0168 B030C5E1 		strh	r3, [r5]	@ movhi
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 434              		.loc 1 544 12 view .LVU125
 435 016c 0000A0E3 		mov	r0, #0
 436 0170 D0FFFFEA 		b	.L16
 437              	.LVL38:
 438              	.L29:
 501:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 439              		.loc 1 501 16 view .LVU126
 440 0174 0220A0E3 		mov	r2, #2
 441 0178 F6FFFFEA 		b	.L21
 442              	.L32:
 522:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 443              		.loc 1 522 16 view .LVU127
 444 017c 0220A0E3 		mov	r2, #2
 445              	.L22:
 446              	.LVL39:
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 447              		.loc 1 534 9 is_stmt 1 view .LVU128
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 448              		.loc 1 534 20 is_stmt 0 view .LVU129
 449 0180 B010D5E1 		ldrh	r1, [r5]
 450 0184 FC3F0FE3 		movw	r3, #65532
 451 0188 013003E0 		and	r3, r3, r1
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 452              		.loc 1 537 9 is_stmt 1 view .LVU130
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 453              		.loc 1 537 20 is_stmt 0 view .LVU131
 454 018c 023083E1 		orr	r3, r3, r2
 455 0190 B030C5E1 		strh	r3, [r5]	@ movhi
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 456              		.loc 1 544 12 view .LVU132
 457 0194 0000A0E3 		mov	r0, #0
 458 0198 C6FFFFEA 		b	.L16
 459              	.LVL40:
 460              	.L23:
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 461              		.loc 1 460 16 view .LVU133
 462 019c 0000E0E3 		mvn	r0, #0
 463 01a0 C4FFFFEA 		b	.L16
 464              	.LVL41:
 465              	.L27:
 484:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 466              		.loc 1 484 20 view .LVU134
 467 01a4 0000E0E3 		mvn	r0, #0
 468 01a8 C2FFFFEA 		b	.L16
 469              	.L30:
 509:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 470              		.loc 1 509 20 view .LVU135
 471 01ac 0000E0E3 		mvn	r0, #0
 472 01b0 C0FFFFEA 		b	.L16
 473              	.L31:
 541:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 474              		.loc 1 541 16 view .LVU136
 475 01b4 0000E0E3 		mvn	r0, #0
 476 01b8 BEFFFFEA 		b	.L16
 477              	.L33:
 530:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 478              		.loc 1 530 20 view .LVU137
 479 01bc 0000E0E3 		mvn	r0, #0
 480 01c0 BCFFFFEA 		b	.L16
 481              	.L37:
 482 01c4 00F020E3 		.align	3
 483              	.L36:
 484 01c8 00000000 		.word	0
 485 01cc 00004040 		.word	1077936128
 486              		.cfi_endproc
 487              	.LFE12:
 489              		.section	.text.set_sub_clock_source,"ax",%progbits
 490              		.align	2
 491              		.syntax unified
 492              		.arm
 493              		.fpu neon
 495              	set_sub_clock_source:
 496              	.LVL42:
 497              	.LFB14:
 546:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 547:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_modify_frqcr
 548:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 549:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 550:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 551:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_SetSubClockDividers
 552:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set clock divider for suitable the specified sub clock parameter
 553:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: sub clock frequency setting
 554:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock settings
 555:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 556:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 557:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @note RZ/A2M restricts the combination of clock ratio in listed below:
 558:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       FRQCR  | Instruction | Bus  | Peripheral1
 559:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       ------ | ----------- | ---- | -----------
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x012  | 1/2         | 1/8  | 1/16
 561:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x112  | 1/4         | 1/8  | 1/16
 562:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x212  | 1/8         | 1/8  | 1/16
 563:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x322  | 1/16        | 1/16 | 1/16
 564:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x333  | 1/16        | 1/32 | 1/32
 565:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *
 566:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       Settings except listed above may causes unpredictable behaviour and
 567:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       this function does not allow.
 568:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 569:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockDividers(const st_r_drv_cpg_set_sub_t * p_sub_clk_settings, uint32_t count)
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 571:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 572:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t check_frqcr;
 573:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 574:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 575:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 577:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 578:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 580:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 582:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = cpg_modify_frqcr(&p_sub_clk_settings[count], &frqcr);
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 585:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 586:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 587:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 588:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 589:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 590:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* check unless valid combination */
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     check_frqcr = frqcr & (CPG_FRQCR_IFC | CPG_FRQCR_BFC | CPG_FRQCR_PFC);
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 593:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 594:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x012: /* "VALID":do nothing, fall through */
 595:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x112: /* "VALID":do nothing, fall through */
 596:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x212: /* "VALID":do nothing, fall through */
 597:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x322: /* "VALID":do nothing, fall through */
 598:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x333: /* "VALID":do nothing, fall through */
 599:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 600:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 601:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 602:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 603:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 604:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 605:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 606:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 607:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 608:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* update local divisor variables */
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_IFC)>>CPG_FRQCR_IFC_SHIFT)
 610:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 611:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0:
 612:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 2;
 614:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 615:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 616:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 617:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 4;
 619:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 620:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 621:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 622:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 8;
 624:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 625:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 626:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 16;
 629:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 630:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 631:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 632:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 633:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 634:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 635:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 636:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_BFC)>>CPG_FRQCR_BFC_SHIFT)
 638:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 639:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 640:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 8;
 642:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 643:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 644:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 16;
 647:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 648:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 649:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 650:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 32;
 652:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 653:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 654:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 655:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 656:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 657:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 659:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 660:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_PFC)>>CPG_FRQCR_PFC_SHIFT)
 661:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 662:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 663:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 16;
 665:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 666:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 667:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 668:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 32;
 670:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 671:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 672:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 673:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 674:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 675:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 676:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 677:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 678:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 679:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* calculate updated frequency */
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 684:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 686:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 687:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 689:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 690:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockDividers
 692:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 693:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 694:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 695:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             set_sub_clock_source
 696:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Make CKIOSEL and SCLKSEL value for setting external clock
 697:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: external clock selector setting
 698:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_ckiosel: clock selector value for CKIO pin
 699:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_sclksel: clock selector value for serial flash
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 701:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 702:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 703:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t set_sub_clock_source(const st_r_drv_cpg_set_src_t * p_sub_clk_setting, uint16_t *p_cki
 704:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 498              		.loc 1 704 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_CKIO == p_sub_clk_setting->clk_sub_selection )
 503              		.loc 1 705 5 view .LVU139
 504              		.loc 1 705 49 is_stmt 0 view .LVU140
 505 0000 0030D0E5 		ldrb	r3, [r0]	@ zero_extendqisi2
 506              		.loc 1 705 8 view .LVU141
 507 0004 000053E3 		cmp	r3, #0
 508 0008 1000001A 		bne	.L39
 706:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 707:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 509              		.loc 1 707 9 is_stmt 1 view .LVU142
 510              		.loc 1 707 56 is_stmt 0 view .LVU143
 511 000c 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 512              		.loc 1 707 12 view .LVU144
 513 0010 000053E3 		cmp	r3, #0
 514 0014 0400001A 		bne	.L40
 708:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 709:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear CKIOSEL bits */
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 515              		.loc 1 710 13 is_stmt 1 view .LVU145
 516              		.loc 1 710 26 is_stmt 0 view .LVU146
 517 0018 B030D1E1 		ldrh	r3, [r1]
 518 001c 0330C3E3 		bic	r3, r3, #3
 519 0020 B030C1E1 		strh	r3, [r1]	@ movhi
 711:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 712:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify CKIOSEL bits to 0 to select P1CLK for CKIO clock source */
 713:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(0 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 520              		.loc 1 713 13 is_stmt 1 view .LVU147
 714:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 716:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 717:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear CKIOSEL bits */
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 719:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 720:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify CKIOSEL bits to 1 to select P1CLK for CKIO clock source */
 721:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(1 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 722:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 723:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 724:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 726:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_OCTAMEM == p_sub_clk_setting->clk_sub_selection )
 729:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 731:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 734:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 735:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 0 to select P0CLK for OCTA clock source */
 736:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_OCTCR_SHIFT);
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 739:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 740:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 742:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 743:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 1 to select P1CLK for OCTA clock source */
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_OCTCR_SHIFT);
 745:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 747:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 748:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 750:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 751:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 2 to select BCLK for OCTA clock source */
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_OCTCR_SHIFT);
 753:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 755:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 756:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 758:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 3 to select GCLK for OCTA clock source */
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_OCTCR_SHIFT);
 761:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 762:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 763:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 765:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 766:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_HYPERBUS == p_sub_clk_setting->clk_sub_selection )
 768:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 770:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 771:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 773:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 774:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 0 to select P0CLK for HYPER clock source */
 775:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_HYMCR_SHIFT);
 776:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 778:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 779:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 781:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 782:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 1 to select P1CLK for HYPER clock source */
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_HYMCR_SHIFT);
 784:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 786:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 787:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 789:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 790:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 2 to select BCLK for HYPER clock source */
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_HYMCR_SHIFT);
 792:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 794:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 795:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 797:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 798:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 3 to select GCLK for HYPER clock source */
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_HYMCR_SHIFT);
 800:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 801:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 802:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 804:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 805:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_SPICLK == p_sub_clk_setting->clk_sub_selection )
 807:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 809:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 810:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 812:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 813:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 0 to select P0CLK for HYPER clock source */
 814:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_SPICR_SHIFT);
 815:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 817:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 818:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 820:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 821:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 1 to select P1CLK for HYPER clock source */
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_SPICR_SHIFT);
 823:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 825:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 826:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 828:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 829:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 2 to select BCLK for HYPER clock source */
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_SPICR_SHIFT);
 831:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 833:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 834:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 836:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 837:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 3 to select GCLK for HYPER clock source */
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_SPICR_SHIFT);
 839:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 840:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 841:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 842:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 843:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 844:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 845:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 846:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 848:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 849:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 521              		.loc 1 849 12 is_stmt 0 view .LVU148
 522 0024 0000A0E3 		mov	r0, #0
 523              	.LVL43:
 524              		.loc 1 849 12 view .LVU149
 525 0028 1EFF2FE1 		bx	lr
 526              	.LVL44:
 527              	.L40:
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 528              		.loc 1 715 14 is_stmt 1 view .LVU150
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 529              		.loc 1 715 17 is_stmt 0 view .LVU151
 530 002c 010053E3 		cmp	r3, #1
 531 0030 7500001A 		bne	.L53
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 532              		.loc 1 718 13 is_stmt 1 view .LVU152
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 533              		.loc 1 718 26 is_stmt 0 view .LVU153
 534 0034 B020D1E1 		ldrh	r2, [r1]
 535              	.LVL45:
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 536              		.loc 1 718 26 view .LVU154
 537 0038 FC3F0FE3 		movw	r3, #65532
 538 003c 023003E0 		and	r3, r3, r2
 721:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 539              		.loc 1 721 13 is_stmt 1 view .LVU155
 721:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 540              		.loc 1 721 26 is_stmt 0 view .LVU156
 541 0040 013083E3 		orr	r3, r3, #1
 542 0044 B030C1E1 		strh	r3, [r1]	@ movhi
 543              		.loc 1 849 12 view .LVU157
 544 0048 0000A0E3 		mov	r0, #0
 545              	.LVL46:
 546              		.loc 1 849 12 view .LVU158
 547 004c 1EFF2FE1 		bx	lr
 548              	.LVL47:
 549              	.L39:
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 550              		.loc 1 728 10 is_stmt 1 view .LVU159
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 551              		.loc 1 728 13 is_stmt 0 view .LVU160
 552 0050 010053E3 		cmp	r3, #1
 553 0054 1100000A 		beq	.L58
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 554              		.loc 1 767 10 is_stmt 1 view .LVU161
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 555              		.loc 1 767 13 is_stmt 0 view .LVU162
 556 0058 020053E3 		cmp	r3, #2
 557 005c 3200000A 		beq	.L59
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 558              		.loc 1 806 10 is_stmt 1 view .LVU163
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 559              		.loc 1 806 13 is_stmt 0 view .LVU164
 560 0060 030053E3 		cmp	r3, #3
 561 0064 6E00001A 		bne	.L56
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 562              		.loc 1 808 9 is_stmt 1 view .LVU165
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 563              		.loc 1 808 57 is_stmt 0 view .LVU166
 564 0068 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 565              		.loc 1 808 12 view .LVU167
 566 006c 030053E3 		cmp	r3, #3
 567 0070 5000000A 		beq	.L60
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 568              		.loc 1 816 14 is_stmt 1 view .LVU168
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 569              		.loc 1 816 17 is_stmt 0 view .LVU169
 570 0074 010053E3 		cmp	r3, #1
 571 0078 5300000A 		beq	.L61
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 572              		.loc 1 824 14 is_stmt 1 view .LVU170
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 573              		.loc 1 824 17 is_stmt 0 view .LVU171
 574 007c 000053E3 		cmp	r3, #0
 575 0080 5800001A 		bne	.L52
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 576              		.loc 1 827 13 is_stmt 1 view .LVU172
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 577              		.loc 1 827 26 is_stmt 0 view .LVU173
 578 0084 B010D2E1 		ldrh	r1, [r2]
 579              	.LVL48:
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 580              		.loc 1 827 26 view .LVU174
 581 0088 FC3F0FE3 		movw	r3, #65532
 582 008c 013003E0 		and	r3, r3, r1
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 583              		.loc 1 830 13 is_stmt 1 view .LVU175
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 584              		.loc 1 830 26 is_stmt 0 view .LVU176
 585 0090 023083E3 		orr	r3, r3, #2
 586 0094 B030C2E1 		strh	r3, [r2]	@ movhi
 587              		.loc 1 849 12 view .LVU177
 588 0098 0000A0E3 		mov	r0, #0
 589              	.LVL49:
 590              		.loc 1 849 12 view .LVU178
 591 009c 1EFF2FE1 		bx	lr
 592              	.LVL50:
 593              	.L58:
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 594              		.loc 1 730 9 is_stmt 1 view .LVU179
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 595              		.loc 1 730 57 is_stmt 0 view .LVU180
 596 00a0 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 597              		.loc 1 730 12 view .LVU181
 598 00a4 030053E3 		cmp	r3, #3
 599 00a8 0A00000A 		beq	.L62
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 600              		.loc 1 738 14 is_stmt 1 view .LVU182
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 601              		.loc 1 738 17 is_stmt 0 view .LVU183
 602 00ac 010053E3 		cmp	r3, #1
 603 00b0 0D00000A 		beq	.L63
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 604              		.loc 1 746 14 is_stmt 1 view .LVU184
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 605              		.loc 1 746 17 is_stmt 0 view .LVU185
 606 00b4 000053E3 		cmp	r3, #0
 607 00b8 1200001A 		bne	.L45
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 608              		.loc 1 749 13 is_stmt 1 view .LVU186
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 609              		.loc 1 749 26 is_stmt 0 view .LVU187
 610 00bc B010D2E1 		ldrh	r1, [r2]
 611              	.LVL51:
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 612              		.loc 1 749 26 view .LVU188
 613 00c0 FF3C0FE3 		movw	r3, #64767
 614 00c4 013003E0 		and	r3, r3, r1
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 615              		.loc 1 752 13 is_stmt 1 view .LVU189
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 616              		.loc 1 752 26 is_stmt 0 view .LVU190
 617 00c8 023C83E3 		orr	r3, r3, #512
 618 00cc B030C2E1 		strh	r3, [r2]	@ movhi
 619              		.loc 1 849 12 view .LVU191
 620 00d0 0000A0E3 		mov	r0, #0
 621              	.LVL52:
 622              		.loc 1 849 12 view .LVU192
 623 00d4 1EFF2FE1 		bx	lr
 624              	.LVL53:
 625              	.L62:
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 626              		.loc 1 733 13 is_stmt 1 view .LVU193
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 627              		.loc 1 733 26 is_stmt 0 view .LVU194
 628 00d8 B030D2E1 		ldrh	r3, [r2]
 629 00dc 033CC3E3 		bic	r3, r3, #768
 630 00e0 B030C2E1 		strh	r3, [r2]	@ movhi
 736:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 631              		.loc 1 736 13 is_stmt 1 view .LVU195
 632              		.loc 1 849 12 is_stmt 0 view .LVU196
 633 00e4 0000A0E3 		mov	r0, #0
 634              	.LVL54:
 635              		.loc 1 849 12 view .LVU197
 636 00e8 1EFF2FE1 		bx	lr
 637              	.LVL55:
 638              	.L63:
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 639              		.loc 1 741 13 is_stmt 1 view .LVU198
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 640              		.loc 1 741 26 is_stmt 0 view .LVU199
 641 00ec B010D2E1 		ldrh	r1, [r2]
 642              	.LVL56:
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 643              		.loc 1 741 26 view .LVU200
 644 00f0 FF3C0FE3 		movw	r3, #64767
 645 00f4 013003E0 		and	r3, r3, r1
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 646              		.loc 1 744 13 is_stmt 1 view .LVU201
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 647              		.loc 1 744 26 is_stmt 0 view .LVU202
 648 00f8 013C83E3 		orr	r3, r3, #256
 649 00fc B030C2E1 		strh	r3, [r2]	@ movhi
 650              		.loc 1 849 12 view .LVU203
 651 0100 0000A0E3 		mov	r0, #0
 652              	.LVL57:
 653              		.loc 1 849 12 view .LVU204
 654 0104 1EFF2FE1 		bx	lr
 655              	.LVL58:
 656              	.L45:
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 657              		.loc 1 754 14 is_stmt 1 view .LVU205
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 658              		.loc 1 754 17 is_stmt 0 view .LVU206
 659 0108 020053E3 		cmp	r3, #2
 660 010c 4000001A 		bne	.L54
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 661              		.loc 1 757 13 is_stmt 1 view .LVU207
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 662              		.loc 1 757 26 is_stmt 0 view .LVU208
 663 0110 B010D2E1 		ldrh	r1, [r2]
 664              	.LVL59:
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 665              		.loc 1 757 26 view .LVU209
 666 0114 FF3C0FE3 		movw	r3, #64767
 667 0118 013003E0 		and	r3, r3, r1
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 668              		.loc 1 760 13 is_stmt 1 view .LVU210
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 669              		.loc 1 760 26 is_stmt 0 view .LVU211
 670 011c 033C83E3 		orr	r3, r3, #768
 671 0120 B030C2E1 		strh	r3, [r2]	@ movhi
 672              		.loc 1 849 12 view .LVU212
 673 0124 0000A0E3 		mov	r0, #0
 674              	.LVL60:
 675              		.loc 1 849 12 view .LVU213
 676 0128 1EFF2FE1 		bx	lr
 677              	.LVL61:
 678              	.L59:
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 679              		.loc 1 769 9 is_stmt 1 view .LVU214
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 680              		.loc 1 769 57 is_stmt 0 view .LVU215
 681 012c 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 682              		.loc 1 769 12 view .LVU216
 683 0130 030053E3 		cmp	r3, #3
 684 0134 0A00000A 		beq	.L64
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 685              		.loc 1 777 14 is_stmt 1 view .LVU217
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 686              		.loc 1 777 17 is_stmt 0 view .LVU218
 687 0138 010053E3 		cmp	r3, #1
 688 013c 0D00000A 		beq	.L65
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 689              		.loc 1 785 14 is_stmt 1 view .LVU219
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 690              		.loc 1 785 17 is_stmt 0 view .LVU220
 691 0140 000053E3 		cmp	r3, #0
 692 0144 1200001A 		bne	.L49
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 693              		.loc 1 788 13 is_stmt 1 view .LVU221
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 694              		.loc 1 788 26 is_stmt 0 view .LVU222
 695 0148 B010D2E1 		ldrh	r1, [r2]
 696              	.LVL62:
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 697              		.loc 1 788 26 view .LVU223
 698 014c CF3F0FE3 		movw	r3, #65487
 699 0150 013003E0 		and	r3, r3, r1
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 700              		.loc 1 791 13 is_stmt 1 view .LVU224
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 701              		.loc 1 791 26 is_stmt 0 view .LVU225
 702 0154 203083E3 		orr	r3, r3, #32
 703 0158 B030C2E1 		strh	r3, [r2]	@ movhi
 704              		.loc 1 849 12 view .LVU226
 705 015c 0000A0E3 		mov	r0, #0
 706              	.LVL63:
 707              		.loc 1 849 12 view .LVU227
 708 0160 1EFF2FE1 		bx	lr
 709              	.LVL64:
 710              	.L64:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 711              		.loc 1 772 13 is_stmt 1 view .LVU228
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 712              		.loc 1 772 26 is_stmt 0 view .LVU229
 713 0164 B030D2E1 		ldrh	r3, [r2]
 714 0168 3030C3E3 		bic	r3, r3, #48
 715 016c B030C2E1 		strh	r3, [r2]	@ movhi
 775:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 716              		.loc 1 775 13 is_stmt 1 view .LVU230
 717              		.loc 1 849 12 is_stmt 0 view .LVU231
 718 0170 0000A0E3 		mov	r0, #0
 719              	.LVL65:
 720              		.loc 1 849 12 view .LVU232
 721 0174 1EFF2FE1 		bx	lr
 722              	.LVL66:
 723              	.L65:
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 724              		.loc 1 780 13 is_stmt 1 view .LVU233
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 725              		.loc 1 780 26 is_stmt 0 view .LVU234
 726 0178 B010D2E1 		ldrh	r1, [r2]
 727              	.LVL67:
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 728              		.loc 1 780 26 view .LVU235
 729 017c CF3F0FE3 		movw	r3, #65487
 730 0180 013003E0 		and	r3, r3, r1
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 731              		.loc 1 783 13 is_stmt 1 view .LVU236
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 732              		.loc 1 783 26 is_stmt 0 view .LVU237
 733 0184 103083E3 		orr	r3, r3, #16
 734 0188 B030C2E1 		strh	r3, [r2]	@ movhi
 735              		.loc 1 849 12 view .LVU238
 736 018c 0000A0E3 		mov	r0, #0
 737              	.LVL68:
 738              		.loc 1 849 12 view .LVU239
 739 0190 1EFF2FE1 		bx	lr
 740              	.LVL69:
 741              	.L49:
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 742              		.loc 1 793 14 is_stmt 1 view .LVU240
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 743              		.loc 1 793 17 is_stmt 0 view .LVU241
 744 0194 020053E3 		cmp	r3, #2
 745 0198 1F00001A 		bne	.L55
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 746              		.loc 1 796 13 is_stmt 1 view .LVU242
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 747              		.loc 1 796 26 is_stmt 0 view .LVU243
 748 019c B010D2E1 		ldrh	r1, [r2]
 749              	.LVL70:
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 750              		.loc 1 796 26 view .LVU244
 751 01a0 CF3F0FE3 		movw	r3, #65487
 752 01a4 013003E0 		and	r3, r3, r1
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 753              		.loc 1 799 13 is_stmt 1 view .LVU245
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 754              		.loc 1 799 26 is_stmt 0 view .LVU246
 755 01a8 303083E3 		orr	r3, r3, #48
 756 01ac B030C2E1 		strh	r3, [r2]	@ movhi
 757              		.loc 1 849 12 view .LVU247
 758 01b0 0000A0E3 		mov	r0, #0
 759              	.LVL71:
 760              		.loc 1 849 12 view .LVU248
 761 01b4 1EFF2FE1 		bx	lr
 762              	.LVL72:
 763              	.L60:
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 764              		.loc 1 811 13 is_stmt 1 view .LVU249
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 765              		.loc 1 811 26 is_stmt 0 view .LVU250
 766 01b8 B030D2E1 		ldrh	r3, [r2]
 767 01bc 0330C3E3 		bic	r3, r3, #3
 768 01c0 B030C2E1 		strh	r3, [r2]	@ movhi
 814:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 769              		.loc 1 814 13 is_stmt 1 view .LVU251
 770              		.loc 1 849 12 is_stmt 0 view .LVU252
 771 01c4 0000A0E3 		mov	r0, #0
 772              	.LVL73:
 773              		.loc 1 849 12 view .LVU253
 774 01c8 1EFF2FE1 		bx	lr
 775              	.LVL74:
 776              	.L61:
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 777              		.loc 1 819 13 is_stmt 1 view .LVU254
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 778              		.loc 1 819 26 is_stmt 0 view .LVU255
 779 01cc B010D2E1 		ldrh	r1, [r2]
 780              	.LVL75:
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 781              		.loc 1 819 26 view .LVU256
 782 01d0 FC3F0FE3 		movw	r3, #65532
 783 01d4 013003E0 		and	r3, r3, r1
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 784              		.loc 1 822 13 is_stmt 1 view .LVU257
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 785              		.loc 1 822 26 is_stmt 0 view .LVU258
 786 01d8 013083E3 		orr	r3, r3, #1
 787 01dc B030C2E1 		strh	r3, [r2]	@ movhi
 788              		.loc 1 849 12 view .LVU259
 789 01e0 0000A0E3 		mov	r0, #0
 790              	.LVL76:
 791              		.loc 1 849 12 view .LVU260
 792 01e4 1EFF2FE1 		bx	lr
 793              	.LVL77:
 794              	.L52:
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 795              		.loc 1 832 14 is_stmt 1 view .LVU261
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 796              		.loc 1 832 17 is_stmt 0 view .LVU262
 797 01e8 020053E3 		cmp	r3, #2
 798 01ec 0E00001A 		bne	.L57
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 799              		.loc 1 835 13 is_stmt 1 view .LVU263
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 800              		.loc 1 835 26 is_stmt 0 view .LVU264
 801 01f0 B010D2E1 		ldrh	r1, [r2]
 802              	.LVL78:
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 803              		.loc 1 835 26 view .LVU265
 804 01f4 FC3F0FE3 		movw	r3, #65532
 805 01f8 013003E0 		and	r3, r3, r1
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 806              		.loc 1 838 13 is_stmt 1 view .LVU266
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 807              		.loc 1 838 26 is_stmt 0 view .LVU267
 808 01fc 033083E3 		orr	r3, r3, #3
 809 0200 B030C2E1 		strh	r3, [r2]	@ movhi
 810              		.loc 1 849 12 view .LVU268
 811 0204 0000A0E3 		mov	r0, #0
 812              	.LVL79:
 813              		.loc 1 849 12 view .LVU269
 814 0208 1EFF2FE1 		bx	lr
 815              	.LVL80:
 816              	.L53:
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 817              		.loc 1 725 20 view .LVU270
 818 020c 0000E0E3 		mvn	r0, #0
 819              	.LVL81:
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 820              		.loc 1 725 20 view .LVU271
 821 0210 1EFF2FE1 		bx	lr
 822              	.LVL82:
 823              	.L54:
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 824              		.loc 1 764 20 view .LVU272
 825 0214 0000E0E3 		mvn	r0, #0
 826              	.LVL83:
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 827              		.loc 1 764 20 view .LVU273
 828 0218 1EFF2FE1 		bx	lr
 829              	.LVL84:
 830              	.L55:
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 831              		.loc 1 803 20 view .LVU274
 832 021c 0000E0E3 		mvn	r0, #0
 833              	.LVL85:
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 834              		.loc 1 803 20 view .LVU275
 835 0220 1EFF2FE1 		bx	lr
 836              	.LVL86:
 837              	.L56:
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 838              		.loc 1 847 16 view .LVU276
 839 0224 0000E0E3 		mvn	r0, #0
 840              	.LVL87:
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 841              		.loc 1 847 16 view .LVU277
 842 0228 1EFF2FE1 		bx	lr
 843              	.LVL88:
 844              	.L57:
 842:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 845              		.loc 1 842 20 view .LVU278
 846 022c 0000E0E3 		mvn	r0, #0
 847              	.LVL89:
 850:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 848              		.loc 1 850 1 view .LVU279
 849 0230 1EFF2FE1 		bx	lr
 850              		.cfi_endproc
 851              	.LFE14:
 853              		.section	.text.R_CPG_UninitialiseHwIf,"ax",%progbits
 854              		.align	2
 855              		.global	R_CPG_UninitialiseHwIf
 856              		.syntax unified
 857              		.arm
 858              		.fpu neon
 860              	R_CPG_UninitialiseHwIf:
 861              	.LFB9:
 360:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 862              		.loc 1 360 1 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 362:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 867              		.loc 1 362 5 view .LVU281
 363:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 868              		.loc 1 363 1 is_stmt 0 view .LVU282
 869 0000 0000A0E3 		mov	r0, #0
 870 0004 1EFF2FE1 		bx	lr
 871              		.cfi_endproc
 872              	.LFE9:
 874              		.section	.text.R_CPG_SetXtalClock,"ax",%progbits
 875              		.align	2
 876              		.global	R_CPG_SetXtalClock
 877              		.syntax unified
 878              		.arm
 879              		.fpu neon
 881              	R_CPG_SetXtalClock:
 882              	.LVL90:
 883              	.LFB10:
 378:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 884              		.loc 1 378 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 379:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (frequency_khz >= 10000.0) && (frequency_khz <= 12000.0) )
 889              		.loc 1 379 5 view .LVU284
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 890              		.loc 1 380 5 view .LVU285
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 891              		.loc 1 380 8 is_stmt 0 view .LVU286
 892 0000 400BDFED 		vldr.64	d16, .L83
 893 0004 E00BB4EE 		vcmpe.f64	d0, d16
 894 0008 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 895 000c 090000BA 		blt	.L68
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 896              		.loc 1 380 37 discriminator 1 view .LVU287
 897 0010 3E0BDFED 		vldr.64	d16, .L83+8
 898 0014 E00BB4EE 		vcmpe.f64	d0, d16
 899 0018 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 900 001c 0500008A 		bhi	.L68
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 901              		.loc 1 382 9 is_stmt 1 view .LVU288
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 902              		.loc 1 382 50 is_stmt 0 view .LVU289
 903 0020 3C0BDFED 		vldr.64	d16, .L83+16
 904 0024 200B60EE 		vmul.f64	d16, d0, d16
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 905              		.loc 1 382 34 view .LVU290
 906 0028 003000E3 		movw	r3, #:lower16:.LANCHOR0
 907 002c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 908 0030 000BC3ED 		vstr.64	d16, [r3]
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 909              		.loc 1 383 9 is_stmt 1 view .LVU291
 910              	.LVL91:
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 911              		.loc 1 395 5 view .LVU292
 912 0034 0C0000EA 		b	.L71
 913              	.LVL92:
 914              	.L68:
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 915              		.loc 1 385 10 view .LVU293
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 916              		.loc 1 385 13 is_stmt 0 view .LVU294
 917 0038 380BDFED 		vldr.64	d16, .L83+24
 918 003c E00BB4EE 		vcmpe.f64	d0, d16
 919 0040 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 920 0044 2B0000BA 		blt	.L81
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 921              		.loc 1 385 42 discriminator 1 view .LVU295
 922 0048 360BDFED 		vldr.64	d16, .L83+32
 923 004c E00BB4EE 		vcmpe.f64	d0, d16
 924 0050 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 925 0054 2900008A 		bhi	.L82
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 926              		.loc 1 387 9 is_stmt 1 view .LVU296
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 927              		.loc 1 387 50 is_stmt 0 view .LVU297
 928 0058 340BDFED 		vldr.64	d16, .L83+40
 929 005c 200B60EE 		vmul.f64	d16, d0, d16
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 930              		.loc 1 387 34 view .LVU298
 931 0060 003000E3 		movw	r3, #:lower16:.LANCHOR0
 932 0064 003040E3 		movt	r3, #:upper16:.LANCHOR0
 933 0068 000BC3ED 		vstr.64	d16, [r3]
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 934              		.loc 1 388 9 is_stmt 1 view .LVU299
 935              	.LVL93:
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 936              		.loc 1 395 5 view .LVU300
 937              	.L71:
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 938              		.loc 1 398 9 view .LVU301
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 939              		.loc 1 398 62 is_stmt 0 view .LVU302
 940 006c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 941 0070 003040E3 		movt	r3, #:upper16:.LANCHOR0
 942 0074 001BD3ED 		vldr.64	d17, [r3]
 943 0078 003000E3 		movw	r3, #:lower16:.LANCHOR1
 944 007c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 945 0080 003093E5 		ldr	r3, [r3]
 946 0084 903A07EE 		vmov	s15, r3	@ int
 947 0088 670BF8EE 		vcvt.f64.u32	d16, s15
 948 008c A02BC1EE 		vdiv.f64	d18, d17, d16
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 949              		.loc 1 398 35 view .LVU303
 950 0090 003000E3 		movw	r3, #:lower16:.LANCHOR2
 951 0094 003040E3 		movt	r3, #:upper16:.LANCHOR2
 952 0098 002BC3ED 		vstr.64	d18, [r3]
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 953              		.loc 1 399 9 is_stmt 1 view .LVU304
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 954              		.loc 1 399 62 is_stmt 0 view .LVU305
 955 009c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 956 00a0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 957 00a4 003093E5 		ldr	r3, [r3]
 958 00a8 903A07EE 		vmov	s15, r3	@ int
 959 00ac 670BF8EE 		vcvt.f64.u32	d16, s15
 960 00b0 A02BC1EE 		vdiv.f64	d18, d17, d16
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 961              		.loc 1 399 35 view .LVU306
 962 00b4 003000E3 		movw	r3, #:lower16:.LANCHOR4
 963 00b8 003040E3 		movt	r3, #:upper16:.LANCHOR4
 964 00bc 002BC3ED 		vstr.64	d18, [r3]
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 965              		.loc 1 400 9 is_stmt 1 view .LVU307
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 966              		.loc 1 400 63 is_stmt 0 view .LVU308
 967 00c0 003000E3 		movw	r3, #:lower16:.LANCHOR5
 968 00c4 003040E3 		movt	r3, #:upper16:.LANCHOR5
 969 00c8 003093E5 		ldr	r3, [r3]
 970 00cc 903A07EE 		vmov	s15, r3	@ int
 971 00d0 670BF8EE 		vcvt.f64.u32	d16, s15
 972 00d4 A02BC1EE 		vdiv.f64	d18, d17, d16
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 973              		.loc 1 400 36 view .LVU309
 974 00d8 003000E3 		movw	r3, #:lower16:.LANCHOR6
 975 00dc 003040E3 		movt	r3, #:upper16:.LANCHOR6
 976 00e0 002BC3ED 		vstr.64	d18, [r3]
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 977              		.loc 1 401 9 is_stmt 1 view .LVU310
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 978              		.loc 1 401 36 is_stmt 0 view .LVU311
 979 00e4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 980 00e8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 981 00ec 000B83ED 		vstr.64	d0, [r3]
 982 00f0 0000A0E3 		mov	r0, #0
 983 00f4 1EFF2FE1 		bx	lr
 984              	.LVL94:
 985              	.L81:
 392:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 986              		.loc 1 392 13 view .LVU312
 987 00f8 0000E0E3 		mvn	r0, #0
 988 00fc 1EFF2FE1 		bx	lr
 989              	.L82:
 990 0100 0000E0E3 		mvn	r0, #0
 404:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 991              		.loc 1 404 5 is_stmt 1 view .LVU313
 405:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 992              		.loc 1 405 1 is_stmt 0 view .LVU314
 993 0104 1EFF2FE1 		bx	lr
 994              	.L84:
 995              		.align	3
 996              	.L83:
 997 0108 00000000 		.word	0
 998 010c 0088C340 		.word	1086556160
 999 0110 00000000 		.word	0
 1000 0114 0070C740 		.word	1086812160
 1001 0118 00000000 		.word	0
 1002 011c 00005640 		.word	1079377920
 1003 0120 00000000 		.word	0
 1004 0124 0088D340 		.word	1087604736
 1005 0128 00000000 		.word	0
 1006 012c 0070D740 		.word	1087860736
 1007 0130 00000000 		.word	0
 1008 0134 00004640 		.word	1078329344
 1009              		.cfi_endproc
 1010              	.LFE10:
 1012              		.section	.text.R_CPG_SetMainClock,"ax",%progbits
 1013              		.align	2
 1014              		.global	R_CPG_SetMainClock
 1015              		.syntax unified
 1016              		.arm
 1017              		.fpu neon
 1019              	R_CPG_SetMainClock:
 1020              	.LVL95:
 1021              	.LFB11:
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 1022              		.loc 1 421 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1026              		.loc 1 426 5 view .LVU316
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1027              		.loc 1 426 53 is_stmt 0 view .LVU317
 1028 0000 0030D0E5 		ldrb	r3, [r0]	@ zero_extendqisi2
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1029              		.loc 1 426 8 view .LVU318
 1030 0004 000053E3 		cmp	r3, #0
 1031 0008 0900001A 		bne	.L87
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 1032              		.loc 1 421 1 view .LVU319
 1033 000c 10402DE9 		push	{r4, lr}
 1034              		.cfi_def_cfa_offset 8
 1035              		.cfi_offset 4, -8
 1036              		.cfi_offset 14, -4
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1037              		.loc 1 432 5 is_stmt 1 view .LVU320
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1038              		.loc 1 432 11 is_stmt 0 view .LVU321
 1039 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1040 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1041 0018 001B93ED 		vldr.64	d1, [r3]
 1042 001c 020B90ED 		vldr.64	d0, [r0, #8]
 1043 0020 FEFFFFEB 		bl	is_nearly_equal
 1044              	.LVL96:
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1045              		.loc 1 432 8 view .LVU322
 1046 0024 000050E3 		cmp	r0, #0
 1047 0028 0300000A 		beq	.L88
 437:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1048              		.loc 1 437 12 view .LVU323
 1049 002c 0000A0E3 		mov	r0, #0
 1050 0030 1080BDE8 		pop	{r4, pc}
 1051              	.LVL97:
 1052              	.L87:
 1053              		.cfi_def_cfa_offset 0
 1054              		.cfi_restore 4
 1055              		.cfi_restore 14
 429:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1056              		.loc 1 429 16 view .LVU324
 1057 0034 0000E0E3 		mvn	r0, #0
 1058              	.LVL98:
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1059              		.loc 1 438 1 view .LVU325
 1060 0038 1EFF2FE1 		bx	lr
 1061              	.L88:
 1062              		.cfi_def_cfa_offset 8
 1063              		.cfi_offset 4, -8
 1064              		.cfi_offset 14, -4
 434:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1065              		.loc 1 434 16 view .LVU326
 1066 003c 0000E0E3 		mvn	r0, #0
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1067              		.loc 1 438 1 view .LVU327
 1068 0040 1080BDE8 		pop	{r4, pc}
 1069              		.cfi_endproc
 1070              	.LFE11:
 1072              		.section	.text.R_CPG_SetSubClockDividers,"ax",%progbits
 1073              		.align	2
 1074              		.global	R_CPG_SetSubClockDividers
 1075              		.syntax unified
 1076              		.arm
 1077              		.fpu neon
 1079              	R_CPG_SetSubClockDividers:
 1080              	.LVL99:
 1081              	.LFB13:
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 1082              		.loc 1 570 1 is_stmt 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 8
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 1086              		.loc 1 570 1 is_stmt 0 view .LVU329
 1087 0000 30402DE9 		push	{r4, r5, lr}
 1088              		.cfi_def_cfa_offset 12
 1089              		.cfi_offset 4, -12
 1090              		.cfi_offset 5, -8
 1091              		.cfi_offset 14, -4
 1092 0004 0CD04DE2 		sub	sp, sp, #12
 1093              		.cfi_def_cfa_offset 24
 1094 0008 0050A0E1 		mov	r5, r0
 1095 000c 0140A0E1 		mov	r4, r1
 571:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t check_frqcr;
 1096              		.loc 1 571 5 is_stmt 1 view .LVU330
 572:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 1097              		.loc 1 572 5 view .LVU331
 573:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1098              		.loc 1 573 5 view .LVU332
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1099              		.loc 1 576 5 view .LVU333
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1100              		.loc 1 576 13 is_stmt 0 view .LVU334
 1101 0010 0020E0E3 		mvn	r2, #0
 1102 0014 0010A0E3 		mov	r1, #0
 1103              	.LVL100:
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1104              		.loc 1 576 13 view .LVU335
 1105 0018 1000A0E3 		mov	r0, #16
 1106              	.LVL101:
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1107              		.loc 1 576 13 view .LVU336
 1108 001c FE0C4FE3 		movt	r0, 64766
 1109 0020 FEFFFFEB 		bl	cpg_io_reg_read_16
 1110              	.LVL102:
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1111              		.loc 1 576 11 view .LVU337
 1112 0024 B600CDE1 		strh	r0, [sp, #6]	@ movhi
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1113              		.loc 1 579 5 is_stmt 1 view .LVU338
 1114              	.L94:
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1115              		.loc 1 579 11 view .LVU339
 1116 0028 000054E3 		cmp	r4, #0
 1117 002c 0600000A 		beq	.L113
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1118              		.loc 1 581 9 view .LVU340
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1119              		.loc 1 581 14 is_stmt 0 view .LVU341
 1120 0030 014044E2 		sub	r4, r4, #1
 1121              	.LVL103:
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 1122              		.loc 1 583 9 is_stmt 1 view .LVU342
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 1123              		.loc 1 583 15 is_stmt 0 view .LVU343
 1124 0034 06108DE2 		add	r1, sp, #6
 1125 0038 040285E0 		add	r0, r5, r4, lsl #4
 1126 003c FEFFFFEB 		bl	cpg_modify_frqcr
 1127              	.LVL104:
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1128              		.loc 1 584 9 is_stmt 1 view .LVU344
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1129              		.loc 1 584 12 is_stmt 0 view .LVU345
 1130 0040 000050E3 		cmp	r0, #0
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1131              		.loc 1 584 12 view .LVU346
 1132 0044 F7FFFF0A 		beq	.L94
 1133 0048 560000EA 		b	.L93
 1134              	.LVL105:
 1135              	.L113:
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 1136              		.loc 1 591 5 is_stmt 1 view .LVU347
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 1137              		.loc 1 591 25 is_stmt 0 view .LVU348
 1138 004c B610DDE1 		ldrh	r1, [sp, #6]
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 1139              		.loc 1 591 17 view .LVU349
 1140 0050 333300E3 		movw	r3, #819
 1141 0054 033001E0 		and	r3, r1, r3
 1142              	.LVL106:
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1143              		.loc 1 592 5 is_stmt 1 view .LVU350
 1144 0058 122200E3 		movw	r2, #530
 1145 005c 020053E1 		cmp	r3, r2
 1146 0060 0500000A 		beq	.L97
 1147 0064 0E00008A 		bhi	.L98
 1148 0068 120053E3 		cmp	r3, #18
 1149 006c 0200000A 		beq	.L97
 1150 0070 122100E3 		movw	r2, #274
 1151 0074 020053E1 		cmp	r3, r2
 1152 0078 0700001A 		bne	.L114
 1153              	.L97:
 600:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1154              		.loc 1 600 13 view .LVU351
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1155              		.loc 1 609 5 view .LVU352
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1156              		.loc 1 609 35 is_stmt 0 view .LVU353
 1157 007c 5134E1E7 		ubfx	r3, r1, #8, #2
 1158              	.LVL107:
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1159              		.loc 1 609 35 view .LVU354
 1160 0080 030053E3 		cmp	r3, #3
 1161 0084 03F19F97 		ldrls	pc, [pc, r3, asl #2]
 1162 0088 110000EA 		b	.L99
 1163              	.L101:
 1164 008c C4000000 		.word	.L104
 1165 0090 B0010000 		.word	.L103
 1166 0094 C4010000 		.word	.L102
 1167 0098 D8010000 		.word	.L100
 1168              	.LVL108:
 1169              	.L114:
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1170              		.loc 1 592 5 view .LVU355
 1171 009c 0000E0E3 		mvn	r0, #0
 1172 00a0 400000EA 		b	.L93
 1173              	.L98:
 1174 00a4 222300E3 		movw	r2, #802
 1175 00a8 020053E1 		cmp	r3, r2
 1176 00ac F2FFFF0A 		beq	.L97
 1177 00b0 332300E3 		movw	r2, #819
 1178 00b4 020053E1 		cmp	r3, r2
 1179 00b8 EFFFFF0A 		beq	.L97
 1180 00bc 0000E0E3 		mvn	r0, #0
 1181 00c0 380000EA 		b	.L93
 1182              	.LVL109:
 1183              	.L104:
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1184              		.loc 1 613 13 is_stmt 1 view .LVU356
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1185              		.loc 1 613 33 is_stmt 0 view .LVU357
 1186 00c4 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1187 00c8 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1188 00cc 0220A0E3 		mov	r2, #2
 1189 00d0 002083E5 		str	r2, [r3]
 614:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1190              		.loc 1 614 13 is_stmt 1 view .LVU358
 1191              	.L99:
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1192              		.loc 1 637 5 view .LVU359
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1193              		.loc 1 637 35 is_stmt 0 view .LVU360
 1194 00d4 5132E1E7 		ubfx	r3, r1, #4, #2
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1195              		.loc 1 637 5 view .LVU361
 1196 00d8 020053E3 		cmp	r3, #2
 1197 00dc 4700000A 		beq	.L105
 1198 00e0 030053E3 		cmp	r3, #3
 1199 00e4 4A00000A 		beq	.L106
 1200 00e8 010053E3 		cmp	r3, #1
 1201 00ec 3E00000A 		beq	.L115
 1202              	.L107:
 660:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1203              		.loc 1 660 5 is_stmt 1 view .LVU362
 1204 00f0 033001E2 		and	r3, r1, #3
 1205 00f4 020053E3 		cmp	r3, #2
 1206 00f8 4A00000A 		beq	.L108
 1207 00fc 030053E3 		cmp	r3, #3
 1208 0100 4D00000A 		beq	.L109
 1209              	.L110:
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 1210              		.loc 1 680 5 view .LVU363
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 1211              		.loc 1 680 58 is_stmt 0 view .LVU364
 1212 0104 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1213 0108 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1214 010c 001BD3ED 		vldr.64	d17, [r3]
 1215 0110 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1216 0114 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1217 0118 003093E5 		ldr	r3, [r3]
 1218 011c 903A07EE 		vmov	s15, r3	@ int
 1219 0120 670BF8EE 		vcvt.f64.u32	d16, s15
 1220 0124 A02BC1EE 		vdiv.f64	d18, d17, d16
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 1221              		.loc 1 680 31 view .LVU365
 1222 0128 003000E3 		movw	r3, #:lower16:.LANCHOR2
 1223 012c 003040E3 		movt	r3, #:upper16:.LANCHOR2
 1224 0130 002BC3ED 		vstr.64	d18, [r3]
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 1225              		.loc 1 681 5 is_stmt 1 view .LVU366
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 1226              		.loc 1 681 58 is_stmt 0 view .LVU367
 1227 0134 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1228 0138 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1229 013c 003093E5 		ldr	r3, [r3]
 1230 0140 903A07EE 		vmov	s15, r3	@ int
 1231 0144 670BF8EE 		vcvt.f64.u32	d16, s15
 1232 0148 A02BC1EE 		vdiv.f64	d18, d17, d16
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 1233              		.loc 1 681 31 view .LVU368
 1234 014c 003000E3 		movw	r3, #:lower16:.LANCHOR4
 1235 0150 003040E3 		movt	r3, #:upper16:.LANCHOR4
 1236 0154 002BC3ED 		vstr.64	d18, [r3]
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1237              		.loc 1 682 5 is_stmt 1 view .LVU369
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1238              		.loc 1 682 59 is_stmt 0 view .LVU370
 1239 0158 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1240 015c 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1241 0160 003093E5 		ldr	r3, [r3]
 1242 0164 903A07EE 		vmov	s15, r3	@ int
 1243 0168 670BF8EE 		vcvt.f64.u32	d16, s15
 1244 016c A02BC1EE 		vdiv.f64	d18, d17, d16
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1245              		.loc 1 682 32 view .LVU371
 1246 0170 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1247 0174 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1248 0178 002BC3ED 		vstr.64	d18, [r3]
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1249              		.loc 1 685 5 is_stmt 1 view .LVU372
 1250 017c 1040A0E3 		mov	r4, #16
 1251              	.LVL110:
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1252              		.loc 1 685 5 is_stmt 0 view .LVU373
 1253 0180 FE4C4FE3 		movt	r4, 64766
 1254 0184 0030E0E3 		mvn	r3, #0
 1255 0188 0020A0E3 		mov	r2, #0
 1256 018c 0400A0E1 		mov	r0, r4
 1257 0190 FEFFFFEB 		bl	cpg_io_reg_write_16
 1258              	.LVL111:
 686:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1259              		.loc 1 686 5 is_stmt 1 view .LVU374
 1260 0194 0020E0E3 		mvn	r2, #0
 1261 0198 0010A0E3 		mov	r1, #0
 1262 019c 0400A0E1 		mov	r0, r4
 1263 01a0 FEFFFFEB 		bl	cpg_io_reg_read_16
 1264              	.LVL112:
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1265              		.loc 1 688 5 view .LVU375
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1266              		.loc 1 688 12 is_stmt 0 view .LVU376
 1267 01a4 0000A0E3 		mov	r0, #0
 1268              	.L93:
 689:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1269              		.loc 1 689 1 view .LVU377
 1270 01a8 0CD08DE2 		add	sp, sp, #12
 1271              		.cfi_remember_state
 1272              		.cfi_def_cfa_offset 12
 1273              		@ sp needed
 1274 01ac 3080BDE8 		pop	{r4, r5, pc}
 1275              	.LVL113:
 1276              	.L103:
 1277              		.cfi_restore_state
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1278              		.loc 1 618 13 is_stmt 1 view .LVU378
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1279              		.loc 1 618 33 is_stmt 0 view .LVU379
 1280 01b0 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1281 01b4 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1282 01b8 0420A0E3 		mov	r2, #4
 1283 01bc 002083E5 		str	r2, [r3]
 619:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1284              		.loc 1 619 13 is_stmt 1 view .LVU380
 1285 01c0 C3FFFFEA 		b	.L99
 1286              	.L102:
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1287              		.loc 1 623 13 view .LVU381
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1288              		.loc 1 623 33 is_stmt 0 view .LVU382
 1289 01c4 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1290 01c8 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1291 01cc 0820A0E3 		mov	r2, #8
 1292 01d0 002083E5 		str	r2, [r3]
 624:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1293              		.loc 1 624 13 is_stmt 1 view .LVU383
 1294 01d4 BEFFFFEA 		b	.L99
 1295              	.L100:
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1296              		.loc 1 628 13 view .LVU384
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1297              		.loc 1 628 33 is_stmt 0 view .LVU385
 1298 01d8 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1299 01dc 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1300 01e0 1020A0E3 		mov	r2, #16
 1301 01e4 002083E5 		str	r2, [r3]
 629:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1302              		.loc 1 629 13 is_stmt 1 view .LVU386
 1303 01e8 B9FFFFEA 		b	.L99
 1304              	.L115:
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1305              		.loc 1 641 13 view .LVU387
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1306              		.loc 1 641 33 is_stmt 0 view .LVU388
 1307 01ec 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1308 01f0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1309 01f4 0820A0E3 		mov	r2, #8
 1310 01f8 002083E5 		str	r2, [r3]
 642:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1311              		.loc 1 642 13 is_stmt 1 view .LVU389
 1312 01fc BBFFFFEA 		b	.L107
 1313              	.L105:
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1314              		.loc 1 646 13 view .LVU390
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1315              		.loc 1 646 33 is_stmt 0 view .LVU391
 1316 0200 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1317 0204 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1318 0208 1020A0E3 		mov	r2, #16
 1319 020c 002083E5 		str	r2, [r3]
 647:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1320              		.loc 1 647 13 is_stmt 1 view .LVU392
 1321 0210 B6FFFFEA 		b	.L107
 1322              	.L106:
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1323              		.loc 1 651 13 view .LVU393
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1324              		.loc 1 651 33 is_stmt 0 view .LVU394
 1325 0214 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1326 0218 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1327 021c 2020A0E3 		mov	r2, #32
 1328 0220 002083E5 		str	r2, [r3]
 652:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1329              		.loc 1 652 13 is_stmt 1 view .LVU395
 1330 0224 B1FFFFEA 		b	.L107
 1331              	.L108:
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1332              		.loc 1 664 13 view .LVU396
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1333              		.loc 1 664 34 is_stmt 0 view .LVU397
 1334 0228 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1335 022c 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1336 0230 1020A0E3 		mov	r2, #16
 1337 0234 002083E5 		str	r2, [r3]
 665:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1338              		.loc 1 665 13 is_stmt 1 view .LVU398
 1339 0238 B1FFFFEA 		b	.L110
 1340              	.L109:
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1341              		.loc 1 669 13 view .LVU399
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1342              		.loc 1 669 34 is_stmt 0 view .LVU400
 1343 023c 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1344 0240 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1345 0244 2020A0E3 		mov	r2, #32
 1346 0248 002083E5 		str	r2, [r3]
 670:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1347              		.loc 1 670 13 is_stmt 1 view .LVU401
 1348 024c ACFFFFEA 		b	.L110
 1349              		.cfi_endproc
 1350              	.LFE13:
 1352              		.section	.text.R_CPG_SetSubClockSource,"ax",%progbits
 1353              		.align	2
 1354              		.global	R_CPG_SetSubClockSource
 1355              		.syntax unified
 1356              		.arm
 1357              		.fpu neon
 1359              	R_CPG_SetSubClockSource:
 1360              	.LVL114:
 1361              	.LFB15:
 851:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 852:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function set_sub_clock_source
 853:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 854:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 855:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 856:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_SetSubClockSource
 857:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set clock selector for external clock
 858:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: external clock selector setting
 859:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock source
 860:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 861:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 862:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 863:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockSource(const st_r_drv_cpg_set_src_t * p_sub_clk_settings, uint32_t count)
 864:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1362              		.loc 1 864 1 view -0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 8
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366              		.loc 1 864 1 is_stmt 0 view .LVU403
 1367 0000 30402DE9 		push	{r4, r5, lr}
 1368              		.cfi_def_cfa_offset 12
 1369              		.cfi_offset 4, -12
 1370              		.cfi_offset 5, -8
 1371              		.cfi_offset 14, -4
 1372 0004 0CD04DE2 		sub	sp, sp, #12
 1373              		.cfi_def_cfa_offset 24
 1374 0008 0050A0E1 		mov	r5, r0
 1375 000c 0140A0E1 		mov	r4, r1
 865:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 1376              		.loc 1 865 5 is_stmt 1 view .LVU404
 866:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t ckiosel;
 1377              		.loc 1 866 5 view .LVU405
 867:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t sclksel;
 1378              		.loc 1 867 5 view .LVU406
 868:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 869:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 870:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     ckiosel = cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1379              		.loc 1 870 5 view .LVU407
 1380              		.loc 1 870 15 is_stmt 0 view .LVU408
 1381 0010 0020E0E3 		mvn	r2, #0
 1382 0014 0010A0E3 		mov	r1, #0
 1383              	.LVL115:
 1384              		.loc 1 870 15 view .LVU409
 1385 0018 010CA0E3 		mov	r0, #256
 1386              	.LVL116:
 1387              		.loc 1 870 15 view .LVU410
 1388 001c FE0C4FE3 		movt	r0, 64766
 1389 0020 FEFFFFEB 		bl	cpg_io_reg_read_16
 1390              	.LVL117:
 1391              		.loc 1 870 13 view .LVU411
 1392 0024 B600CDE1 		strh	r0, [sp, #6]	@ movhi
 871:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     sclksel = cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1393              		.loc 1 871 5 is_stmt 1 view .LVU412
 1394              		.loc 1 871 15 is_stmt 0 view .LVU413
 1395 0028 0020E0E3 		mvn	r2, #0
 1396 002c 0010A0E3 		mov	r1, #0
 1397 0030 410FA0E3 		mov	r0, #260
 1398 0034 FE0C4FE3 		movt	r0, 64766
 1399 0038 FEFFFFEB 		bl	cpg_io_reg_read_16
 1400              	.LVL118:
 1401              		.loc 1 871 13 view .LVU414
 1402 003c B400CDE1 		strh	r0, [sp, #4]	@ movhi
 872:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 873:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 874:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 1403              		.loc 1 874 5 is_stmt 1 view .LVU415
 1404              	.L117:
 1405              		.loc 1 874 11 view .LVU416
 1406 0040 000054E3 		cmp	r4, #0
 1407 0044 0700000A 		beq	.L121
 875:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 876:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 1408              		.loc 1 876 9 view .LVU417
 1409              		.loc 1 876 14 is_stmt 0 view .LVU418
 1410 0048 014044E2 		sub	r4, r4, #1
 1411              	.LVL119:
 877:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 878:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = set_sub_clock_source(&p_sub_clk_settings[count], &ckiosel, &sclksel);
 1412              		.loc 1 878 9 is_stmt 1 view .LVU419
 1413              		.loc 1 878 15 is_stmt 0 view .LVU420
 1414 004c 04208DE2 		add	r2, sp, #4
 1415 0050 06108DE2 		add	r1, sp, #6
 1416 0054 840085E0 		add	r0, r5, r4, lsl #1
 1417 0058 FEFFFFEB 		bl	set_sub_clock_source
 1418              	.LVL120:
 879:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 1419              		.loc 1 879 9 is_stmt 1 view .LVU421
 1420              		.loc 1 879 12 is_stmt 0 view .LVU422
 1421 005c 000050E3 		cmp	r0, #0
 1422              		.loc 1 879 12 view .LVU423
 1423 0060 F6FFFF0A 		beq	.L117
 1424 0064 160000EA 		b	.L116
 1425              	.LVL121:
 1426              	.L121:
 880:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 881:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 882:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 883:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 884:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 885:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 886:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.CKIOSEL.WORD, ckiosel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1427              		.loc 1 886 5 is_stmt 1 view .LVU424
 1428 0068 015CA0E3 		mov	r5, #256
 1429              	.LVL122:
 1430              		.loc 1 886 5 is_stmt 0 view .LVU425
 1431 006c FE5C4FE3 		movt	r5, 64766
 1432 0070 0030E0E3 		mvn	r3, #0
 1433 0074 0020A0E3 		mov	r2, #0
 1434 0078 B610DDE1 		ldrh	r1, [sp, #6]
 1435 007c 0500A0E1 		mov	r0, r5
 1436 0080 FEFFFFEB 		bl	cpg_io_reg_write_16
 1437              	.LVL123:
 887:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.SCLKSEL.WORD, sclksel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1438              		.loc 1 887 5 is_stmt 1 view .LVU426
 1439 0084 414FA0E3 		mov	r4, #260
 1440              	.LVL124:
 1441              		.loc 1 887 5 is_stmt 0 view .LVU427
 1442 0088 FE4C4FE3 		movt	r4, 64766
 1443 008c 0030E0E3 		mvn	r3, #0
 1444 0090 0020A0E3 		mov	r2, #0
 1445 0094 B410DDE1 		ldrh	r1, [sp, #4]
 1446 0098 0400A0E1 		mov	r0, r4
 1447 009c FEFFFFEB 		bl	cpg_io_reg_write_16
 1448              	.LVL125:
 888:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1449              		.loc 1 888 5 is_stmt 1 view .LVU428
 1450 00a0 0020E0E3 		mvn	r2, #0
 1451 00a4 0010A0E3 		mov	r1, #0
 1452 00a8 0500A0E1 		mov	r0, r5
 1453 00ac FEFFFFEB 		bl	cpg_io_reg_read_16
 1454              	.LVL126:
 889:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1455              		.loc 1 889 5 view .LVU429
 1456 00b0 0020E0E3 		mvn	r2, #0
 1457 00b4 0010A0E3 		mov	r1, #0
 1458 00b8 0400A0E1 		mov	r0, r4
 1459 00bc FEFFFFEB 		bl	cpg_io_reg_read_16
 1460              	.LVL127:
 890:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 891:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1461              		.loc 1 891 5 view .LVU430
 1462              		.loc 1 891 12 is_stmt 0 view .LVU431
 1463 00c0 0000A0E3 		mov	r0, #0
 1464              	.L116:
 892:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1465              		.loc 1 892 1 view .LVU432
 1466 00c4 0CD08DE2 		add	sp, sp, #12
 1467              		.cfi_def_cfa_offset 12
 1468              		@ sp needed
 1469 00c8 3080BDE8 		pop	{r4, r5, pc}
 1470              		.cfi_endproc
 1471              	.LFE15:
 1473              		.section	.text.R_CPG_ConfigExtClockPin,"ax",%progbits
 1474              		.align	2
 1475              		.global	R_CPG_ConfigExtClockPin
 1476              		.syntax unified
 1477              		.arm
 1478              		.fpu neon
 1480              	R_CPG_ConfigExtClockPin:
 1481              	.LVL128:
 1482              	.LFB16:
 893:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 894:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockSource
 895:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 896:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 897:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 898:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_ConfigExtClockPin
 899:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set external CKIO clock behaviour that controls supplying
 900:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 external clock output while in software standby state and
 901:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 in deep standby state.
 902:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_ext_pin_settings: external clock behaviour setting
 903:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 904:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 905:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 906:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_ConfigExtClockPin(const st_r_drv_cpg_ext_clk_t * p_ext_pin_settings)
 907:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1483              		.loc 1 907 1 is_stmt 1 view -0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 0
 1486              		@ frame_needed = 0, uses_anonymous_args = 0
 1487              		.loc 1 907 1 is_stmt 0 view .LVU434
 1488 0000 10402DE9 		push	{r4, lr}
 1489              		.cfi_def_cfa_offset 8
 1490              		.cfi_offset 4, -8
 1491              		.cfi_offset 14, -4
 1492 0004 0040A0E1 		mov	r4, r0
 908:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 1493              		.loc 1 908 5 is_stmt 1 view .LVU435
 909:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 910:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 911:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1494              		.loc 1 911 5 view .LVU436
 1495              		.loc 1 911 13 is_stmt 0 view .LVU437
 1496 0008 0020E0E3 		mvn	r2, #0
 1497 000c 0010A0E3 		mov	r1, #0
 1498 0010 1000A0E3 		mov	r0, #16
 1499              	.LVL129:
 1500              		.loc 1 911 13 view .LVU438
 1501 0014 FE0C4FE3 		movt	r0, 64766
 1502 0018 FEFFFFEB 		bl	cpg_io_reg_read_16
 1503              	.LVL130:
 912:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 913:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* keep bit except CPG_FRQCR_CKOEN and CPG_FRQCR_CKOEN2 */
 914:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr &= (uint16_t)(~(CPG_FRQCR_CKOEN|CPG_FRQCR_CKOEN2));
 1504              		.loc 1 914 5 is_stmt 1 view .LVU439
 1505              		.loc 1 914 11 is_stmt 0 view .LVU440
 1506 001c FF1F08E3 		movw	r1, #36863
 1507 0020 001001E0 		and	r1, r1, r0
 1508              	.LVL131:
 915:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 916:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 917:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( p_ext_pin_settings->clk_ext )
 1509              		.loc 1 917 5 is_stmt 1 view .LVU441
 1510              		.loc 1 917 32 is_stmt 0 view .LVU442
 1511 0024 0030D4E5 		ldrb	r3, [r4]	@ zero_extendqisi2
 1512 0028 070053E3 		cmp	r3, #7
 1513 002c 03F19F97 		ldrls	pc, [pc, r3, asl #2]
 1514 0030 200000EA 		b	.L133
 1515              	.L125:
 1516 0034 54000000 		.word	.L132
 1517 0038 88000000 		.word	.L131
 1518 003c 90000000 		.word	.L130
 1519 0040 98000000 		.word	.L129
 1520 0044 58000000 		.word	.L128
 1521 0048 A0000000 		.word	.L127
 1522 004c A8000000 		.word	.L126
 1523 0050 B0000000 		.word	.L124
 1524              	.L132:
 918:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 919:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_HIZ:
 920:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 921:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 1525              		.loc 1 921 13 is_stmt 1 view .LVU443
 1526              		.loc 1 921 19 is_stmt 0 view .LVU444
 1527 0054 011981E3 		orr	r1, r1, #16384
 1528              	.LVL132:
 922:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1529              		.loc 1 922 13 is_stmt 1 view .LVU445
 1530              	.L128:
 923:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 924:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_LOW:
 925:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 927:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 928:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 929:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 930:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 932:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 933:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 934:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_OFF_HIZ:
 935:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 937:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 939:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_HIZ:
 940:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 941:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 942:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 943:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 944:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_LOW:
 945:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 947:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 948:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 949:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 950:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 952:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 954:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_OFF_HIZ:
 955:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 957:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 958:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 959:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 960:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 961:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return DRV_ERROR;
 962:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 963:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 964:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 965:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 966:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1531              		.loc 1 966 5 view .LVU446
 1532 0058 1040A0E3 		mov	r4, #16
 1533              	.LVL133:
 1534              		.loc 1 966 5 is_stmt 0 view .LVU447
 1535 005c FE4C4FE3 		movt	r4, 64766
 1536 0060 0030E0E3 		mvn	r3, #0
 1537 0064 0020A0E3 		mov	r2, #0
 1538 0068 0400A0E1 		mov	r0, r4
 1539 006c FEFFFFEB 		bl	cpg_io_reg_write_16
 1540              	.LVL134:
 967:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1541              		.loc 1 967 5 is_stmt 1 view .LVU448
 1542 0070 0020E0E3 		mvn	r2, #0
 1543 0074 0010A0E3 		mov	r1, #0
 1544 0078 0400A0E1 		mov	r0, r4
 1545 007c FEFFFFEB 		bl	cpg_io_reg_read_16
 1546              	.LVL135:
 968:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 969:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1547              		.loc 1 969 5 view .LVU449
 1548              		.loc 1 969 12 is_stmt 0 view .LVU450
 1549 0080 0000A0E3 		mov	r0, #0
 1550 0084 1080BDE8 		pop	{r4, pc}
 1551              	.LVL136:
 1552              	.L131:
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1553              		.loc 1 926 13 is_stmt 1 view .LVU451
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1554              		.loc 1 926 19 is_stmt 0 view .LVU452
 1555 0088 051A81E3 		orr	r1, r1, #20480
 1556              	.LVL137:
 927:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1557              		.loc 1 927 13 is_stmt 1 view .LVU453
 1558 008c F1FFFFEA 		b	.L128
 1559              	.L130:
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1560              		.loc 1 931 13 view .LVU454
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1561              		.loc 1 931 19 is_stmt 0 view .LVU455
 1562 0090 061A81E3 		orr	r1, r1, #24576
 1563              	.LVL138:
 932:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1564              		.loc 1 932 13 is_stmt 1 view .LVU456
 1565 0094 EFFFFFEA 		b	.L128
 1566              	.L129:
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1567              		.loc 1 936 13 view .LVU457
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1568              		.loc 1 936 19 is_stmt 0 view .LVU458
 1569 0098 071A81E3 		orr	r1, r1, #28672
 1570              	.LVL139:
 937:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1571              		.loc 1 937 13 is_stmt 1 view .LVU459
 1572 009c EDFFFFEA 		b	.L128
 1573              	.L127:
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1574              		.loc 1 946 13 view .LVU460
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1575              		.loc 1 946 19 is_stmt 0 view .LVU461
 1576 00a0 011A81E3 		orr	r1, r1, #4096
 1577              	.LVL140:
 947:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1578              		.loc 1 947 13 is_stmt 1 view .LVU462
 1579 00a4 EBFFFFEA 		b	.L128
 1580              	.L126:
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1581              		.loc 1 951 13 view .LVU463
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1582              		.loc 1 951 19 is_stmt 0 view .LVU464
 1583 00a8 021A81E3 		orr	r1, r1, #8192
 1584              	.LVL141:
 952:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1585              		.loc 1 952 13 is_stmt 1 view .LVU465
 1586 00ac E9FFFFEA 		b	.L128
 1587              	.L124:
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1588              		.loc 1 956 13 view .LVU466
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1589              		.loc 1 956 19 is_stmt 0 view .LVU467
 1590 00b0 031A81E3 		orr	r1, r1, #12288
 1591              	.LVL142:
 957:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1592              		.loc 1 957 13 is_stmt 1 view .LVU468
 1593 00b4 E7FFFFEA 		b	.L128
 1594              	.L133:
 917:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1595              		.loc 1 917 32 is_stmt 0 view .LVU469
 1596 00b8 0000E0E3 		mvn	r0, #0
 970:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1597              		.loc 1 970 1 view .LVU470
 1598 00bc 1080BDE8 		pop	{r4, pc}
 1599              		.cfi_endproc
 1600              	.LFE16:
 1602              		.section	.text.R_CPG_InitialiseHwIf,"ax",%progbits
 1603              		.align	2
 1604              		.global	R_CPG_InitialiseHwIf
 1605              		.syntax unified
 1606              		.arm
 1607              		.fpu neon
 1609              	R_CPG_InitialiseHwIf:
 1610              	.LFB8:
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1611              		.loc 1 314 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 315:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1615              		.loc 1 315 5 view .LVU472
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1616              		.loc 1 317 5 view .LVU473
 1617              	.LVL143:
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1618              		.loc 1 320 5 view .LVU474
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1619              		.loc 1 320 10 is_stmt 0 view .LVU475
 1620 0000 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1621 0004 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1622 0008 003093E5 		ldr	r3, [r3]
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1623              		.loc 1 320 8 view .LVU476
 1624 000c 000053E3 		cmp	r3, #0
 1625 0010 0100000A 		beq	.L145
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1626              		.loc 1 317 12 view .LVU477
 1627 0014 0000A0E3 		mov	r0, #0
 348:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1628              		.loc 1 348 5 is_stmt 1 view .LVU478
 349:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1629              		.loc 1 349 1 is_stmt 0 view .LVU479
 1630 0018 1EFF2FE1 		bx	lr
 1631              	.L145:
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1632              		.loc 1 314 1 view .LVU480
 1633 001c 10402DE9 		push	{r4, lr}
 1634              		.cfi_def_cfa_offset 8
 1635              		.cfi_offset 4, -8
 1636              		.cfi_offset 14, -4
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 1637              		.loc 1 323 9 is_stmt 1 view .LVU481
 1638 0020 FE4DA0E3 		mov	r4, #16256
 1639 0024 004F41E3 		movt	r4, 7936
 1640 0028 0130A0E3 		mov	r3, #1
 1641 002c 0020A0E3 		mov	r2, #0
 1642 0030 0310A0E1 		mov	r1, r3
 1643 0034 0400A0E1 		mov	r0, r4
 1644 0038 FEFFFFEB 		bl	cpg_io_reg_write_32
 1645              	.LVL144:
 324:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 1646              		.loc 1 324 9 view .LVU482
 1647 003c 0020E0E3 		mvn	r2, #0
 1648 0040 0010A0E3 		mov	r1, #0
 1649 0044 0400A0E1 		mov	r0, r4
 1650 0048 FEFFFFEB 		bl	cpg_io_reg_read_32
 1651              	.LVL145:
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1652              		.loc 1 325 9 view .LVU483
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1653              		.loc 1 325 35 is_stmt 0 view .LVU484
 1654 004c 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1655 0050 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1656 0054 0120A0E3 		mov	r2, #1
 1657 0058 002083E5 		str	r2, [r3]
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1658              		.loc 1 328 9 is_stmt 1 view .LVU485
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1659              		.loc 1 328 18 is_stmt 0 view .LVU486
 1660 005c 190B9FED 		vldr.64	d0, .L148
 1661 0060 FEFFFFEB 		bl	R_CPG_SetXtalClock
 1662              	.LVL146:
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1663              		.loc 1 329 9 is_stmt 1 view .LVU487
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1664              		.loc 1 329 12 is_stmt 0 view .LVU488
 1665 0064 000050E3 		cmp	r0, #0
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1666              		.loc 1 329 12 view .LVU489
 1667 0068 0200001A 		bne	.L137
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1668              		.loc 1 331 13 is_stmt 1 view .LVU490
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1669              		.loc 1 331 22 is_stmt 0 view .LVU491
 1670 006c 000000E3 		movw	r0, #:lower16:.LANCHOR9
 1671              	.LVL147:
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1672              		.loc 1 331 22 view .LVU492
 1673 0070 000040E3 		movt	r0, #:upper16:.LANCHOR9
 1674 0074 FEFFFFEB 		bl	R_CPG_SetMainClock
 1675              	.LVL148:
 1676              	.L137:
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1677              		.loc 1 333 9 is_stmt 1 view .LVU493
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1678              		.loc 1 333 12 is_stmt 0 view .LVU494
 1679 0078 000050E3 		cmp	r0, #0
 1680 007c 0700000A 		beq	.L146
 1681              	.L138:
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1682              		.loc 1 337 9 is_stmt 1 view .LVU495
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1683              		.loc 1 337 12 is_stmt 0 view .LVU496
 1684 0080 000050E3 		cmp	r0, #0
 1685 0084 0A00000A 		beq	.L147
 1686              	.L139:
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1687              		.loc 1 341 9 is_stmt 1 view .LVU497
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1688              		.loc 1 341 12 is_stmt 0 view .LVU498
 1689 0088 000050E3 		cmp	r0, #0
 1690 008c 1080BD18 		popne	{r4, pc}
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1691              		.loc 1 343 13 is_stmt 1 view .LVU499
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1692              		.loc 1 343 22 is_stmt 0 view .LVU500
 1693 0090 000000E3 		movw	r0, #:lower16:.LANCHOR12
 1694              	.LVL149:
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1695              		.loc 1 343 22 view .LVU501
 1696 0094 000040E3 		movt	r0, #:upper16:.LANCHOR12
 1697 0098 FEFFFFEB 		bl	R_CPG_ConfigExtClockPin
 1698              	.LVL150:
 349:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1699              		.loc 1 349 1 view .LVU502
 1700 009c 1080BDE8 		pop	{r4, pc}
 1701              	.L146:
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1702              		.loc 1 335 13 is_stmt 1 view .LVU503
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1703              		.loc 1 335 22 is_stmt 0 view .LVU504
 1704 00a0 0310A0E3 		mov	r1, #3
 1705 00a4 000000E3 		movw	r0, #:lower16:.LANCHOR10
 1706              	.LVL151:
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1707              		.loc 1 335 22 view .LVU505
 1708 00a8 000040E3 		movt	r0, #:upper16:.LANCHOR10
 1709 00ac FEFFFFEB 		bl	R_CPG_SetSubClockDividers
 1710              	.LVL152:
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1711              		.loc 1 335 22 view .LVU506
 1712 00b0 F2FFFFEA 		b	.L138
 1713              	.L147:
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1714              		.loc 1 339 13 is_stmt 1 view .LVU507
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1715              		.loc 1 339 22 is_stmt 0 view .LVU508
 1716 00b4 0410A0E3 		mov	r1, #4
 1717 00b8 000000E3 		movw	r0, #:lower16:.LANCHOR11
 1718              	.LVL153:
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1719              		.loc 1 339 22 view .LVU509
 1720 00bc 000040E3 		movt	r0, #:upper16:.LANCHOR11
 1721 00c0 FEFFFFEB 		bl	R_CPG_SetSubClockSource
 1722              	.LVL154:
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1723              		.loc 1 339 22 view .LVU510
 1724 00c4 EFFFFFEA 		b	.L139
 1725              	.L149:
 1726              		.align	3
 1727              	.L148:
 1728 00c8 00000000 		.word	0
 1729 00cc 0070D740 		.word	1087860736
 1730              		.cfi_endproc
 1731              	.LFE8:
 1733              		.section	.text.R_CPG_GetClock,"ax",%progbits
 1734              		.align	2
 1735              		.global	R_CPG_GetClock
 1736              		.syntax unified
 1737              		.arm
 1738              		.fpu neon
 1740              	R_CPG_GetClock:
 1741              	.LVL155:
 1742              	.LFB17:
 971:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 972:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_ConfigExtPinClock
 973:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 974:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 975:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 976:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_GetClock
 977:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Get current clock frequency
 978:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      src: desired clock source
 979:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_freq: obtained frequency
 980:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 981:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 982:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 983:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetClock(e_r_drv_cpg_get_freq_src_t src, float64_t * p_freq)
 984:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1743              		.loc 1 984 1 is_stmt 1 view -0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 0
 1746              		@ frame_needed = 0, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
 985:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( NULL == p_freq )
 1748              		.loc 1 985 5 view .LVU512
 1749              		.loc 1 985 8 is_stmt 0 view .LVU513
 1750 0000 000051E3 		cmp	r1, #0
 1751              		.loc 1 985 8 view .LVU514
 1752 0004 3C00000A 		beq	.L160
 986:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 988:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 989:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 990:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( src )
 1753              		.loc 1 990 5 is_stmt 1 view .LVU515
 1754 0008 060050E3 		cmp	r0, #6
 1755 000c 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 1756 0010 3B0000EA 		b	.L161
 1757              	.L153:
 1758 0014 30000000 		.word	.L159
 1759 0018 48000000 		.word	.L158
 1760 001c 60000000 		.word	.L157
 1761 0020 94000000 		.word	.L156
 1762 0024 AC000000 		.word	.L155
 1763 0028 C4000000 		.word	.L154
 1764 002c E4000000 		.word	.L152
 1765              	.L159:
 991:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 992:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_EXTAL:
 993:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 994:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
 1766              		.loc 1 994 13 view .LVU516
 1767              		.loc 1 994 21 is_stmt 0 view .LVU517
 1768 0030 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1769 0034 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1770 0038 D020C3E1 		ldrd	r2, [r3]
 1771 003c F020C1E1 		strd	r2, [r1]
 995:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1772              		.loc 1 995 13 is_stmt 1 view .LVU518
 996:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 997:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_ICLK:
 998:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 999:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_iclk_frequency_khz;
1000:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1001:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1002:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_GCLK:
1003:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = (gs_cpg_pll_frequency_khz * 2.0) / gs_cpg_bclk_divisor;
1005:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1006:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1007:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_BCLK:
1008:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1009:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_bclk_frequency_khz;
1010:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1011:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1012:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P1CLK:
1013:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1014:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_p1clk_frequency_khz;
1015:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1016:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1017:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P0CLK:
1018:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_pll_frequency_khz / 32.0;
1020:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1021:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1022:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_RTCEXTAL:
1023:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1024:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
1025:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1026:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1027:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
1028:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1029:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
1030:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1031:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
1032:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1033:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1773              		.loc 1 1033 12 is_stmt 0 view .LVU519
 1774 0040 0000A0E3 		mov	r0, #0
 1775              	.LVL156:
 995:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1776              		.loc 1 995 13 view .LVU520
 1777 0044 1EFF2FE1 		bx	lr
 1778              	.LVL157:
 1779              	.L158:
 999:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1780              		.loc 1 999 13 is_stmt 1 view .LVU521
 999:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1781              		.loc 1 999 21 is_stmt 0 view .LVU522
 1782 0048 003000E3 		movw	r3, #:lower16:.LANCHOR2
 1783 004c 003040E3 		movt	r3, #:upper16:.LANCHOR2
 1784 0050 D020C3E1 		ldrd	r2, [r3]
 1785 0054 F020C1E1 		strd	r2, [r1]
1000:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1786              		.loc 1 1000 13 is_stmt 1 view .LVU523
 1787              		.loc 1 1033 12 is_stmt 0 view .LVU524
 1788 0058 0000A0E3 		mov	r0, #0
 1789              	.LVL158:
1000:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1790              		.loc 1 1000 13 view .LVU525
 1791 005c 1EFF2FE1 		bx	lr
 1792              	.LVL159:
 1793              	.L157:
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1794              		.loc 1 1004 13 is_stmt 1 view .LVU526
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1795              		.loc 1 1004 49 is_stmt 0 view .LVU527
 1796 0060 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1797 0064 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1798 0068 000BD3ED 		vldr.64	d16, [r3]
 1799 006c A00B70EE 		vadd.f64	d16, d16, d16
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1800              		.loc 1 1004 56 view .LVU528
 1801 0070 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1802 0074 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1803 0078 003093E5 		ldr	r3, [r3]
 1804 007c 903A07EE 		vmov	s15, r3	@ int
 1805 0080 671BF8EE 		vcvt.f64.u32	d17, s15
 1806 0084 A12BC0EE 		vdiv.f64	d18, d16, d17
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1807              		.loc 1 1004 21 view .LVU529
 1808 0088 002BC1ED 		vstr.64	d18, [r1]
1005:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1809              		.loc 1 1005 13 is_stmt 1 view .LVU530
 1810              		.loc 1 1033 12 is_stmt 0 view .LVU531
 1811 008c 0000A0E3 		mov	r0, #0
 1812              	.LVL160:
1005:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1813              		.loc 1 1005 13 view .LVU532
 1814 0090 1EFF2FE1 		bx	lr
 1815              	.LVL161:
 1816              	.L156:
1009:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1817              		.loc 1 1009 13 is_stmt 1 view .LVU533
1009:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1818              		.loc 1 1009 21 is_stmt 0 view .LVU534
 1819 0094 003000E3 		movw	r3, #:lower16:.LANCHOR4
 1820 0098 003040E3 		movt	r3, #:upper16:.LANCHOR4
 1821 009c D020C3E1 		ldrd	r2, [r3]
 1822 00a0 F020C1E1 		strd	r2, [r1]
1010:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1823              		.loc 1 1010 13 is_stmt 1 view .LVU535
 1824              		.loc 1 1033 12 is_stmt 0 view .LVU536
 1825 00a4 0000A0E3 		mov	r0, #0
 1826              	.LVL162:
1010:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1827              		.loc 1 1010 13 view .LVU537
 1828 00a8 1EFF2FE1 		bx	lr
 1829              	.LVL163:
 1830              	.L155:
1014:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1831              		.loc 1 1014 13 is_stmt 1 view .LVU538
1014:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1832              		.loc 1 1014 21 is_stmt 0 view .LVU539
 1833 00ac 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1834 00b0 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1835 00b4 D020C3E1 		ldrd	r2, [r3]
 1836 00b8 F020C1E1 		strd	r2, [r1]
1015:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1837              		.loc 1 1015 13 is_stmt 1 view .LVU540
 1838              		.loc 1 1033 12 is_stmt 0 view .LVU541
 1839 00bc 0000A0E3 		mov	r0, #0
 1840              	.LVL164:
1015:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1841              		.loc 1 1015 13 view .LVU542
 1842 00c0 1EFF2FE1 		bx	lr
 1843              	.LVL165:
 1844              	.L154:
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1845              		.loc 1 1019 13 is_stmt 1 view .LVU543
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1846              		.loc 1 1019 48 is_stmt 0 view .LVU544
 1847 00c4 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1848 00c8 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1849 00cc 000BD3ED 		vldr.64	d16, [r3]
 1850 00d0 0E1BDFED 		vldr.64	d17, .L162
 1851 00d4 A10B60EE 		vmul.f64	d16, d16, d17
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1852              		.loc 1 1019 21 view .LVU545
 1853 00d8 000BC1ED 		vstr.64	d16, [r1]
1020:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1854              		.loc 1 1020 13 is_stmt 1 view .LVU546
 1855              		.loc 1 1033 12 is_stmt 0 view .LVU547
 1856 00dc 0000A0E3 		mov	r0, #0
 1857              	.LVL166:
1020:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1858              		.loc 1 1020 13 view .LVU548
 1859 00e0 1EFF2FE1 		bx	lr
 1860              	.LVL167:
 1861              	.L152:
1024:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1862              		.loc 1 1024 13 is_stmt 1 view .LVU549
1024:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1863              		.loc 1 1024 21 is_stmt 0 view .LVU550
 1864 00e4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1865 00e8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1866 00ec D020C3E1 		ldrd	r2, [r3]
 1867 00f0 F020C1E1 		strd	r2, [r1]
1025:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1868              		.loc 1 1025 13 is_stmt 1 view .LVU551
 1869              		.loc 1 1033 12 is_stmt 0 view .LVU552
 1870 00f4 0000A0E3 		mov	r0, #0
 1871              	.LVL168:
1025:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1872              		.loc 1 1025 13 view .LVU553
 1873 00f8 1EFF2FE1 		bx	lr
 1874              	.LVL169:
 1875              	.L160:
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1876              		.loc 1 987 16 view .LVU554
 1877 00fc 0000E0E3 		mvn	r0, #0
 1878              	.LVL170:
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1879              		.loc 1 987 16 view .LVU555
 1880 0100 1EFF2FE1 		bx	lr
 1881              	.LVL171:
 1882              	.L161:
 985:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1883              		.loc 1 985 8 view .LVU556
 1884 0104 0000E0E3 		mvn	r0, #0
 1885              	.LVL172:
1034:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1886              		.loc 1 1034 1 view .LVU557
 1887 0108 1EFF2FE1 		bx	lr
 1888              	.L163:
 1889 010c 00F020E3 		.align	3
 1890              	.L162:
 1891 0110 00000000 		.word	0
 1892 0114 0000A03F 		.word	1067450368
 1893              		.cfi_endproc
 1894              	.LFE17:
 1896              		.section	.rodata.R_CPG_GetVersion.str1.4,"aMS",%progbits,1
 1897              		.align	2
 1898              	.LC0:
 1899 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M CPG\000"
 1899      45424B5F 
 1899      525A4132 
 1899      4D204350 
 1899      4700
 1900              		.section	.text.R_CPG_GetVersion,"ax",%progbits
 1901              		.align	2
 1902              		.global	R_CPG_GetVersion
 1903              		.syntax unified
 1904              		.arm
 1905              		.fpu neon
 1907              	R_CPG_GetVersion:
 1908              	.LVL173:
 1909              	.LFB18:
1035:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
1036:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_GetClock
1037:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
1038:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1039:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
1040:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn          R_CPG_GetVersion
1041:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief       Gets the version number of this low-level driver
1042:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]  p_ver_info: returns the driver information
1043:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval      DRV_SUCCESS Always returned
1044:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
1045:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetVersion(st_ver_info_t *p_ver_info)
1046:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1910              		.loc 1 1046 1 is_stmt 1 view -0
 1911              		.cfi_startproc
 1912              		@ args = 0, pretend = 0, frame = 0
 1913              		@ frame_needed = 0, uses_anonymous_args = 0
 1914              		@ link register save eliminated.
 1915              		.loc 1 1046 1 is_stmt 0 view .LVU559
 1916 0000 0030A0E1 		mov	r3, r0
1047:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.p_szdriver_name = gs_lld_info.p_szdriver_name;
 1917              		.loc 1 1047 5 is_stmt 1 view .LVU560
 1918              		.loc 1 1047 37 is_stmt 0 view .LVU561
 1919 0004 002000E3 		movw	r2, #:lower16:.LC0
 1920 0008 002040E3 		movt	r2, #:upper16:.LC0
 1921 000c 142080E5 		str	r2, [r0, #20]
1048:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.major = gs_lld_info.version.sub.major;
 1922              		.loc 1 1048 5 is_stmt 1 view .LVU562
 1923              		.loc 1 1048 39 is_stmt 0 view .LVU563
 1924 0010 0120A0E3 		mov	r2, #1
 1925 0014 BE20C0E1 		strh	r2, [r0, #14]	@ movhi
1049:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.minor = gs_lld_info.version.sub.minor;
 1926              		.loc 1 1049 5 is_stmt 1 view .LVU564
 1927              		.loc 1 1049 39 is_stmt 0 view .LVU565
 1928 0018 0520A0E3 		mov	r2, #5
 1929 001c BC20C0E1 		strh	r2, [r0, #12]	@ movhi
1050:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.build = gs_lld_info.build;
 1930              		.loc 1 1050 5 is_stmt 1 view .LVU566
 1931              		.loc 1 1050 27 is_stmt 0 view .LVU567
 1932 0020 0000A0E3 		mov	r0, #0
 1933              	.LVL174:
 1934              		.loc 1 1050 27 view .LVU568
 1935 0024 100083E5 		str	r0, [r3, #16]
1051:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1052:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1936              		.loc 1 1052 5 is_stmt 1 view .LVU569
1053:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1937              		.loc 1 1053 1 is_stmt 0 view .LVU570
 1938 0028 1EFF2FE1 		bx	lr
 1939              		.cfi_endproc
 1940              	.LFE18:
 1942              		.section	.bss.gs_drv_cpg_is_initialized,"aw",%nobits
 1943              		.align	2
 1944              		.set	.LANCHOR8,. + 0
 1947              	gs_drv_cpg_is_initialized:
 1948 0000 00000000 		.space	4
 1949              		.section	.data.gs_cpg_bclk_divisor,"aw"
 1950              		.align	2
 1951              		.set	.LANCHOR3,. + 0
 1954              	gs_cpg_bclk_divisor:
 1955 0000 08000000 		.word	8
 1956              		.section	.data.gs_cpg_bclk_frequency_khz,"aw"
 1957              		.align	3
 1958              		.set	.LANCHOR4,. + 0
 1961              	gs_cpg_bclk_frequency_khz:
 1962 0000 00000000 		.word	0
 1963 0004 001D0041 		.word	1090526464
 1964              		.section	.data.gs_cpg_extal_frequency_khz,"aw"
 1965              		.align	3
 1966              		.set	.LANCHOR7,. + 0
 1969              	gs_cpg_extal_frequency_khz:
 1970 0000 00000000 		.word	0
 1971 0004 0070D740 		.word	1087860736
 1972              		.section	.data.gs_cpg_iclk_divisor,"aw"
 1973              		.align	2
 1974              		.set	.LANCHOR1,. + 0
 1977              	gs_cpg_iclk_divisor:
 1978 0000 02000000 		.word	2
 1979              		.section	.data.gs_cpg_iclk_frequency_khz,"aw"
 1980              		.align	3
 1981              		.set	.LANCHOR2,. + 0
 1984              	gs_cpg_iclk_frequency_khz:
 1985 0000 00000000 		.word	0
 1986 0004 001D2041 		.word	1092623616
 1987              		.section	.data.gs_cpg_p1clk_divisor,"aw"
 1988              		.align	2
 1989              		.set	.LANCHOR5,. + 0
 1992              	gs_cpg_p1clk_divisor:
 1993 0000 10000000 		.word	16
 1994              		.section	.data.gs_cpg_p1clk_frequency_khz,"aw"
 1995              		.align	3
 1996              		.set	.LANCHOR6,. + 0
 1999              	gs_cpg_p1clk_frequency_khz:
 2000 0000 00000000 		.word	0
 2001 0004 001DF040 		.word	1089477888
 2002              		.section	.data.gs_cpg_pll_frequency_khz,"aw"
 2003              		.align	3
 2004              		.set	.LANCHOR0,. + 0
 2007              	gs_cpg_pll_frequency_khz:
 2008 0000 00000000 		.word	0
 2009 0004 001D3041 		.word	1093672192
 2010              		.section	.rodata.s_sc_cpg_ext_clk_config,"a"
 2011              		.align	2
 2012              		.set	.LANCHOR12,. + 0
 2015              	s_sc_cpg_ext_clk_config:
 2016 0000 04       		.byte	4
 2017              		.section	.rodata.s_sc_cpg_main_clock_config,"a"
 2018              		.align	3
 2019              		.set	.LANCHOR9,. + 0
 2022              	s_sc_cpg_main_clock_config:
 2023 0000 00       		.byte	0
 2024 0001 00000000 		.space	7
 2024      000000
 2025 0008 00000000 		.word	0
 2026 000c 001D3041 		.word	1093672192
 2027              		.section	.rodata.s_sc_cpg_sub_clock_div_config,"a"
 2028              		.align	3
 2029              		.set	.LANCHOR10,. + 0
 2032              	s_sc_cpg_sub_clock_div_config:
 2033 0000 00       		.byte	0
 2034 0001 00000000 		.space	7
 2034      000000
 2035 0008 00000000 		.word	0
 2036 000c 001D2041 		.word	1092623616
 2037 0010 01       		.byte	1
 2038 0011 00000000 		.space	7
 2038      000000
 2039 0018 00000000 		.word	0
 2040 001c 001D0041 		.word	1090526464
 2041 0020 02       		.byte	2
 2042 0021 00000000 		.space	7
 2042      000000
 2043 0028 00000000 		.word	0
 2044 002c 001DF040 		.word	1089477888
 2045              		.section	.rodata.s_sc_cpg_sub_clock_src_config,"a"
 2046              		.align	2
 2047              		.set	.LANCHOR11,. + 0
 2050              	s_sc_cpg_sub_clock_src_config:
 2051 0000 00       		.byte	0
 2052 0001 00       		.byte	0
 2053 0002 01       		.byte	1
 2054 0003 02       		.byte	2
 2055 0004 02       		.byte	2
 2056 0005 02       		.byte	2
 2057 0006 03       		.byte	3
 2058 0007 00       		.byte	0
 2059              		.text
 2060              	.Letext0:
 2061              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2062              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2063              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 2064              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2065              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2066              		.file 7 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2067              		.file 8 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2068              		.file 9 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/r_t
 2069              		.file 10 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/iodefi
 2070              		.file 11 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/iodefi
 2071              		.file 12 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 2072              		.file 13 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 2073              		.file 14 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/dr
 2074              		.file 15 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/drivers/r_cpg
 2075              		.file 16 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/drivers/r_cpg
DEFINED SYMBOLS
                            *ABS*:00000000 r_cpg_lld_rza2m.c
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:17     .text.cpg_io_reg_write_16:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:25     .text.cpg_io_reg_write_16:00000000 cpg_io_reg_write_16
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:65     .text.cpg_io_reg_write_32:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:70     .text.cpg_io_reg_write_32:00000000 cpg_io_reg_write_32
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:103    .text.cpg_io_reg_read_16:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:108    .text.cpg_io_reg_read_16:00000000 cpg_io_reg_read_16
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:144    .text.cpg_io_reg_read_32:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:149    .text.cpg_io_reg_read_32:00000000 cpg_io_reg_read_32
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:180    .text.is_nearly_equal:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:185    .text.is_nearly_equal:00000000 is_nearly_equal
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:230    .text.cpg_modify_frqcr:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:235    .text.cpg_modify_frqcr:00000000 cpg_modify_frqcr
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2004   .data.gs_cpg_pll_frequency_khz:00000000 .LANCHOR0
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:484    .text.cpg_modify_frqcr:000001c8 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:490    .text.set_sub_clock_source:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:495    .text.set_sub_clock_source:00000000 set_sub_clock_source
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:854    .text.R_CPG_UninitialiseHwIf:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:860    .text.R_CPG_UninitialiseHwIf:00000000 R_CPG_UninitialiseHwIf
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:875    .text.R_CPG_SetXtalClock:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:881    .text.R_CPG_SetXtalClock:00000000 R_CPG_SetXtalClock
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1974   .data.gs_cpg_iclk_divisor:00000000 .LANCHOR1
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1981   .data.gs_cpg_iclk_frequency_khz:00000000 .LANCHOR2
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1951   .data.gs_cpg_bclk_divisor:00000000 .LANCHOR3
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1958   .data.gs_cpg_bclk_frequency_khz:00000000 .LANCHOR4
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1989   .data.gs_cpg_p1clk_divisor:00000000 .LANCHOR5
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1996   .data.gs_cpg_p1clk_frequency_khz:00000000 .LANCHOR6
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1966   .data.gs_cpg_extal_frequency_khz:00000000 .LANCHOR7
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:997    .text.R_CPG_SetXtalClock:00000108 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1013   .text.R_CPG_SetMainClock:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1019   .text.R_CPG_SetMainClock:00000000 R_CPG_SetMainClock
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1073   .text.R_CPG_SetSubClockDividers:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1079   .text.R_CPG_SetSubClockDividers:00000000 R_CPG_SetSubClockDividers
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1164   .text.R_CPG_SetSubClockDividers:0000008c $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1171   .text.R_CPG_SetSubClockDividers:0000009c $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1353   .text.R_CPG_SetSubClockSource:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1359   .text.R_CPG_SetSubClockSource:00000000 R_CPG_SetSubClockSource
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1474   .text.R_CPG_ConfigExtClockPin:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1480   .text.R_CPG_ConfigExtClockPin:00000000 R_CPG_ConfigExtClockPin
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1516   .text.R_CPG_ConfigExtClockPin:00000034 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1527   .text.R_CPG_ConfigExtClockPin:00000054 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1603   .text.R_CPG_InitialiseHwIf:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1609   .text.R_CPG_InitialiseHwIf:00000000 R_CPG_InitialiseHwIf
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1944   .bss.gs_drv_cpg_is_initialized:00000000 .LANCHOR8
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2019   .rodata.s_sc_cpg_main_clock_config:00000000 .LANCHOR9
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2012   .rodata.s_sc_cpg_ext_clk_config:00000000 .LANCHOR12
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2029   .rodata.s_sc_cpg_sub_clock_div_config:00000000 .LANCHOR10
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2047   .rodata.s_sc_cpg_sub_clock_src_config:00000000 .LANCHOR11
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1728   .text.R_CPG_InitialiseHwIf:000000c8 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1734   .text.R_CPG_GetClock:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1740   .text.R_CPG_GetClock:00000000 R_CPG_GetClock
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1758   .text.R_CPG_GetClock:00000014 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1768   .text.R_CPG_GetClock:00000030 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1891   .text.R_CPG_GetClock:00000110 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1897   .rodata.R_CPG_GetVersion.str1.4:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1898   .rodata.R_CPG_GetVersion.str1.4:00000000 .LC0
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1901   .text.R_CPG_GetVersion:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1907   .text.R_CPG_GetVersion:00000000 R_CPG_GetVersion
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1943   .bss.gs_drv_cpg_is_initialized:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1947   .bss.gs_drv_cpg_is_initialized:00000000 gs_drv_cpg_is_initialized
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1950   .data.gs_cpg_bclk_divisor:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1954   .data.gs_cpg_bclk_divisor:00000000 gs_cpg_bclk_divisor
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1957   .data.gs_cpg_bclk_frequency_khz:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1961   .data.gs_cpg_bclk_frequency_khz:00000000 gs_cpg_bclk_frequency_khz
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1965   .data.gs_cpg_extal_frequency_khz:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1969   .data.gs_cpg_extal_frequency_khz:00000000 gs_cpg_extal_frequency_khz
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1973   .data.gs_cpg_iclk_divisor:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1977   .data.gs_cpg_iclk_divisor:00000000 gs_cpg_iclk_divisor
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1980   .data.gs_cpg_iclk_frequency_khz:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1984   .data.gs_cpg_iclk_frequency_khz:00000000 gs_cpg_iclk_frequency_khz
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1988   .data.gs_cpg_p1clk_divisor:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1992   .data.gs_cpg_p1clk_divisor:00000000 gs_cpg_p1clk_divisor
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1995   .data.gs_cpg_p1clk_frequency_khz:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:1999   .data.gs_cpg_p1clk_frequency_khz:00000000 gs_cpg_p1clk_frequency_khz
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2003   .data.gs_cpg_pll_frequency_khz:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2007   .data.gs_cpg_pll_frequency_khz:00000000 gs_cpg_pll_frequency_khz
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2011   .rodata.s_sc_cpg_ext_clk_config:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2015   .rodata.s_sc_cpg_ext_clk_config:00000000 s_sc_cpg_ext_clk_config
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2018   .rodata.s_sc_cpg_main_clock_config:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2022   .rodata.s_sc_cpg_main_clock_config:00000000 s_sc_cpg_main_clock_config
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2028   .rodata.s_sc_cpg_sub_clock_div_config:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2032   .rodata.s_sc_cpg_sub_clock_div_config:00000000 s_sc_cpg_sub_clock_div_config
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2046   .rodata.s_sc_cpg_sub_clock_src_config:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccYH5tM1.s:2050   .rodata.s_sc_cpg_sub_clock_src_config:00000000 s_sc_cpg_sub_clock_src_config
                           .group:00000000 wm4.0.3d5c910ebb40df6df78b28e37cd67f3d
                           .group:00000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.3f06799abf5dd88bdddee084775a1223
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.math.h.13.97100c05caf9f40dd9f5a3cda48ccc01
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.rza_io_regrw.h.33.07c1ee176b41ade23637426c80e4b86a
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.4cb0d62e4b9633e173858000dc1c626c
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.532dd48b82fcb61d63538aba4b6f1289
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.128911f0454a5339c74031b8d73e8fed
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.fff702c4c9409266054e806327fa236b
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.0dfead439d92d73e6bac91e937399f90
                           .group:00000000 wm4.nandc_iobitmask.h.29.26dc88335e3fd43a64a25f5ba82d9db4
                           .group:00000000 wm4.octa_iobitmask.h.29.75dc3e3c70ac86c7551744de3991f583
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.d172f89cbc4f253e32a4e10346bdc9f6
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.faa52a36e584704b50a2c22ab62c84de
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.2c82d3237997f1de7d2ac9d93855f3da
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.21d47a25c0df1ed3d24cd6232ec3b4e7
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.reent.h.91.b3ea049ebc5486622b61409b78486f84
                           .group:00000000 wm4._default_fcntl.h.6.791f38f41eee7843f224ce48f47caa9b
                           .group:00000000 wm4.time.h.8.db4619001f026d0b4874c029fef0e91f
                           .group:00000000 wm4.time.h.2.4581ce0ffb6627cfc02162c94bf846c9
                           .group:00000000 wm4.time.h.25.0e6a0fdbc9955f5707ed54246ed2e089
                           .group:00000000 wm4.time.h.162.85256a1e684b58f061361067da714e0e
                           .group:00000000 wm4.stat.h.54.5a9b823658423102e7a8de4ed089eedc
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.driver.h.34.180df73e0731406f5e50150641059ede
                           .group:00000000 wm4.r_devlink_wrapper.h.72.ad1de4c851513efa3aed0532ebca7ca2
                           .group:00000000 wm4.r_cpg_lld_rza2m.h.34.816a72e040903fdc81e9bc59d78d8604

NO UNDEFINED SYMBOLS
