   `timescale 1ns / 1ns // `timescale time_unit/time_precision

//SW[2:0] data inputs
//SW[9] select signals

//LEDR[0] output display

module mux(LEDR, SW);
    input [9:0] SW;
    output [9:0] LEDR;
	 
	 wire wire0, wire1;

    mux2to1 u0(
        .a(SW[0]),
        .b(SW[1]),
        .s(SW[8]),
        .m(wire0)
        );
		  
endmodule