// Seed: 3854258276
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    output uwire id_11,
    output wand id_12,
    output uwire id_13,
    input tri id_14,
    input tri1 id_15,
    input wand id_16,
    output supply1 id_17,
    input uwire id_18,
    output wire id_19,
    output wor id_20,
    input uwire id_21,
    output supply1 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_25;
  or primCall (id_4, id_2, id_6, id_16, id_15, id_24, id_3, id_0, id_21, id_7, id_5, id_14, id_9);
endmodule
