```verilog
assign {w, x, y[6:0], z} = {a, b, c, d, e, f, 2'b11};
endmodule
```