#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 14 17:39:23 2024
# Process ID: 16952
# Current directory: D:/FPGA_CPU/vivado/Integration/Integration.runs/main_RegFile_0_0_synth_1
# Command line: vivado.exe -log main_RegFile_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_RegFile_0_0.tcl
# Log file: D:/FPGA_CPU/vivado/Integration/Integration.runs/main_RegFile_0_0_synth_1/main_RegFile_0_0.vds
# Journal file: D:/FPGA_CPU/vivado/Integration/Integration.runs/main_RegFile_0_0_synth_1\vivado.jou
# Running On        :8x8-Bit
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) m3-8100Y CPU @ 1.10GHz
# CPU Frequency     :1608 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8453 MB
# Swap memory       :9929 MB
# Total Virtual     :18382 MB
# Available Virtual :2726 MB
#-----------------------------------------------------------
source main_RegFile_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 491.742 ; gain = 195.961
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_RegFile_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 972
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 964.797 ; gain = 451.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_RegFile_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_RegFile_0_0/synth/main_RegFile_0_0.vhd:73]
INFO: [Synth 8-3491] module 'RegFile' declared at 'D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:34' bound to instance 'U0' of component 'RegFile' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_RegFile_0_0/synth/main_RegFile_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:52]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:59]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:78]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (0#1) [D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'main_RegFile_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_RegFile_0_0/synth/main_RegFile_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1075.895 ; gain = 562.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1075.895 ; gain = 562.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1075.895 ; gain = 562.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 1075.895 ; gain = 562.570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	  16 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:35 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:35 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:02:36 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |    15|
|2     |LUT6  |   128|
|3     |MUXF7 |    64|
|4     |MUXF8 |    32|
|5     |FDRE  |   256|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   495|
|2     |  U0     |RegFile |   495|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 1304.258 ; gain = 790.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1308.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1363.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5af9052
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:03:37 . Memory (MB): peak = 1363.324 ; gain = 856.770
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1663.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_CPU/vivado/Integration/Integration.runs/main_RegFile_0_0_synth_1/main_RegFile_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1663.691 ; gain = 300.367
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_RegFile_0_0_utilization_synth.rpt -pb main_RegFile_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 17:45:34 2024...
