18:27:37 **** Incremental Build of configuration Nios II for project lab3 ****
make all 
Info: Building ../lab3_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../lab3_bsp/
[BSP build complete]
Info: Compiling timers_and_interrupts.c to obj/default/timers_and_interrupts.o
nios2-elf-gcc -xc -MP -MMD -c -I../lab3_bsp//HAL/inc -I../lab3_bsp/ -I../lab3_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/timers_and_interrupts.o timers_and_interrupts.c
Info: Linking lab3.elf
nios2-elf-g++  -T'../lab3_bsp//linker.x' -msys-crt0='../lab3_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../lab3_bsp/   -Wl,-Map=lab3.map   -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o lab3.elf obj/default/timers_and_interrupts.o -lm -msys-lib=m
nios2-elf-insert lab3.elf --thread_model hal --cpu_name nios2_gen2_0 --qsys true --simulation_enabled false --id 0 --sidp 0x21060 --timestamp 1739227113 --stderr_dev jtag_uart_0 --stdin_dev jtag_uart_0 --stdout_dev jtag_uart_0 --sopc_system_name nios_system --quartus_project_dir "D:/Documents/CPET_561/DE1_SoC_Lab3" --jdi ../..//output_files/DE1_SoC_Lab3.jdi --sopcinfo D:/Documents/CPET_561/DE1_SoC_Lab3/software/lab3_bsp/../../nios_system.sopcinfo
Info: (lab3.elf) 16 KBytes program size (code + initialized data).
Info:            10 KBytes free for stack + heap.
Info: Creating lab3.objdump
nios2-elf-objdump --disassemble --syms --all-header --source lab3.elf >lab3.objdump
[lab3 build complete]

18:27:38 Build Finished (took 1s.354ms)

