--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pines.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataUSB<0>  |    0.153(F)|    1.004(F)|clk_BUFGP         |   0.000|
dataUSB<1>  |    0.274(F)|    0.908(F)|clk_BUFGP         |   0.000|
dataUSB<2>  |    0.306(F)|    0.881(F)|clk_BUFGP         |   0.000|
dataUSB<3>  |    0.457(F)|    0.761(F)|clk_BUFGP         |   0.000|
dataUSB<4>  |    0.337(F)|    0.857(F)|clk_BUFGP         |   0.000|
dataUSB<5>  |   -0.107(F)|    1.212(F)|clk_BUFGP         |   0.000|
dataUSB<6>  |    0.745(F)|    0.531(F)|clk_BUFGP         |   0.000|
dataUSB<7>  |   -0.061(F)|    1.175(F)|clk_BUFGP         |   0.000|
rst         |    5.410(F)|   -0.778(F)|clk_BUFGP         |   0.000|
rxf         |    0.726(F)|    0.546(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   11.028(F)|clk_BUFGP         |   0.000|
leds<1>     |   10.166(F)|clk_BUFGP         |   0.000|
leds<2>     |   11.643(F)|clk_BUFGP         |   0.000|
leds<3>     |   11.671(F)|clk_BUFGP         |   0.000|
leds<4>     |   11.412(F)|clk_BUFGP         |   0.000|
leds<5>     |   11.102(F)|clk_BUFGP         |   0.000|
leds<6>     |   12.013(F)|clk_BUFGP         |   0.000|
leds<7>     |   12.153(F)|clk_BUFGP         |   0.000|
rd          |    7.552(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    2.991|    3.376|    5.669|
---------------+---------+---------+---------+---------+


Analysis completed Tue May 26 21:27:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



