--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50057 paths analyzed, 1306 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.232ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMA (SLICE_X94Y111.AI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (3.689 - 3.980)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMA to VGA_DEBUG/Mram_data_buf4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y108.AMUX  Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMA
    SLICE_X121Y108.A1    net (fanout=1)        0.546   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<18>
    SLICE_X121Y108.A     Tilo                  0.043   debug_data<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data101
    SLICE_X94Y111.AI     net (fanout=1)        0.813   debug_data<18>
    SLICE_X94Y111.CLK    Tds                   0.096   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.943ns logic, 1.359ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_18 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.342ns (3.689 - 4.031)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_18 to VGA_DEBUG/Mram_data_buf4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y105.CQ    Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<18>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_18
    SLICE_X121Y108.A5    net (fanout=1)        0.496   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<18>
    SLICE_X121Y108.A     Tilo                  0.043   debug_data<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data101
    SLICE_X94Y111.AI     net (fanout=1)        0.813   debug_data<18>
    SLICE_X94Y111.CLK    Tds                   0.096   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.362ns logic, 1.309ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.995 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X115Y100.D1    net (fanout=32)       1.504   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X115Y100.D     Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X114Y102.A1    net (fanout=102)      0.527   debug_addr<4>
    SLICE_X114Y102.A     Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o<4>1
    SLICE_X121Y108.A3    net (fanout=32)       0.798   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o
    SLICE_X121Y108.A     Tilo                  0.043   debug_data<25>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data101
    SLICE_X94Y111.AI     net (fanout=1)        0.813   debug_data<18>
    SLICE_X94Y111.CLK    Tds                   0.096   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.587ns logic, 4.137ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X94Y112.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.689 - 3.982)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y102.BMUX  Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X116Y101.B1    net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X116Y101.B     Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11662
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y112.BI     net (fanout=1)        0.839   debug_data<2>
    SLICE_X94Y112.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.966ns logic, 1.282ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.463ns (3.689 - 4.152)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y91.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X116Y101.B6    net (fanout=1)        0.468   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X116Y101.B     Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11662
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y112.BI     net (fanout=1)        0.839   debug_data<2>
    SLICE_X94Y112.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.413ns logic, 1.307ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.995 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X115Y100.D1    net (fanout=32)       1.504   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X115Y100.D     Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X116Y102.B5    net (fanout=102)      0.412   debug_addr<4>
    SLICE_X116Y102.BMUX  Tilo                  0.146   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X116Y101.B1    net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X116Y101.B     Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result11662
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y112.BI     net (fanout=1)        0.839   debug_data<2>
    SLICE_X94Y112.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (0.705ns logic, 3.693ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X94Y112.AX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (3.689 - 3.982)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y102.A     Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X117Y101.C2    net (fanout=1)        0.432   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X117Y101.C     Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y112.AX     net (fanout=1)        0.923   debug_data<1>
    SLICE_X94Y112.CLK    Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.879ns logic, 1.355ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Skew:      -0.463ns (3.689 - 4.152)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y91.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    SLICE_X117Y101.C5    net (fanout=1)        0.613   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
    SLICE_X117Y101.C     Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y112.AX     net (fanout=1)        0.923   debug_data<1>
    SLICE_X94Y112.CLK    Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.406ns logic, 1.536ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.995 - 1.098)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X115Y100.D1    net (fanout=32)       1.504   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X115Y100.D     Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X114Y102.A1    net (fanout=102)      0.527   debug_addr<4>
    SLICE_X114Y102.A     Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o<4>1
    SLICE_X117Y101.C3    net (fanout=32)       0.406   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o
    SLICE_X117Y101.C     Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y112.AX     net (fanout=1)        0.923   debug_data<1>
    SLICE_X94Y112.CLK    Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.631ns logic, 3.855ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/data_count_4 (SLICE_X51Y80.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/data_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/data_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y80.CQ      Tcko                  0.118   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X51Y80.B6      net (fanout=5)        0.088   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X51Y80.CLK     Tah         (-Th)     0.032   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/Mcount_data_count41
                                                       DISPLAY/P2S_SEG/data_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.086ns logic, 0.088ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_62 (SLICE_X52Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_61 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_61 to DISPLAY/P2S_SEG/buff_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.CQ      Tcko                  0.118   DISPLAY/P2S_SEG/buff<62>
                                                       DISPLAY/P2S_SEG/buff_61
    SLICE_X52Y80.D6      net (fanout=1)        0.106   DISPLAY/P2S_SEG/buff<61>
    SLICE_X52Y80.CLK     Tah         (-Th)     0.059   DISPLAY/P2S_SEG/buff<62>
                                                       DISPLAY/P2S_SEG/Mmux__n0110581
                                                       DISPLAY/P2S_SEG/buff_62
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.059ns logic, 0.106ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y46.ADDRARDADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_0 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.343 - 0.283)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_0 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X62Y117.AQ          Tcko                  0.118   VGA/h_count<3>
                                                            VGA/h_count_0
    RAMB18_X2Y46.ADDRARDADDR0 net (fanout=8)        0.303   VGA/h_count<0>
    RAMB18_X2Y46.RDCLK        Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.238ns (-0.065ns logic, 0.303ns route)
                                                            (-27.3% logic, 127.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y46.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh51/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf4_RAMA/CLK
  Location pin: SLICE_X94Y111.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh51/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf4_RAMA/CLK
  Location pin: SLICE_X94Y111.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3790061 paths analyzed, 9041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.900ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (SLICE_X116Y100.A2), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (3.704 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.DQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X73Y115.B1     net (fanout=7)        0.573   VGA/v_count<3>
    SLICE_X73Y115.BMUX   Tilo                  0.148   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X127Y92.A1     net (fanout=154)      1.878   debug_addr<2>
    SLICE_X127Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<11>
                                                       MIPS/mux3142
    SLICE_X118Y92.C1     net (fanout=1)        0.676   MIPS/mux3141
    SLICE_X118Y92.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3143
    SLICE_X118Y92.B2     net (fanout=1)        0.626   MIPS/mux3142
    SLICE_X118Y92.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3145
    SLICE_X116Y100.A2    net (fanout=1)        0.687   MIPS/mux3144
    SLICE_X116Y100.CLK   Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.479ns logic, 4.440ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (3.704 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X73Y115.B2     net (fanout=8)        0.571   VGA/v_count<1>
    SLICE_X73Y115.BMUX   Tilo                  0.148   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X127Y92.A1     net (fanout=154)      1.878   debug_addr<2>
    SLICE_X127Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<11>
                                                       MIPS/mux3142
    SLICE_X118Y92.C1     net (fanout=1)        0.676   MIPS/mux3141
    SLICE_X118Y92.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3143
    SLICE_X118Y92.B2     net (fanout=1)        0.626   MIPS/mux3142
    SLICE_X118Y92.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3145
    SLICE_X116Y100.A2    net (fanout=1)        0.687   MIPS/mux3144
    SLICE_X116Y100.CLK   Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (0.479ns logic, 4.438ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/h_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 4)
  Clock Path Skew:      -0.240ns (3.704 - 3.944)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/h_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y118.AQ     Tcko                  0.259   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X127Y92.A2     net (fanout=211)      2.564   VGA/h_count<4>
    SLICE_X127Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<11>
                                                       MIPS/mux3142
    SLICE_X118Y92.C1     net (fanout=1)        0.676   MIPS/mux3141
    SLICE_X118Y92.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3143
    SLICE_X118Y92.B2     net (fanout=1)        0.626   MIPS/mux3142
    SLICE_X118Y92.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3145
    SLICE_X116Y100.A2    net (fanout=1)        0.687   MIPS/mux3144
    SLICE_X116Y100.CLK   Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.367ns logic, 4.553ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (SLICE_X116Y100.C2), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (3.704 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y116.C1     net (fanout=32)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y116.C      Tilo                  0.043   VGA_DEBUG/strdata<43>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X122Y95.B1     net (fanout=126)      1.892   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/mem_data_r<3>
                                                       MIPS/mux1414
    SLICE_X123Y97.A2     net (fanout=1)        0.443   MIPS/mux1413
    SLICE_X123Y97.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt<11>
                                                       MIPS/mux1415
    SLICE_X116Y100.C2    net (fanout=1)        0.722   MIPS/mux1414
    SLICE_X116Y100.CLK   Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.468ns logic, 4.242ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.245ns (3.704 - 3.949)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y113.AQ     Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X75Y113.C2     net (fanout=6)        0.483   VGA/v_count<4>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y116.C1     net (fanout=32)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y116.C      Tilo                  0.043   VGA_DEBUG/strdata<43>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X122Y95.B1     net (fanout=126)      1.892   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/mem_data_r<3>
                                                       MIPS/mux1414
    SLICE_X123Y97.A2     net (fanout=1)        0.443   MIPS/mux1413
    SLICE_X123Y97.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt<11>
                                                       MIPS/mux1415
    SLICE_X116Y100.C2    net (fanout=1)        0.722   MIPS/mux1414
    SLICE_X116Y100.CLK   Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.468ns logic, 4.230ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (3.704 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.C      Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_row_addr_xor<7>111
    SLICE_X80Y116.C2     net (fanout=31)       0.763   VGA_DEBUG/Msub_row_addr_xor<7>11
    SLICE_X80Y116.C      Tilo                  0.043   VGA_DEBUG/strdata<43>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X122Y95.B1     net (fanout=126)      1.892   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/mem_data_r<3>
                                                       MIPS/mux1414
    SLICE_X123Y97.A2     net (fanout=1)        0.443   MIPS/mux1413
    SLICE_X123Y97.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt<11>
                                                       MIPS/mux1415
    SLICE_X116Y100.C2    net (fanout=1)        0.722   MIPS/mux1414
    SLICE_X116Y100.CLK   Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<10>
                                                       MIPS/mux1419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_10
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (0.372ns logic, 4.315ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (SLICE_X113Y96.C4), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (3.874 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y116.C1     net (fanout=32)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y116.C      Tilo                  0.043   VGA_DEBUG/strdata<43>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X119Y90.D4     net (fanout=126)      1.703   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X119Y90.D      Tilo                  0.043   MIPS/mux3043
                                                       MIPS/mux3044
    SLICE_X118Y92.A2     net (fanout=1)        0.615   MIPS/mux3043
    SLICE_X118Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3045
    SLICE_X113Y96.C4     net (fanout=1)        0.543   MIPS/mux3044
    SLICE_X113Y96.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (0.500ns logic, 4.046ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (3.874 - 3.950)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y112.BQ     Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X75Y113.C1     net (fanout=8)        0.495   VGA/v_count<1>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X115Y100.D1    net (fanout=32)       1.504   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X115Y100.D     Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X119Y90.D5     net (fanout=102)      0.885   debug_addr<4>
    SLICE_X119Y90.D      Tilo                  0.043   MIPS/mux3043
                                                       MIPS/mux3044
    SLICE_X118Y92.A2     net (fanout=1)        0.615   MIPS/mux3043
    SLICE_X118Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3045
    SLICE_X113Y96.C4     net (fanout=1)        0.543   MIPS/mux3044
    SLICE_X113Y96.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (0.500ns logic, 4.042ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (3.874 - 3.949)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y113.AQ     Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X75Y113.C2     net (fanout=6)        0.483   VGA/v_count<4>
    SLICE_X75Y113.CMUX   Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y116.C1     net (fanout=32)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y116.C      Tilo                  0.043   VGA_DEBUG/strdata<43>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X119Y90.D4     net (fanout=126)      1.703   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X119Y90.D      Tilo                  0.043   MIPS/mux3043
                                                       MIPS/mux3044
    SLICE_X118Y92.A2     net (fanout=1)        0.615   MIPS/mux3043
    SLICE_X118Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<3>
                                                       MIPS/mux3045
    SLICE_X113Y96.C4     net (fanout=1)        0.543   MIPS/mux3044
    SLICE_X113Y96.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.500ns logic, 4.034ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_2 (SLICE_X126Y99.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_18 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.793 - 0.530)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_18 to MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y100.AQ    Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_data_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_18
    SLICE_X126Y99.C5     net (fanout=32)       0.236   MIPS/MIPS_CORE/DATAPATH/inst_data_id<18>
    SLICE_X126Y99.CLK    Tah         (-Th)     0.059   MIPS/MIPS_CORE/DATAPATH/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_regw_addr_id31
                                                       MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.059ns logic, 0.236ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_18 (SLICE_X132Y99.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_18 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.797 - 0.533)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_18 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.BQ    Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_18
    SLICE_X132Y99.A4     net (fanout=7)        0.217   MIPS/MIPS_CORE/DATAPATH/inst_addr<18>
    SLICE_X132Y99.CLK    Tah         (-Th)     0.012   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr<18>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/Madd_inst_addr_next_cy<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_18
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.088ns logic, 0.217ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_20 (SLICE_X144Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_2025 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.727 - 0.586)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_2025 to MIPS/MIPS_CORE/CP0/jump_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y98.CQ     Tcko                  0.100   MIPS/MIPS_CORE/CP0/regs_2026
                                                       MIPS/MIPS_CORE/CP0/regs_2025
    SLICE_X144Y100.A6    net (fanout=3)        0.121   MIPS/MIPS_CORE/CP0/regs_2025
    SLICE_X144Y100.CLK   Tah         (-Th)     0.032   MIPS/MIPS_CORE/CP0/jump_addr<23>
                                                       MIPS/MIPS_CORE/CP0/Mmux_GND_19_o_regs[2][31]_mux_44_OUT131
                                                       MIPS/MIPS_CORE/CP0/jump_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.068ns logic, 0.121ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKL
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKL
  Location pin: RAMB36_X5Y20.CLKARDCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKU
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKU
  Location pin: RAMB36_X5Y20.CLKARDCLKU
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKBWRCLKL
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKBWRCLKL
  Location pin: RAMB36_X5Y20.CLKBWRCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.404ns|            0|            0|            0|      3840118|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.232ns|          N/A|            0|            0|        50057|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     26.900ns|          N/A|            0|            0|      3790061|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.196|    5.749|    4.573|    3.348|
CLK_200M_P     |    8.196|    5.749|    4.573|    3.348|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.196|    5.749|    4.573|    3.348|
CLK_200M_P     |    8.196|    5.749|    4.573|    3.348|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3840118 paths, 0 nets, and 16595 connections

Design statistics:
   Minimum period:  26.900ns{1}   (Maximum frequency:  37.175MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 29 16:37:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5307 MB



