{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570605663858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570605663859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 01:21:03 2019 " "Processing started: Wed Oct  9 01:21:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570605663859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570605663859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570605663859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570605664132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570605664132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570605673299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570605673299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController_tb " "Found entity 1: CursorController_tb" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570605673299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570605673299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570605673300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570605673300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CursorController_tb " "Elaborating entity \"CursorController_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570605673346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position_o CursorController_tb.sv(3) " "Verilog HDL or VHDL warning at CursorController_tb.sv(3): object \"position_o\" assigned a value but never read" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1570605673346 "|CursorController_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "btn_confirm_i CursorController_tb.sv(8) " "Verilog HDL warning at CursorController_tb.sv(8): assignments to btn_confirm_i create a combinational loop" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1570605673347 "|CursorController_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Inicio de la simulacion para controlador de cursor CursorController_tb.sv(15) " "Verilog HDL Display System Task info at CursorController_tb.sv(15): Inicio de la simulacion para controlador de cursor" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1570605673347 "|CursorController_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CursorController CursorController:DUT " "Elaborating entity \"CursorController\" for hierarchy \"CursorController:DUT\"" {  } { { "CursorController_tb.sv" "DUT" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570605673351 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CursorController.sv(12) " "Verilog HDL Case Statement information at CursorController.sv(12): all case item expressions in this case statement are onehot" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1570605673352 "|CursorController_tb|CursorController:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position_o CursorController.sv(10) " "Verilog HDL Always Construct warning at CursorController.sv(10): inferring latch(es) for variable \"position_o\", which holds its previous value in one or more paths through the always construct" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1570605673352 "|CursorController_tb|CursorController:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[0\] CursorController.sv(10) " "Inferred latch for \"position_o\[0\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570605673352 "|CursorController_tb|CursorController:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[1\] CursorController.sv(10) " "Inferred latch for \"position_o\[1\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570605673352 "|CursorController_tb|CursorController:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[2\] CursorController.sv(10) " "Inferred latch for \"position_o\[2\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570605673353 "|CursorController_tb|CursorController:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_o\[3\] CursorController.sv(10) " "Inferred latch for \"position_o\[3\]\" at CursorController.sv(10)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570605673353 "|CursorController_tb|CursorController:DUT"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570605673404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 01:21:13 2019 " "Processing ended: Wed Oct  9 01:21:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570605673404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570605673404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570605673404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570605673404 ""}
