m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim
Ejoytoled
Z1 w1708023205
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 33
R0
Z5 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
Z6 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
l0
L5 1
V>OjV?g7M1[1`OIZoL=PRB0
!s100 CWH:zS5lj^OB^84]MmA983
Z7 OV;C;2020.1;71
32
Z8 !s110 1708023216
!i10b 1
Z9 !s108 1708023216.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd|
Z11 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Ajoytoled_arch
R2
R3
R4
Z14 DEx4 work 8 joytoled 0 22 >OjV?g7M1[1`OIZoL=PRB0
!i122 33
l18
L15 29
Ven3KJ^RORYj2R27HSZB8B2
!s100 3N6`:L]J`6aU?FfF`@I]K0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ejoytoled_tb
Z15 w1708017304
R2
R3
R4
!i122 34
R0
Z16 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
Z17 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
l0
L5 1
Vk5CZAm2R1Sei4MzF0hINQ3
!s100 dYbPOb0QlUTIBXm8TKoNI3
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd|
Z19 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd|
!i113 1
R12
R13
Ajoytoled_tb_arch
Z20 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
R14
R2
R3
R4
Z21 DEx4 work 11 joytoled_tb 0 22 k5CZAm2R1Sei4MzF0hINQ3
!i122 34
l12
Z22 L8 28
Z23 VC^7B]LM7CU@C92:=33foB1
Z24 !s100 ljmW<:mASH3CVCiPbZB7=3
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
