{"vcs1":{"timestamp_begin":1735927638.803252043, "rt":0.58, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1735927639.526214111, "rt":0.37, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1735927640.010582143, "rt":0.32, "ut":0.18, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735927637.827946814}
{"VCS_COMP_START_TIME": 1735927637.827946814}
{"VCS_COMP_END_TIME": 1735927641.305344478}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355088}}
{"stitch_vcselab": {"peak_mem": 247284}}
