Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: sp605_ddr_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sp605_ddr_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sp605_ddr_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-ftg256

---- Source Options
Top Module Name                    : sp605_ddr_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\carry_latch_or.v" into library work
Parsing module <carry_latch_or>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\carry_and.v" into library work
Parsing module <carry_and>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_sel_static.v" into library work
Parsing module <comparator_sel_static>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_sel.v" into library work
Parsing module <comparator_sel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator.v" into library work
Parsing module <comparator>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\carry_or.v" into library work
Parsing module <carry_or>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\carry_latch_and.v" into library work
Parsing module <carry_latch_and>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_wrap_cmd.v" into library work
Parsing module <axi_mcb_wrap_cmd>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_incr_cmd.v" into library work
Parsing module <axi_mcb_incr_cmd>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v" into library work
Parsing module <axic_register_slice>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\w_upsizer.v" into library work
Parsing module <w_upsizer>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\r_upsizer.v" into library work
Parsing module <r_upsizer>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\a_upsizer.v" into library work
Parsing module <a_upsizer>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_register_slice.v" into library work
Parsing module <axi_register_slice>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_simple_fifo.v" into library work
Parsing module <axi_mcb_simple_fifo>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_translator.v" into library work
Parsing module <axi_mcb_cmd_translator>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_fsm.v" into library work
Parsing module <axi_mcb_cmd_fsm>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_upsizer.v" into library work
Parsing module <axi_upsizer>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_w_channel.v" into library work
Parsing module <axi_mcb_w_channel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_r_channel.v" into library work
Parsing module <axi_mcb_r_channel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_arbiter.v" into library work
Parsing module <axi_mcb_cmd_arbiter>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_b_channel.v" into library work
Parsing module <axi_mcb_b_channel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" into library work
Parsing module <axi_mcb_aw_channel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" into library work
Parsing module <axi_mcb_ar_channel>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\mcb_ui_top_synch.v" into library work
Parsing module <mcb_ui_top_synch>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" into library work
Parsing module <axi_mcb>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" into library work
Parsing module <mig_39_2>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\ram_2port.v" into library work
Parsing module <ram_2port>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\phase_detector.v" into library work
Parsing module <phase_detector>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo_short.v" into library work
Parsing module <axi_fifo_short>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" into library work
Parsing module <disp_clk_wizard>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\reset_sync.v" into library work
Parsing module <reset_sync>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\serdes_1_to_n_data_s8_diff.v" into library work
Parsing module <serdes_1_to_n_data_s8_diff>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\serdes_1_to_n_clk_pll_s8_diff.v" into library work
Parsing module <serdes_1_to_n_clk_pll_s8_diff>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v" into library work
Parsing module <axi_fifo>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\chipscope_ila_64.v" into library work
Parsing module <chipscope_ila_64>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\video_ctrl_1080x1920.v" into library work
Parsing module <video_ctrl_1080x1920>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\mem_rw_test.v" into library work
Parsing module <mem_rw_test>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" into library work
Parsing module <top_nto1_pll_diff_rx>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\disp_clk_crm.v" into library work
Parsing module <disp_clk_crm>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" into library work
Parsing module <sp605_ddr_test>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\carry.v" into library work
Parsing module <carry>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_mask.v" into library work
Parsing module <comparator_mask>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_mask_static.v" into library work
Parsing module <comparator_mask_static>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_sel_mask.v" into library work
Parsing module <comparator_sel_mask>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_sel_mask_static.v" into library work
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\comparator_static.v" into library work
Parsing module <comparator_static>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\mux_enc.v" into library work
Parsing module <mux_enc>.
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_8ch\example_design\lvds_8ch_exdes.v" into library work
Parsing module <lvds_8ch_exdes>.
WARNING:HDLCompiler:248 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_8ch\example_design\lvds_8ch_exdes.v" Line 312: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_8ch\example_design\lvds_8ch_exdes.v" Line 311: Block identifier is required on this block
Analyzing Verilog file "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_1ch\example_design\lvds_1ch_exdes.v" into library work
Parsing module <lvds_1ch_exdes>.
WARNING:HDLCompiler:248 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_1ch\example_design\lvds_1ch_exdes.v" Line 312: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\lvds_1ch\example_design\lvds_1ch_exdes.v" Line 311: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 514: Port fhd is not connected to this instance

Elaborating module <sp605_ddr_test>.

Elaborating module <top_nto1_pll_diff_rx>.

Elaborating module <serdes_1_to_n_clk_pll_s8_diff(S=7,CLKIN_PERIOD=12.5,PLLD=1,PLLX=7,BS="TRUE")>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",SIM_TAPDELAY_VALUE=49,IDELAY_VALUE=0,IDELAY2_VALUE=0,ODELAY_VALUE=0,IDELAY_MODE="NORMAL",SERDES_MODE="MASTER",IDELAY_TYPE="VARIABLE_FROM_HALF_MAX",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",SIM_TAPDELAY_VALUE=49,IDELAY_VALUE=0,IDELAY2_VALUE=0,ODELAY_VALUE=0,IDELAY_MODE="NORMAL",SERDES_MODE="SLAVE",IDELAY_TYPE="FIXED",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN")>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="TRUE")>.

Elaborating module <BUFIO2FB(DIVIDE_BYPASS="TRUE")>.

Elaborating module <ISERDES2(DATA_WIDTH=7,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=7,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=7,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=12.5,CLKIN2_PERIOD=12.5,CLKOUT0_DIVIDE=1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=1,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=7,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT3_DIVIDE=7,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT4_DIVIDE=7,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=7,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,COMPENSATION="SOURCE_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLK_FEEDBACK="CLKOUT0",REF_JITTER=0.1)>.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=7)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" Line 105: Assignment to clk_iserdes_data ignored, since the identifier is never used

Elaborating module <serdes_1_to_n_data_s8_diff(S=7,D=8)>.

Elaborating module <phase_detector(D=8)>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE")>.

Elaborating module <reset_sync>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 295: Assignment to lvds_rst ignored, since the identifier is never used

Elaborating module <chipscope_ila_64>.

Elaborating module <chipscope_icon>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 333: Assignment to bus_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 334: Assignment to bus_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 335: Assignment to pclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 336: Assignment to pclk_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 366: Assignment to xfer_en ignored, since the identifier is never used

Elaborating module <mem_rw_test>.

Elaborating module <axi_fifo(WIDTH=65,SIZE=8)>.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v" Line 63: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram_2port(DWIDTH=65,AWIDTH=8)>.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v" Line 106: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v" Line 120: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\mem_rw_test.v" Line 248: Assignment to wr_beat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 407: Assignment to mem_wid ignored, since the identifier is never used

Elaborating module <mig_39_2(C3_P0_MASK_SIZE=8,C3_P0_DATA_PORT_SIZE=64,C3_P1_MASK_SIZE=8,C3_P1_DATA_PORT_SIZE=64,DEBUG_EN=0,C3_MEMCLK_PERIOD=2500,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=0,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3,C3_S0_AXI_STRICT_COHERENCY=0,C3_S0_AXI_ENABLE_AP=1,C3_S0_AXI_DATA_WIDTH=64,C3_S0_AXI_SUPPORTS_NARROW_BURST=0,C3_S0_AXI_ADDR_WIDTH=32,C3_S0_AXI_ID_WIDTH=4)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb01000001111010110,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=4,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=27,C_DIVCLK_DIVIDE=1)>.

Elaborating module <IBUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=33.75,CLKIN2_PERIOD=33.75,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=4,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=5,CLKOUT5_DIVIDE=27,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=27,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=2500,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b01,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABL
ED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64,C_MCB_USE_EXTERNAL_BUFPLL=1,C_S0_AXI_ENABLE=1,C_S0_AXI_ID_WIDTH=4,C_S0_AXI_ADDR_WIDTH=32,C_S0_AXI_DATA_WIDTH=64,C_S0_AXI_SUPPORTS_READ=1,C_S0_AXI_SUPPORTS_WRITE=1,C_S0_AXI_STRICT_COHERENCY=0,C_S0_AXI_SUPPORTS_NARROW_BURST=0,C_S0_AXI_ENABLE_AP=1,C_S1_AXI_ENABLE=0,C_S1_AXI_ID_WIDTH=4,C_S1_AXI_ADDR_WIDTH=32,C_S1_AXI_DATA_WIDTH=32,C_S1_AXI_SUPPORTS_
READ=0,C_S1_AXI_SUPPORTS_WRITE=0,C_S1_AXI_STRICT_COHERENCY=0,C_S1_AXI_SUPPORTS_NARROW_BURST=1,C_S1_AXI_ENABLE_AP=0,C_S2_AXI_ENABLE=0,C_S2_AXI_ID_WIDTH=4,C_S2_AXI_ADDR_WIDTH=32,C_S2_AXI_DATA_WIDTH=32,C_S2_AXI_SUPPORTS_READ=0,C_S2_AXI_SUPPORTS_WRITE=0,C_S2_AXI_STRICT_COHERENCY=0,C_S2_AXI_SUPPORTS_NARROW_BURST=1,C_S2_AXI_ENABLE_AP=0,C_S3_AXI_ENABLE=0,C_S3_AXI_ID_WIDTH=4,C_S3_AXI_ADDR_WIDTH=32,C_S3_AXI_DATA_WIDTH=32,C_S3_AXI_SUPPORTS_READ=0,C_S3_AXI_SUPPORTS_WRITE=0,C_S3_AXI_STRICT_COHERENCY=0,C_S3_AXI_SUPPORTS_NARROW_BURST=1,C_S3_AXI_ENABLE_AP=0,C_S4_AXI_ENABLE=0,C_S4_AXI_ID_WIDTH=4,C_S4_AXI_ADDR_WIDTH=32,C_S4_AXI_DATA_WIDTH=32,C_S4_AXI_SUPPORTS_READ=0,C_S4_AXI_SUPPORTS_WRITE=0,C_S4_AXI_STRICT_COHERENCY=0,C_S4_AXI_SUPPORTS_NARROW_BURST=1,C_S4_AXI_ENABLE_AP=0,C_S5_AXI_ENABLE=0,C_S5_AXI_ID_WIDTH=4,C_S5_AXI_ADDR_WIDTH=32,C_S5_AXI_DATA_WIDTH=32,C_S5_AXI_SUPPORTS_READ=0,C_S5_AXI_SUPPORTS_WRITE=0,C_S5_AXI_STRICT_COHERENCY=0,C_S5_AXI_SUPPORTS_NARROW_BURST=1,C_S5_AXI_ENABLE_AP=0)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=2500,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DD
R2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64,C_MCB_USE_EXTERNAL_BUFPLL=1,C_S0_AXI_BASEADDR=32'b0,C_S0_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S0_AXI_ENABLE=1,C_S0_AXI_I
D_WIDTH=4,C_S0_AXI_ADDR_WIDTH=32,C_S0_AXI_DATA_WIDTH=64,C_S0_AXI_SUPPORTS_READ=1,C_S0_AXI_SUPPORTS_WRITE=1,C_S0_AXI_SUPPORTS_NARROW_BURST=0,C_S0_AXI_STRICT_COHERENCY=0,C_S0_AXI_ENABLE_AP=1,C_S1_AXI_BASEADDR=32'b0,C_S1_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S1_AXI_ENABLE=0,C_S1_AXI_ID_WIDTH=4,C_S1_AXI_ADDR_WIDTH=32,C_S1_AXI_DATA_WIDTH=32,C_S1_AXI_SUPPORTS_READ=0,C_S1_AXI_SUPPORTS_WRITE=0,C_S1_AXI_SUPPORTS_NARROW_BURST=1,C_S1_AXI_STRICT_COHERENCY=0,C_S1_AXI_ENABLE_AP=0,C_S2_AXI_BASEADDR=32'b0,C_S2_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S2_AXI_ENABLE=0,C_S2_AXI_ID_WIDTH=4,C_S2_AXI_ADDR_WIDTH=32,C_S2_AXI_DATA_WIDTH=32,C_S2_AXI_SUPPORTS_READ=0,C_S2_AXI_SUPPORTS_WRITE=0,C_S2_AXI_SUPPORTS_NARROW_BURST=1,C_S2_AXI_STRICT_COHERENCY=0,C_S2_AXI_ENABLE_AP=0,C_S3_AXI_BASEADDR=32'b0,C_S3_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S3_AXI_ENABLE=0,C_S3_AXI_ID_WIDTH=4,C_S3_AXI_ADDR_WIDTH=32,C_S3_AXI_DATA_WIDTH=32,C_S3_AXI_SUPPORTS_READ=0,C_S3_AXI_SUPPORTS_WRITE=0,C_S3_AXI_SUPPORTS_NARROW_BURS
T=1,C_S3_AXI_STRICT_COHERENCY=0,C_S3_AXI_ENABLE_AP=0,C_S4_AXI_BASEADDR=32'b0,C_S4_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S4_AXI_ENABLE=0,C_S4_AXI_ID_WIDTH=4,C_S4_AXI_ADDR_WIDTH=32,C_S4_AXI_DATA_WIDTH=32,C_S4_AXI_SUPPORTS_READ=0,C_S4_AXI_SUPPORTS_WRITE=0,C_S4_AXI_SUPPORTS_NARROW_BURST=1,C_S4_AXI_STRICT_COHERENCY=0,C_S4_AXI_ENABLE_AP=0,C_S5_AXI_BASEADDR=32'b0,C_S5_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S5_AXI_ENABLE=0,C_S5_AXI_ID_WIDTH=4,C_S5_AXI_ADDR_WIDTH=32,C_S5_AXI_DATA_WIDTH=32,C_S5_AXI_SUPPORTS_READ=0,C_S5_AXI_SUPPORTS_WRITE=0,C_S5_AXI_SUPPORTS_NARROW_BURST=1,C_S5_AXI_STRICT_COHERENCY=0,C_S5_AXI_ENABLE_AP=0)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=2500,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_
DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_M
ASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.
WARNING:HDLCompiler:872 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B64_B64",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=8,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=6,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0110,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="150OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01111,MEM_RCD_VAL=32'sb0110,MEM_REFI_VAL=32'sb0110000010111,MEM_RFC_VAL=32'sb0101100,MEM_RP_VAL=32'sb0110,MEM_WR_VAL=32'sb0110,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIME_SLOT_2=18'b111111111111111000,ARB_TIME_SLO
T_3=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 865: Net <mig_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 866: Net <mig_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 867: Net <mig_p1_cmd_ra[14]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 868: Net <mig_p1_cmd_ba[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 869: Net <mig_p1_cmd_ca[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 871: Net <mig_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 872: Net <mig_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 896: Net <mig_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 945: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 947: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 953: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 955: Net <mig_p4_wr_mask[3]> does not have a driver.

Elaborating module <mcb_ui_top_synch(C_SYNCH_WIDTH=1)>.

Elaborating module <axi_mcb(C_FAMILY="spartan6",C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=64,C_S_AXI_SUPPORTS_READ=1,C_S_AXI_SUPPORTS_WRITE=1,C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_MCB_ADDR_WIDTH=30,C_MCB_DATA_WIDTH=64,C_STRICT_COHERENCY=0,C_ENABLE_AP=1)>.

Elaborating module <axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=66,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb01001101,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=6,C_REG_CONFIG=0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=71,C_REG_CONFIG=0)>.

Elaborating module <axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'sb0,C_REG_CONFIG_W=32'sb0,C_REG_CONFIG_B=32'sb0,C_REG_CONFIG_AR=7,C_REG_CONFIG_R=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=66,C_REG_CONFIG=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb01001101,C_REG_CONFIG=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=6,C_REG_CONFIG=32'sb0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=66,C_REG_CONFIG=7)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=71,C_REG_CONFIG=32'sb0)>.

Elaborating module <axi_mcb_aw_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_AXSIZE=32'sb011,C_STRICT_COHERENCY=0,C_ENABLE_AP=1,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" Line 192: Assignment to awlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" Line 193: Assignment to awcache_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" Line 194: Assignment to awprot_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" Line 195: Assignment to awqos_i ignored, since the identifier is never used

Elaborating module <axi_mcb_cmd_translator(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_AXSIZE=32'sb011,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_translator.v" Line 139: Assignment to wrap_cmd_bl_d1 ignored, since the identifier is never used

Elaborating module <axi_mcb_incr_cmd(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_AXSIZE=32'sb011)>.

Elaborating module <axi_mcb_wrap_cmd(C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=64,C_PL_CMD_BL_SECOND=1)>.

Elaborating module <axi_mcb_cmd_fsm>.

Elaborating module <axi_mcb_w_channel(C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_PL_W_COMPLETE=32'sb0,C_PL_WHANDSHAKE=32'sb0,C_PL_WR_FULL=1)>.

Elaborating module <axi_mcb_b_channel(C_ID_WIDTH=4,C_STRICT_COHERENCY=0)>.

Elaborating module <axi_mcb_simple_fifo(C_WIDTH=4,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <axi_mcb_ar_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_MCB_ADDR_WIDTH=30,C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_AXSIZE=32'sb011,C_ENABLE_AP=1,C_PL_CMD_BL_SECOND=1)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" Line 170: Assignment to arlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" Line 171: Assignment to arcache_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" Line 172: Assignment to arprot_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" Line 173: Assignment to arqos_i ignored, since the identifier is never used

Elaborating module <axi_mcb_r_channel(C_ID_WIDTH=4,C_DATA_WIDTH=64,C_CNT_WIDTH=4,C_PL_RD_EMPTY=32'sb0)>.

Elaborating module <axi_mcb_simple_fifo(C_WIDTH=10,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <axi_mcb_cmd_arbiter(C_MCB_ADDR_WIDTH=30)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 868: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 869: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 870: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 871: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 872: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 880: Assignment to p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 881: Assignment to p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 886: Assignment to p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 887: Assignment to p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 888: Assignment to p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 889: Assignment to p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 890: Assignment to p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 893: Assignment to p0_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 894: Assignment to p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 895: Assignment to p0_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 896: Assignment to p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 897: Assignment to p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 898: Assignment to p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 905: Assignment to p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 906: Assignment to p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 911: Assignment to p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 912: Assignment to p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 913: Assignment to p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 914: Assignment to p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 915: Assignment to p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 918: Assignment to p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 919: Assignment to p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 920: Assignment to p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 921: Assignment to p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 922: Assignment to p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 923: Assignment to p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 930: Assignment to p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 931: Assignment to p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 936: Assignment to p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 937: Assignment to p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 938: Assignment to p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 939: Assignment to p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 940: Assignment to p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 943: Assignment to p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 944: Assignment to p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 945: Assignment to p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 946: Assignment to p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 947: Assignment to p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 948: Assignment to p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 955: Assignment to p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 956: Assignment to p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 961: Assignment to p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 962: Assignment to p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 963: Assignment to p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 964: Assignment to p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 965: Assignment to p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 968: Assignment to p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 969: Assignment to p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 970: Assignment to p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 971: Assignment to p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 972: Assignment to p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 973: Assignment to p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 980: Assignment to p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 981: Assignment to p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 986: Assignment to p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 987: Assignment to p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 988: Assignment to p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 989: Assignment to p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 990: Assignment to p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 993: Assignment to p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 994: Assignment to p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 995: Assignment to p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 996: Assignment to p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 997: Assignment to p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 998: Assignment to p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1005: Assignment to p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1006: Assignment to p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1011: Assignment to p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1012: Assignment to p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1013: Assignment to p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1014: Assignment to p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1015: Assignment to p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1018: Assignment to p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1019: Assignment to p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1020: Assignment to p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1021: Assignment to p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1022: Assignment to p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1023: Assignment to p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1065: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1066: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1068: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1069: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1070: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1071: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 1072: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 539: Net <p0_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 540: Net <p0_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 541: Net <p0_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 542: Net <p0_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 543: Net <p0_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 546: Net <p0_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 547: Net <p0_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 548: Net <p0_wr_mask[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 549: Net <p0_wr_data[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 555: Net <p0_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 556: Net <p0_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 564: Net <p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 565: Net <p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 566: Net <p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 567: Net <p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 568: Net <p1_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 571: Net <p1_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 572: Net <p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 573: Net <p1_wr_mask[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 574: Net <p1_wr_data[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 580: Net <p1_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 581: Net <p1_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 589: Net <p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 590: Net <p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 591: Net <p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 592: Net <p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 593: Net <p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 596: Net <p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 597: Net <p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 598: Net <p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 599: Net <p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 605: Net <p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 606: Net <p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 614: Net <p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 615: Net <p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 616: Net <p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 617: Net <p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 618: Net <p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 621: Net <p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 622: Net <p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 623: Net <p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 624: Net <p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 630: Net <p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 631: Net <p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 639: Net <p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 640: Net <p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 641: Net <p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 642: Net <p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 643: Net <p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 646: Net <p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 647: Net <p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 648: Net <p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 649: Net <p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 655: Net <p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 656: Net <p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 664: Net <p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 665: Net <p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 666: Net <p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 667: Net <p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 668: Net <p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 671: Net <p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 672: Net <p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 673: Net <p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 674: Net <p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 680: Net <p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" Line 681: Net <p5_rd_en> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 773: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 844: Assignment to c3_s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 849: Assignment to c3_s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 850: Assignment to c3_s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 851: Assignment to c3_s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 852: Assignment to c3_s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 864: Assignment to c3_s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 865: Assignment to c3_s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 866: Assignment to c3_s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 867: Assignment to c3_s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 868: Assignment to c3_s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 869: Assignment to c3_s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 886: Assignment to c3_s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 891: Assignment to c3_s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 892: Assignment to c3_s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 893: Assignment to c3_s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 894: Assignment to c3_s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 906: Assignment to c3_s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 907: Assignment to c3_s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 908: Assignment to c3_s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 909: Assignment to c3_s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 910: Assignment to c3_s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 911: Assignment to c3_s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 928: Assignment to c3_s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 933: Assignment to c3_s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 934: Assignment to c3_s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 935: Assignment to c3_s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 936: Assignment to c3_s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 948: Assignment to c3_s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 949: Assignment to c3_s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 950: Assignment to c3_s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 951: Assignment to c3_s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 952: Assignment to c3_s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 953: Assignment to c3_s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 970: Assignment to c3_s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 975: Assignment to c3_s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 976: Assignment to c3_s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 977: Assignment to c3_s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 978: Assignment to c3_s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 990: Assignment to c3_s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 991: Assignment to c3_s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 992: Assignment to c3_s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 993: Assignment to c3_s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 994: Assignment to c3_s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 995: Assignment to c3_s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1012: Assignment to c3_s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1017: Assignment to c3_s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1018: Assignment to c3_s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1019: Assignment to c3_s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1020: Assignment to c3_s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1032: Assignment to c3_s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1033: Assignment to c3_s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1034: Assignment to c3_s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1035: Assignment to c3_s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1036: Assignment to c3_s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 1037: Assignment to c3_s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 350: Net <c3_s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 351: Net <c3_s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 352: Net <c3_s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 353: Net <c3_s1_axi_awaddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 354: Net <c3_s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 355: Net <c3_s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 356: Net <c3_s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 357: Net <c3_s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 358: Net <c3_s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 359: Net <c3_s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 360: Net <c3_s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 361: Net <c3_s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 363: Net <c3_s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 364: Net <c3_s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 365: Net <c3_s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 366: Net <c3_s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 372: Net <c3_s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 373: Net <c3_s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 374: Net <c3_s1_axi_araddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 375: Net <c3_s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 376: Net <c3_s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 377: Net <c3_s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 378: Net <c3_s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 379: Net <c3_s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 380: Net <c3_s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 381: Net <c3_s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 382: Net <c3_s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 389: Net <c3_s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 390: Net <c3_s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 391: Net <c3_s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 392: Net <c3_s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 393: Net <c3_s2_axi_awaddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 394: Net <c3_s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 395: Net <c3_s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 396: Net <c3_s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 397: Net <c3_s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 398: Net <c3_s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 399: Net <c3_s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 400: Net <c3_s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 401: Net <c3_s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 403: Net <c3_s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 404: Net <c3_s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 405: Net <c3_s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 406: Net <c3_s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 412: Net <c3_s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 413: Net <c3_s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 414: Net <c3_s2_axi_araddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 415: Net <c3_s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 416: Net <c3_s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 417: Net <c3_s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 418: Net <c3_s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 419: Net <c3_s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 420: Net <c3_s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 421: Net <c3_s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 422: Net <c3_s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 429: Net <c3_s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 430: Net <c3_s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 431: Net <c3_s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 432: Net <c3_s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 433: Net <c3_s3_axi_awaddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 434: Net <c3_s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 435: Net <c3_s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 436: Net <c3_s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 437: Net <c3_s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 438: Net <c3_s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 439: Net <c3_s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 440: Net <c3_s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 441: Net <c3_s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 443: Net <c3_s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 444: Net <c3_s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 445: Net <c3_s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 446: Net <c3_s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 452: Net <c3_s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 453: Net <c3_s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 454: Net <c3_s3_axi_araddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 455: Net <c3_s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 456: Net <c3_s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 457: Net <c3_s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 458: Net <c3_s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 459: Net <c3_s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 460: Net <c3_s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 461: Net <c3_s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 462: Net <c3_s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 469: Net <c3_s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 470: Net <c3_s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 471: Net <c3_s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 472: Net <c3_s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 473: Net <c3_s4_axi_awaddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 474: Net <c3_s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 475: Net <c3_s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 476: Net <c3_s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 477: Net <c3_s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 478: Net <c3_s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 479: Net <c3_s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 480: Net <c3_s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 481: Net <c3_s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 483: Net <c3_s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 484: Net <c3_s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 485: Net <c3_s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 486: Net <c3_s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 492: Net <c3_s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 493: Net <c3_s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 494: Net <c3_s4_axi_araddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 495: Net <c3_s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 496: Net <c3_s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 497: Net <c3_s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 498: Net <c3_s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 499: Net <c3_s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 500: Net <c3_s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 501: Net <c3_s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 502: Net <c3_s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 509: Net <c3_s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 510: Net <c3_s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 511: Net <c3_s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 512: Net <c3_s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 513: Net <c3_s5_axi_awaddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 514: Net <c3_s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 515: Net <c3_s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 516: Net <c3_s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 517: Net <c3_s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 518: Net <c3_s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 519: Net <c3_s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 520: Net <c3_s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 521: Net <c3_s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 523: Net <c3_s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 524: Net <c3_s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 525: Net <c3_s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 526: Net <c3_s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 532: Net <c3_s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 533: Net <c3_s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 534: Net <c3_s5_axi_araddr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 535: Net <c3_s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 536: Net <c3_s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 537: Net <c3_s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 538: Net <c3_s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 539: Net <c3_s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 540: Net <c3_s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 541: Net <c3_s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 542: Net <c3_s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" Line 549: Net <c3_s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:189 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 479: Size mismatch in connection of port <c3_s0_axi_awlock>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 490: Size mismatch in connection of port <c3_s0_axi_bid>. Formal port size is 4-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 491: Assignment to mem_wid ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 500: Size mismatch in connection of port <c3_s0_axi_arlock>. Formal port size is 1-bit while actual signal size is 2-bit.

Elaborating module <video_ctrl_1080x1920>.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\video_ctrl_1080x1920.v" Line 48: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\video_ctrl_1080x1920.v" Line 77: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <disp_clk_crm>.

Elaborating module <disp_clk_wizard>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2,CLKFX_DIVIDE=24,CLKFX_MULTIPLY=155,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE",CLKIN_PERIOD=41.666,CLKFX_MD_MAX=0.0)>.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 108: Assignment to clkfx180_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 109: Assignment to clkfxdv_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 114: Assignment to progdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 118: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 112: Net <PROGDATA> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v" Line 113: Net <PROGEN> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 538: Assignment to disp_clk_ok ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",SRTYPE="ASYNC")>.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 217: Net <mem_rid[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 229: Net <sync_err> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 230: Net <rd_underrun> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 231: Net <wr_ovfl> does not have a driver.
WARNING:HDLCompiler:552 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" Line 514: Input port fhd is not connected on this instance
WARNING:Xst:2972 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 295. All outputs of instance <bus_sync> of block <reset_sync> are unconnected in block <sp605_ddr_test>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sp605_ddr_test>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 2500
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
        C3_S0_AXI_STRICT_COHERENCY = 0
        C3_S0_AXI_ENABLE_AP = 1
        C3_S0_AXI_DATA_WIDTH = 32
        C3_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C3_S0_AXI_ADDR_WIDTH = 32
        C3_S0_AXI_ID_WIDTH = 4
        C3_S0_AXI_SUPPORTS_READ = 1
        C3_S0_AXI_SUPPORTS_WRITE = 1
        C3_S0_AXI_ENABLE = 1
WARNING:Xst:2898 - Port 'fhd', unconnected in block instance 'video_ctrl_o_i', is tied to GND.
WARNING:Xst:2898 - Port 'hd', unconnected in block instance 'video_ctrl_o_i', is tied to GND.
WARNING:Xst:2898 - Port 'sd480p', unconnected in block instance 'video_ctrl_o_i', is tied to GND.
WARNING:Xst:2898 - Port 'sd576p', unconnected in block instance 'video_ctrl_o_i', is tied to GND.
WARNING:Xst:647 - Input <SPI_CS1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 295: Output port <reset_out> of the instance <bus_sync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 368: Output port <M_AXI_wid> of the instance <mem_rw_test_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 436: Output port <c3_s0_axi_wid> of the instance <u_mig_39_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <next_x> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <next_y> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <hcnt> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <vcnt> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <hsync_n_ahead> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <is_next_pixel_active> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 514: Output port <y_valid> of the instance <video_ctrl_o_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\sp605_ddr_test.v" line 531: Output port <disp_clk_ok> of the instance <disp_clk_crm_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_rid<5:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sync_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_ovfl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <dser_cnt>.
    Found 1-bit register for signal <Init_Done>.
    Found 16-bit register for signal <ddr_ok_cnt>.
    Found 3-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <rgb_hsync>.
    Found 1-bit register for signal <rgb_vsync>.
    Found 1-bit register for signal <rgb_de>.
    Found 8-bit adder for signal <dser_cnt[7]_GND_1_o_add_5_OUT> created at line 298.
    Found 16-bit adder for signal <ddr_ok_cnt[15]_GND_1_o_add_10_OUT> created at line 353.
    WARNING:Xst:2404 -  FFs/Latches <rgb_pdata<1:16>> (without init value) have a constant value of 0 in block <sp605_ddr_test>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_pdata<16:23>> (without init value) have a constant value of 1 in block <sp605_ddr_test>.
    WARNING:Xst:2404 -  FFs/Latches <mcu_irq<0:0>> (without init value) have a constant value of 0 in block <sp605_ddr_test>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sp605_ddr_test> synthesized.

Synthesizing Unit <top_nto1_pll_diff_rx>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v".
        S = 7
        D = 8
        DS = 55
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" line 93: Output port <datain> of the instance <inst_clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" line 93: Output port <rx_pll_lckd> of the instance <inst_clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" line 93: Output port <rx_pllout_xs> of the instance <inst_clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\top_nto1_pll_diff_rx.v" line 119: Output port <debug> of the instance <inst_datain> is unconnected or connected to loadless signal.
    Found 56-bit register for signal <rxr>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <top_nto1_pll_diff_rx> synthesized.

Synthesizing Unit <serdes_1_to_n_clk_pll_s8_diff>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\serdes_1_to_n_clk_pll_s8_diff.v".
        S = 7
        BS = "TRUE"
        PLLX = 7
        PLLD = 1
        CLKIN_PERIOD = 12.500000
        DIFF_TERM = "TRUE"
        RX_SWAP_CLK = 1'b0
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <cal_clk>.
    Found 1-bit register for signal <rst_clk>.
    Found 1-bit register for signal <bslip>.
    Found 1-bit register for signal <bitslip_int>.
    Found 12-bit register for signal <counter>.
    Found 1-bit register for signal <flag1>.
    Found 1-bit register for signal <flag2>.
    Found 3-bit register for signal <count>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <busyd>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 27                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | rx_bufg_pll_x1 (rising_edge)                   |
    | Reset              | not_rx_bufpll_lckd (positive)                  |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <counter[11]_GND_3_o_add_4_OUT> created at line 149.
    Found 3-bit adder for signal <count[2]_GND_3_o_add_24_OUT> created at line 196.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_n_clk_pll_s8_diff> synthesized.

Synthesizing Unit <serdes_1_to_n_data_s8_diff>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\serdes_1_to_n_data_s8_diff.v".
        S = 7
        D = 8
        DIFF_TERM = "TRUE"
        DATA_STRIPING = "PER_CHANL"
        RX_SWAP_MASK = 8'b00000000
    Summary:
	no macro.
Unit <serdes_1_to_n_data_s8_diff> synthesized.

Synthesizing Unit <phase_detector>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\lvds\phase_detector.v".
        D = 8
    Found 12-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <mux>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <inc_data_int>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 8-bit register for signal <ce_data>.
    Found 8-bit register for signal <inc_data_int_d>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <counter[11]_GND_16_o_add_5_OUT> created at line 130.
    Found 5-bit adder for signal <pdcounter[4]_GND_16_o_add_48_OUT> created at line 244.
    Found 5-bit adder for signal <pdcounter[4]_PWR_15_o_add_50_OUT> created at line 247.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phase_detector> synthesized.

Synthesizing Unit <reset_sync>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\reset_sync.v".
    Set property "ASYNC_REG = TRUE" for signal <reset_int>.
    Set property "ASYNC_REG = TRUE" for signal <reset_out_tmp>.
    Found 1-bit register for signal <reset_out_tmp>.
    Found 1-bit register for signal <reset_int>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal reset_int may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_sync> synthesized.

Synthesizing Unit <mem_rw_test>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\mem_rw_test.v".
        USR_CLK = 32'b00001001111101000011011111000000
        WIDTH = 64
        X_RES = 1920
        Y_RES = 1080
        DDR_BASE = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <M_AXI_bid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_rid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_bvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_rlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_rvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\mem_rw_test.v" line 143: Output port <space> of the instance <wr_fifo_i> is unconnected or connected to loadless signal.
    Found 64-bit register for signal <wr_dat>.
    Found 3-bit register for signal <Init_done_dl>.
    Found 2-bit register for signal <wr_vld_cn>.
    Found 1-bit register for signal <wr_st>.
    Found 9-bit register for signal <wr_issue_cn>.
    Found 32-bit register for signal <wr_addr>.
    Found 32-bit register for signal <rd_addr>.
    Found 8-bit register for signal <wr_cn>.
    Found 2-bit adder for signal <wr_vld_cn[1]_GND_25_o_add_20_OUT> created at line 125.
    Found 8-bit adder for signal <wr_cn[7]_GND_25_o_add_22_OUT> created at line 130.
    Found 64-bit adder for signal <wr_dat[63]_GND_25_o_add_25_OUT> created at line 135.
    Found 9-bit adder for signal <wr_issue_cn[8]_GND_25_o_add_43_OUT> created at line 178.
    Found 32-bit adder for signal <wr_addr[31]_GND_25_o_add_53_OUT> created at line 203.
    Found 32-bit adder for signal <rd_addr[31]_GND_25_o_add_61_OUT> created at line 220.
    Found 8-bit comparator greater for signal <wr_cn[7]_GND_25_o_LessThan_22_o> created at line 129
    Found 64-bit comparator greater for signal <wr_dat[63]_GND_25_o_LessThan_25_o> created at line 134
    Found 18-bit comparator greater for signal <GND_25_o_wr_occu[17]_LessThan_41_o> created at line 170
    Found 9-bit comparator greater for signal <wr_issue_cn[8]_GND_25_o_LessThan_43_o> created at line 177
    Found 32-bit comparator lessequal for signal <n0056> created at line 200
    Found 32-bit comparator lessequal for signal <n0065> created at line 217
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 151 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <mem_rw_test> synthesized.

Synthesizing Unit <axi_fifo>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v".
        WIDTH = 65
        SIZE = 8
    Set property "equivalent_register_removal = no" for signal <empty_reg>.
    Set property "KEEP = TRUE" for signal <empty_reg>.
    Set property "equivalent_register_removal = no" for signal <full_reg>.
    Set property "KEEP = TRUE" for signal <full_reg>.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\axi_fifo.v" line 66: Output port <doa> of the instance <ram> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <read_state>.
    Found 8-bit register for signal <rd_addr>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 18-bit register for signal <space>.
    Found 18-bit register for signal <occupied>.
    Found 8-bit register for signal <wr_addr>.
    Found finite state machine <FSM_2> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit subtractor for signal <space[17]_GND_26_o_sub_32_OUT> created at line 156.
    Found 18-bit subtractor for signal <occupied[17]_GND_26_o_sub_39_OUT> created at line 164.
    Found 8-bit adder for signal <wr_addr[7]_GND_26_o_add_1_OUT> created at line 63.
    Found 8-bit adder for signal <rd_addr[7]_GND_26_o_add_12_OUT> created at line 120.
    Found 18-bit adder for signal <space[17]_GND_26_o_add_30_OUT> created at line 154.
    Found 18-bit adder for signal <occupied[17]_GND_26_o_add_39_OUT> created at line 166.
    Found 8-bit subtractor for signal <dont_write_past_me> created at line 123.
    Found 8-bit comparator equal for signal <rd_addr[7]_wr_addr[7]_equal_11_o> created at line 111
    Found 8-bit comparator equal for signal <becoming_full> created at line 124
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_fifo> synthesized.

Synthesizing Unit <ram_2port>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\ram_2port.v".
        DWIDTH = 65
        AWIDTH = 8
    Found 256x65-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 65-bit register for signal <dob>.
    Found 65-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred 130 D-type flip-flop(s).
Unit <ram_2port> synthesized.

Synthesizing Unit <mig_39_2>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v".
        C3_P0_MASK_SIZE = 8
        C3_P0_DATA_PORT_SIZE = 64
        C3_P1_MASK_SIZE = 8
        C3_P1_DATA_PORT_SIZE = 64
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 2500
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
        C3_S0_AXI_STRICT_COHERENCY = 0
        C3_S0_AXI_ENABLE_AP = 1
        C3_S0_AXI_DATA_WIDTH = 64
        C3_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C3_S0_AXI_ADDR_WIDTH = 32
        C3_S0_AXI_ID_WIDTH = 4
        C3_S0_AXI_SUPPORTS_READ = 1
        C3_S0_AXI_SUPPORTS_WRITE = 1
        C3_S0_AXI_ENABLE = 1
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_bid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_bresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_rid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_rdata> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_rresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_bid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_bresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_rid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_rdata> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_rresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_bid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_bresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_rid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_rdata> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_rresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_bid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_bresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_rid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_rdata> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_rresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_bid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_bresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_rid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_rdata> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_rresp> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_awready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_wready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_bvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_arready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_rlast> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s1_axi_rvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_awready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_wready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_bvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_arready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_rlast> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s2_axi_rvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_awready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_wready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_bvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_arready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_rlast> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s3_axi_rvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_awready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_wready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_bvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_arready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_rlast> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s4_axi_rvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_awready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_wready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_bvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_arready> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_rlast> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mig_39_2.v" line 743: Output port <s5_axi_rvalid> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_s0_axi_wid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_39_2> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\infrastructure.v".
        C_INCLK_PERIOD = 33750
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 4
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 27
        C_DIVCLK_DIVIDE = 1
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <ipu_rst_sync_r>.
    Set property "syn_maxfan = 10" for signal <disp_rst_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <ipu_rst_sync_r>.
    Found 25-bit register for signal <disp_rst_sync_r>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  77 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v".
        C_MEMCLK_PERIOD = 2500
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_PORT_ENABLE = 6'b000001
        C_PORT_CONFIG = "B64_B64"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_ENABLE = 1
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 32
        C_S0_AXI_DATA_WIDTH = 64
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C_S0_AXI_STRICT_COHERENCY = 0
        C_S0_AXI_ENABLE_AP = 1
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 32
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 0
        C_S1_AXI_SUPPORTS_WRITE = 0
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_STRICT_COHERENCY = 0
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 32
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 0
        C_S2_AXI_SUPPORTS_WRITE = 0
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_STRICT_COHERENCY = 0
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 32
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 0
        C_S3_AXI_SUPPORTS_WRITE = 0
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_STRICT_COHERENCY = 0
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 32
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 0
        C_S4_AXI_SUPPORTS_WRITE = 0
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_STRICT_COHERENCY = 0
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 32
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 0
        C_S5_AXI_SUPPORTS_WRITE = 0
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_STRICT_COHERENCY = 0
        C_S5_AXI_ENABLE_AP = 0
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_wr_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_count> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p0_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p1_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p2_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p3_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p4_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_cmd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_cmd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_wr_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_wr_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_wr_underrun> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_wr_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_full> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_empty> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_overflow> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <p5_rd_error> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\memc_wrapper.v" line 860: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <p0_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_ui_top.v".
        C_MEMCLK_PERIOD = 2500
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S0_AXI_ENABLE = 1
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 32
        C_S0_AXI_DATA_WIDTH = 64
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 0
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 0
        C_S0_AXI_ENABLE_AP = 1
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 32
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 0
        C_S1_AXI_SUPPORTS_WRITE = 0
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 0
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 32
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 0
        C_S2_AXI_SUPPORTS_WRITE = 0
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 0
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 32
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 0
        C_S3_AXI_SUPPORTS_WRITE = 0
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 0
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 32
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 0
        C_S4_AXI_SUPPORTS_WRITE = 0
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 0
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 32
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 0
        C_S5_AXI_SUPPORTS_WRITE = 0
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 0
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p0_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p0_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 2500
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ra> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ba> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ca> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR3"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 431: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 448: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_3> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 136                                            |
    | Inputs             | 27                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 415.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 417.
    Found 7-bit subtractor for signal <GND_40_o_GND_40_o_sub_67_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_40_o_GND_40_o_sub_102_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_40_o_sub_233_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_40_o_add_12_OUT> created at line 495.
    Found 10-bit adder for signal <RstCounter[9]_GND_40_o_add_16_OUT> created at line 552.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_40_o_add_24_OUT> created at line 601.
    Found 8-bit adder for signal <WaitTimer[7]_GND_40_o_add_41_OUT> created at line 749.
    Found 6-bit adder for signal <count[5]_GND_40_o_add_50_OUT> created at line 772.
    Found 6-bit adder for signal <P_Term[5]_GND_40_o_add_65_OUT> created at line 942.
    Found 10-bit adder for signal <n0710[9:0]> created at line 480.
    Found 11-bit adder for signal <n0713[10:0]> created at line 480.
    Found 12-bit adder for signal <n0716[11:0]> created at line 480.
    Found 7-bit adder for signal <N_Term[6]_GND_40_o_add_79_OUT> created at line 992.
    Found 8-bit adder for signal <n0736[7:0]> created at line 480.
    Found 9-bit adder for signal <n0739[8:0]> created at line 480.
    Found 10-bit adder for signal <n0742[9:0]> created at line 480.
    Found 11-bit adder for signal <n0745[10:0]> created at line 480.
    Found 12-bit adder for signal <n0748[11:0]> created at line 480.
    Found 10-bit adder for signal <n0760[9:0]> created at line 480.
    Found 11-bit adder for signal <n0763[10:0]> created at line 480.
    Found 12-bit adder for signal <n0766[11:0]> created at line 480.
    Found 13-bit adder for signal <n0769[12:0]> created at line 480.
    Found 14-bit adder for signal <n0772[13:0]> created at line 480.
    Found 10-bit adder for signal <n0778> created at line 480.
    Found 8-bit adder for signal <counter_inc[7]_GND_40_o_add_215_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_40_o_add_218_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_40_o_add_229_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0872> created at line 480.
    Found 15-bit adder for signal <n0478> created at line 480.
    Found 13-bit adder for signal <_n0876> created at line 480.
    Found 13-bit adder for signal <n0486> created at line 480.
    Found 13-bit adder for signal <_n0878> created at line 480.
    Found 13-bit adder for signal <n0468> created at line 480.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 792.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_38_o_LessThan_16_o> created at line 550
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 760
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 761
    Found 6-bit comparator equal for signal <n0151> created at line 1008
    Found 7-bit comparator equal for signal <n0160> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_38_o_LessThan_193_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_199_o> created at line 1444
    Found 8-bit comparator greater for signal <n0241> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_203_o> created at line 1449
    Found 8-bit comparator greater for signal <n0245> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0259> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_231_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0277> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_41_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_42_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <mcb_ui_top_synch>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\mcb_ui_top_synch.v".
        C_SYNCH_WIDTH = 1
    Set property "shreg_extract = no" for signal <synch_d1>.
    Set property "shreg_extract = no" for signal <synch_d2>.
    Found 1-bit register for signal <synch_d2>.
    Found 1-bit register for signal <synch_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mcb_ui_top_synch> synthesized.

Synthesizing Unit <axi_mcb>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v".
        C_FAMILY = "spartan6"
        C_S_AXI_ID_WIDTH = 4
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 64
        C_S_AXI_SUPPORTS_READ = 1
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 0
        C_S_AXI_REG_EN1 = 4096
        C_MCB_ADDR_WIDTH = 30
        C_MCB_DATA_WIDTH = 64
        C_STRICT_COHERENCY = 0
        C_ENABLE_AP = 1
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_WID> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 520: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_WID> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb.v" line 793: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_mcb> synthesized.

Synthesizing Unit <axi_register_slice_1>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 4
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 64
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 0
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 66
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 77
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 6
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 71
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <axi_register_slice_2>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 4
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 64
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 7
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 66
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <axic_register_slice_6>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 77
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_6> synthesized.

Synthesizing Unit <axic_register_slice_7>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 6
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_7> synthesized.

Synthesizing Unit <axic_register_slice_8>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 66
        C_REG_CONFIG = 7
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 66-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axic_register_slice_8> synthesized.

Synthesizing Unit <axic_register_slice_9>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 71
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_9> synthesized.

Synthesizing Unit <axi_mcb_aw_channel>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v".
        C_ID_WIDTH = 4
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_AXSIZE = 3
        C_STRICT_COHERENCY = 0
        C_ENABLE_AP = 1
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_aw_channel.v" line 227: Output port <r_push> of the instance <aw_axi_mcb_cmd_fsm_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <w_trans_cnt_full_r>.
    Found 3-bit register for signal <w_trans_cnt>.
    Found 3-bit subtractor for signal <w_trans_cnt[2]_GND_91_o_sub_14_OUT> created at line 256.
    Found 3-bit adder for signal <w_trans_cnt[2]_GND_91_o_add_12_OUT> created at line 254.
    Found 3-bit comparator greater for signal <n0018> created at line 263
    Found 3-bit comparator greater for signal <GND_91_o_w_trans_cnt[2]_LessThan_22_o> created at line 277
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <axi_mcb_aw_channel> synthesized.

Synthesizing Unit <axi_mcb_cmd_translator>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_translator.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_AXSIZE = 3
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <axburst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <axburst_d1<1>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_cmd_translator> synthesized.

Synthesizing Unit <axi_mcb_incr_cmd>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_incr_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_AXSIZE = 3
WARNING:Xst:647 - Input <axaddr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <axlen_cnt_not_zero>.
    Found 1-bit register for signal <sel_first>.
    Found 5-bit register for signal <axaddr_cnt>.
    Found 4-bit subtractor for signal <axlen_msb_cnt[3]_GND_93_o_sub_16_OUT> created at line 164.
    Found 5-bit adder for signal <axaddr_cnt[4]_GND_93_o_add_5_OUT> created at line 146.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_mcb_incr_cmd> synthesized.

Synthesizing Unit <axi_mcb_wrap_cmd>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_wrap_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 64
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <axaddr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axlen<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 4-bit register for signal <PL_CMD_BL_SECOND.cmd_bl_second_r>.
    Found 4-bit subtractor for signal <cmd_bl_second_ns> created at line 169.
    Found 30-bit shifter logical left for signal <GND_94_o_axsize[2]_shift_left_3_OUT> created at line 159
    Found 56-bit shifter logical right for signal <n0043> created at line 162
    Found 4-bit comparator greater for signal <GND_94_o_axaddr_offset[3]_LessThan_18_o> created at line 185
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <axi_mcb_wrap_cmd> synthesized.

Synthesizing Unit <axi_mcb_cmd_fsm>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_fsm.v".
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State 111 is never reached in FSM <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <axi_mcb_cmd_fsm> synthesized.

Synthesizing Unit <axi_mcb_w_channel>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_w_channel.v".
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_PL_WR_FULL = 1
        C_PL_WHANDSHAKE = 0
        C_PL_W_COMPLETE = 0
WARNING:Xst:647 - Input <wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_underrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <PL_WR_FULL.wready_r>.
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <subburst_last>.
    Found 7-bit register for signal <PL_WR_FULL.wr_count_d1>.
    Found 4-bit subtractor for signal <cnt[3]_GND_96_o_sub_8_OUT> created at line 192.
    Found 7-bit comparator lessequal for signal <PL_WR_FULL.wr_afull_ns> created at line 147
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_mcb_w_channel> synthesized.

Synthesizing Unit <axi_mcb_b_channel>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_b_channel.v".
        C_ID_WIDTH = 4
        C_STRICT_COHERENCY = 0
WARNING:Xst:647 - Input <mcb_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_b_channel.v" line 178: Output port <a_full> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_b_channel.v" line 178: Output port <a_empty> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bvalid_i>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_mcb_b_channel> synthesized.

Synthesizing Unit <axi_mcb_simple_fifo_1>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_simple_fifo.v".
        C_WIDTH = 4
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 1-bit register for signal <full_r>.
    Found 1-bit register for signal <empty_r>.
    Found 16-bit register for signal <n0027[15:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_98_o_sub_6_OUT> created at line 127.
    Found 2-bit adder for signal <cnt_read[1]_GND_98_o_add_4_OUT> created at line 126.
    Found 4-bit 4-to-1 multiplexer for signal <dout> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_mcb_simple_fifo_1> synthesized.

Synthesizing Unit <axi_mcb_ar_channel>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v".
        C_ID_WIDTH = 4
        C_AXI_ADDR_WIDTH = 32
        C_MCB_ADDR_WIDTH = 30
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_AXSIZE = 3
        C_ENABLE_AP = 1
        C_PL_CMD_BL_SECOND = 1
WARNING:Xst:647 - Input <arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_ar_channel.v" line 205: Output port <b_push> of the instance <ar_axi_mcb_cmd_fsm_0> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <axi_mcb_ar_channel> synthesized.

Synthesizing Unit <axi_mcb_r_channel>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_r_channel.v".
        C_ID_WIDTH = 4
        C_DATA_WIDTH = 64
        C_CNT_WIDTH = 4
        C_PL_RD_EMPTY = 0
    Set property "KEEP = TRUE" for signal <done>.
    Set property "syn_keep = 1" for signal <done>.
WARNING:Xst:647 - Input <rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_r_channel.v" line 190: Output port <a_empty> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cnt_is_zero>.
    Found 1-bit register for signal <sel_first>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit subtractor for signal <rcnt[3]_GND_100_o_sub_9_OUT> created at line 215.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_mcb_r_channel> synthesized.

Synthesizing Unit <axi_mcb_simple_fifo_2>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_simple_fifo.v".
        C_WIDTH = 10
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 1-bit register for signal <full_r>.
    Found 1-bit register for signal <empty_r>.
    Found 40-bit register for signal <n0027[39:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_101_o_sub_6_OUT> created at line 127.
    Found 2-bit adder for signal <cnt_read[1]_GND_101_o_add_4_OUT> created at line 126.
    Found 10-bit 4-to-1 multiplexer for signal <dout> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_mcb_simple_fifo_2> synthesized.

Synthesizing Unit <axi_mcb_cmd_arbiter>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\mig_39_2\user_design\rtl\axi\axi_mcb_cmd_arbiter.v".
        C_MCB_ADDR_WIDTH = 30
    Found 1-bit register for signal <READ_PRIORITY_REG.wr_cmd_en_last>.
    Found 1-bit register for signal <READ_PRIORITY_REG.rnw_i>.
    Found 1-bit register for signal <READ_PRIORITY_REG.rd_cmd_en_last>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_mcb_cmd_arbiter> synthesized.

Synthesizing Unit <video_ctrl_1080x1920>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\vctrl\video_ctrl_1080x1920.v".
WARNING:Xst:647 - Input <fhd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sd480p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sd576p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <vcnt>.
    Found 13-bit register for signal <next_x>.
    Found 13-bit register for signal <next_y>.
    Found 13-bit register for signal <hcnt>.
    Found 1-bit register for signal <hsync_n>.
    Found 1-bit register for signal <hsync_n_ahead>.
    Found 1-bit register for signal <vsync_n>.
    Found 1-bit register for signal <is_next_pixel_active>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <y_valid>.
    Found 13-bit adder for signal <hcnt[12]_GND_105_o_add_20_OUT> created at line 48.
    Found 13-bit adder for signal <vcnt[12]_GND_105_o_add_36_OUT> created at line 77.
    Found 13-bit adder for signal <next_x[12]_GND_105_o_add_53_OUT> created at line 114.
    Found 13-bit adder for signal <next_y[12]_GND_105_o_add_58_OUT> created at line 119.
    Found 32-bit comparator greater for signal <GND_105_o_GND_105_o_LessThan_20_o> created at line 47
    Found 32-bit comparator greater for signal <GND_105_o_GND_105_o_LessThan_36_o> created at line 76
    Found 13-bit comparator greater for signal <n0046> created at line 95
    Found 32-bit comparator greater for signal <GND_105_o_GND_105_o_LessThan_53_o> created at line 111
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <video_ctrl_1080x1920> synthesized.

Synthesizing Unit <disp_clk_crm>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\accel_2d\disp_clk_crm.v".
    Found 1-bit register for signal <clocks_ready>.
    Found 16-bit register for signal <clocks_ready_count>.
    Found 16-bit adder for signal <clocks_ready_count[15]_GND_106_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <disp_clk_crm> synthesized.

Synthesizing Unit <disp_clk_wizard>.
    Related source file is "D:\work\hdmi_mipi_7inch\target_60Hz_public\mipi7inch\fpga_example\lvds_rx\sp605_ddr_test\ddr_test\ipcore_dir\disp_clk_wizard.v".
WARNING:Xst:653 - Signal <PROGDATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <PROGEN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <disp_clk_wizard> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x65-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 5
 11-bit adder                                          : 3
 12-bit adder                                          : 5
 13-bit adder                                          : 9
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 3
 18-bit addsub                                         : 2
 2-bit adder                                           : 1
 2-bit addsub                                          : 2
 3-bit adder                                           : 3
 3-bit addsub                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 6
 5-bit adder                                           : 3
 6-bit adder                                           : 2
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 8
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 2
# Registers                                            : 198
 1-bit register                                        : 115
 10-bit register                                       : 1
 12-bit register                                       : 2
 13-bit register                                       : 4
 16-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 5
 25-bit register                                       : 3
 3-bit register                                        : 6
 32-bit register                                       : 2
 4-bit register                                        : 8
 40-bit register                                       : 1
 5-bit register                                        : 4
 56-bit register                                       : 1
 6-bit register                                        : 5
 64-bit register                                       : 1
 65-bit register                                       : 2
 66-bit register                                       : 1
 7-bit register                                        : 5
 8-bit register                                        : 25
 9-bit register                                        : 1
# Comparators                                          : 31
 10-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 64-bit comparator greater                             : 1
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 37
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 4
 30-bit shifter logical left                           : 2
 56-bit shifter logical right                          : 2
# FSMs                                                 : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/chipscope_ila_64.ngc>.
Reading core <ipcore_dir/chipscope_icon.ngc>.
Loading core <chipscope_ila_64> for timing and area information for instance <chipscope_ila_i0>.
Loading core <chipscope_icon> for timing and area information for instance <chipscope_icon_i0>.
WARNING:Xst:1290 - Hierarchical block <b_pipe> is unconnected in block <axi_register_slice_d1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <r_pipe> is unconnected in block <axi_register_slice_d1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b_pipe> is unconnected in block <axi_register_slice_d3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <r_pipe> is unconnected in block <axi_register_slice_d3>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
WARNING:Xst:1710 - FF/Latch <storage_data1_62> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_63> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_64> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_65> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axburst_d1> (without init value) has a constant value of 0 in block <axi_mcb_cmd_translator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axburst_d1> (without init value) has a constant value of 0 in block <axi_mcb_cmd_translator_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory_0_2> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory_0_3> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory_0_4> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memory_0_5> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_18> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_22> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_29> (without init value) has a constant value of 0 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_28> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_27> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_26> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_23> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_24> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_25> (without init value) has a constant value of 1 in block <ar_pipe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_12> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_13> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_14> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_15> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_22> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_23> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_24> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_25> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_35> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_32> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_33> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_34> (without init value) has a constant value of 0 in block <transaction_fifo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <storage_data1_0> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_1> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_2> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_3> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_4> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_5> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_6> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_7> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_8> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_9> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_10> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_11> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_12> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_13> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_14> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_15> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_16> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_17> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_19> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_20> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_21> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_60> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <storage_data1_61> of sequential type is unconnected in block <ar_pipe>.
WARNING:Xst:2677 - Node <rxr_27> of sequential type is unconnected in block <top_nto1_pll_diff_rx_i>.
WARNING:Xst:2677 - Node <rxr_46> of sequential type is unconnected in block <top_nto1_pll_diff_rx_i>.
WARNING:Xst:2677 - Node <rxr_47> of sequential type is unconnected in block <top_nto1_pll_diff_rx_i>.
WARNING:Xst:2677 - Node <rxr_48> of sequential type is unconnected in block <top_nto1_pll_diff_rx_i>.
WARNING:Xst:2677 - Node <rxr_55> of sequential type is unconnected in block <top_nto1_pll_diff_rx_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PL_CMD_BL_SECOND.cmd_bl_second_r_0> is unconnected in block <axi_mcb_wrap_cmd_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PL_CMD_BL_SECOND.cmd_bl_second_r_1> is unconnected in block <axi_mcb_wrap_cmd_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PL_CMD_BL_SECOND.cmd_bl_second_r_2> is unconnected in block <axi_mcb_wrap_cmd_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PL_CMD_BL_SECOND.cmd_bl_second_r_3> is unconnected in block <axi_mcb_wrap_cmd_0>.

Synthesizing (advanced) Unit <axi_fifo>.
The following registers are absorbed into counter <space>: 1 register on signal <space>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <occupied>: 1 register on signal <occupied>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <axi_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_aw_channel>.
The following registers are absorbed into counter <w_trans_cnt>: 1 register on signal <w_trans_cnt>.
Unit <axi_mcb_aw_channel> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_incr_cmd>.
The following registers are absorbed into counter <axaddr_cnt>: 1 register on signal <axaddr_cnt>.
Unit <axi_mcb_incr_cmd> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_1>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mcb_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_2>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <axi_mcb_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_w_channel>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <axi_mcb_w_channel> synthesized (advanced).

Synthesizing (advanced) Unit <disp_clk_crm>.
The following registers are absorbed into counter <clocks_ready_count>: 1 register on signal <clocks_ready_count>.
Unit <disp_clk_crm> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0468_Madd1> :
 	<Madd_n0713[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0716[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0878_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0742[9:0]1> :
 	<Madd_n0736[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0739[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0742[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mem_rw_test>.
The following registers are absorbed into counter <wr_vld_cn>: 1 register on signal <wr_vld_cn>.
The following registers are absorbed into counter <wr_dat>: 1 register on signal <wr_dat>.
The following registers are absorbed into counter <wr_cn>: 1 register on signal <wr_cn>.
Unit <mem_rw_test> synthesized (advanced).

Synthesizing (advanced) Unit <phase_detector>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <phase_detector> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2port>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <doa> <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 65-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 65-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     enB            | connected to signal <enb>           | high     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <VCC>           |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_2port> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_n_clk_pll_s8_diff>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_n_clk_pll_s8_diff> synthesized (advanced).

Synthesizing (advanced) Unit <sp605_ddr_test>.
The following registers are absorbed into counter <ddr_ok_cnt>: 1 register on signal <ddr_ok_cnt>.
The following registers are absorbed into counter <dser_cnt>: 1 register on signal <dser_cnt>.
Unit <sp605_ddr_test> synthesized (advanced).

Synthesizing (advanced) Unit <video_ctrl_1080x1920>.
The following registers are absorbed into counter <next_x>: 1 register on signal <next_x>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
The following registers are absorbed into counter <next_y>: 1 register on signal <next_y>.
Unit <video_ctrl_1080x1920> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_1>.
	Found 4-bit dynamic shift register for signal <dout<0>>.
	Found 4-bit dynamic shift register for signal <dout<1>>.
	Found 4-bit dynamic shift register for signal <dout<2>>.
	Found 4-bit dynamic shift register for signal <dout<3>>.
Unit <axi_mcb_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <axi_mcb_simple_fifo_2>.
	Found 4-bit dynamic shift register for signal <dout<0>>.
	Found 4-bit dynamic shift register for signal <dout<1>>.
	Found 4-bit dynamic shift register for signal <dout<2>>.
	Found 4-bit dynamic shift register for signal <dout<3>>.
	Found 4-bit dynamic shift register for signal <dout<4>>.
	Found 4-bit dynamic shift register for signal <dout<5>>.
	Found 4-bit dynamic shift register for signal <dout<6>>.
	Found 4-bit dynamic shift register for signal <dout<7>>.
	Found 4-bit dynamic shift register for signal <dout<8>>.
	Found 4-bit dynamic shift register for signal <dout<9>>.
Unit <axi_mcb_simple_fifo_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x65-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit subtractor                                      : 5
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 5
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 32
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 13-bit up counter                                     : 4
 16-bit up counter                                     : 3
 18-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 2
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 64-bit up counter                                     : 1
 8-bit up counter                                      : 7
 8-bit updown counter                                  : 1
# Registers                                            : 627
 Flip-Flops                                            : 627
# Shift Registers                                      : 14
 4-bit dynamic shift register                          : 14
# Comparators                                          : 31
 10-bit comparator greater                             : 1
 13-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 64-bit comparator greater                             : 1
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 45
 1-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 21
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 4
 30-bit shifter logical left                           : 2
 56-bit shifter logical right                          : 2
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <storage_data1_19> in Unit <axic_register_slice_8> is equivalent to the following FF/Latch, which will be removed : <storage_data1_20> 
INFO:Xst:2261 - The FF/Latch <storage_data1_4> in Unit <axic_register_slice_8> is equivalent to the following 5 FFs/Latches, which will be removed : <storage_data1_5> <storage_data1_6> <storage_data1_7> <storage_data1_16> <storage_data1_21> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_19> (without init value) has a constant value of 1 in block <axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/FSM_6> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 101   | 010
 100   | 110
 011   | 111
 111   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/FSM_6> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 101   | 010
 100   | 110
 011   | 111
 111   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_3> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_4> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_5> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1000  | 1000
 0101  | 0101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <top_nto1_pll_diff_rx_i/inst_clkin/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem_rw_test_i/wr_fifo_i/FSM_2> on signal <read_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PL_WR_FULL.wr_count_d1_0> of sequential type is unconnected in block <axi_mcb_w_channel>.
WARNING:Xst:1710 - FF/Latch <wr_addr_0> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_1> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_2> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_3> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_4> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_5> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_6> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_0> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_1> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_2> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_3> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_4> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_5> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_6> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_7> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_8> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dser_cnt_6> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <dser_cnt_7> of sequential type is unconnected in block <sp605_ddr_test>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 

Optimizing unit <serdes_1_to_n_data_s8_diff> ...

Optimizing unit <sp605_ddr_test> ...

Optimizing unit <axi_mcb> ...

Optimizing unit <axi_mcb_w_channel> ...

Optimizing unit <axi_mcb_r_channel> ...

Optimizing unit <axi_mcb_simple_fifo_2> ...

Optimizing unit <axic_register_slice_8> ...

Optimizing unit <axi_mcb_aw_channel> ...

Optimizing unit <axi_mcb_incr_cmd> ...

Optimizing unit <axi_mcb_wrap_cmd> ...

Optimizing unit <axi_mcb_simple_fifo_1> ...

Optimizing unit <axi_mcb_cmd_arbiter> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...

Optimizing unit <top_nto1_pll_diff_rx> ...

Optimizing unit <phase_detector> ...

Optimizing unit <serdes_1_to_n_clk_pll_s8_diff> ...

Optimizing unit <mem_rw_test> ...
WARNING:Xst:1710 - FF/Latch <wr_issue_cn_8> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_issue_cn_4> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_issue_cn_5> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_issue_cn_6> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_issue_cn_7> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_issue_cn_8> (without init value) has a constant value of 0 in block <mem_rw_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <axi_fifo> ...

Optimizing unit <video_ctrl_1080x1920> ...
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_27> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_25> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_24> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_23> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_22> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_0> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r> (without init value) has a constant value of 0 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_4_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_3_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_5_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_2_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_65> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_64> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_63> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_62> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_61> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_60> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_59> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_58> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_57> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_17> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_15> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_14> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_13> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_12> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_11> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_10> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_9> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_8> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_3> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_2> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_1> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_3_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_1_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_0_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_2_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <top_nto1_pll_diff_rx_i/rxr_55> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <top_nto1_pll_diff_rx_i/rxr_48> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <top_nto1_pll_diff_rx_i/rxr_47> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <top_nto1_pll_diff_rx_i/rxr_46> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <top_nto1_pll_diff_rx_i/rxr_27> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_17> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_16> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_15> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_14> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_13> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_12> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_11> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_10> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_9> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_8> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_7> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_6> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_5> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_4> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_3> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_2> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_1> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <mem_rw_test_i/wr_fifo_i/space_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_12> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_11> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_10> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_9> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_8> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_7> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_6> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_5> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_4> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_3> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_2> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_1> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_y_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_12> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_11> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_10> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_9> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_8> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_7> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_6> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_5> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_4> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_3> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_2> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_1> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/next_x_0> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/hsync_n_ahead> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <video_ctrl_o_i/y_valid> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_32> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_31> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_30> of sequential type is unconnected in block <sp605_ddr_test>.
WARNING:Xst:2677 - Node <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/sel_first> of sequential type is unconnected in block <sp605_ddr_test>.
INFO:Xst:2261 - The FF/Latch <mem_rw_test_i/wr_addr_31> in Unit <sp605_ddr_test> is equivalent to the following 8 FFs/Latches, which will be removed : <mem_rw_test_i/wr_addr_30> <mem_rw_test_i/wr_addr_29> <mem_rw_test_i/wr_addr_28> <mem_rw_test_i/wr_addr_27> <mem_rw_test_i/wr_addr_26> <mem_rw_test_i/wr_addr_25> <mem_rw_test_i/wr_addr_24> <mem_rw_test_i/wr_addr_23> 
INFO:Xst:2261 - The FF/Latch <mem_rw_test_i/wr_dat_63> in Unit <sp605_ddr_test> is equivalent to the following 46 FFs/Latches, which will be removed : <mem_rw_test_i/wr_dat_62> <mem_rw_test_i/wr_dat_61> <mem_rw_test_i/wr_dat_60> <mem_rw_test_i/wr_dat_59> <mem_rw_test_i/wr_dat_58> <mem_rw_test_i/wr_dat_57> <mem_rw_test_i/wr_dat_56> <mem_rw_test_i/wr_dat_55> <mem_rw_test_i/wr_dat_54> <mem_rw_test_i/wr_dat_53> <mem_rw_test_i/wr_dat_52> <mem_rw_test_i/wr_dat_51> <mem_rw_test_i/wr_dat_50> <mem_rw_test_i/wr_dat_49> <mem_rw_test_i/wr_dat_48> <mem_rw_test_i/wr_dat_47> <mem_rw_test_i/wr_dat_46> <mem_rw_test_i/wr_dat_45> <mem_rw_test_i/wr_dat_44> <mem_rw_test_i/wr_dat_43> <mem_rw_test_i/wr_dat_42> <mem_rw_test_i/wr_dat_41> <mem_rw_test_i/wr_dat_40> <mem_rw_test_i/wr_dat_39> <mem_rw_test_i/wr_dat_38> <mem_rw_test_i/wr_dat_37> <mem_rw_test_i/wr_dat_36> <mem_rw_test_i/wr_dat_35> <mem_rw_test_i/wr_dat_34> <mem_rw_test_i/wr_dat_33> <mem_rw_test_i/wr_dat_32> <mem_rw_test_i/wr_dat_31> <mem_rw_test_i/wr_dat_30>
   <mem_rw_test_i/wr_dat_29> <mem_rw_test_i/wr_dat_28> <mem_rw_test_i/wr_dat_27> <mem_rw_test_i/wr_dat_26> <mem_rw_test_i/wr_dat_25> <mem_rw_test_i/wr_dat_24> <mem_rw_test_i/wr_dat_23> <mem_rw_test_i/wr_dat_22> <mem_rw_test_i/wr_dat_21> <mem_rw_test_i/wr_cn_7> <mem_rw_test_i/wr_cn_6> <mem_rw_test_i/wr_cn_5> <mem_rw_test_i/wr_cn_4> 
INFO:Xst:2261 - The FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_38> in Unit <sp605_ddr_test> is equivalent to the following 7 FFs/Latches, which will be removed : <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_37> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_36> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_35> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_34> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_33> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_29>
   <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_18> 
INFO:Xst:2261 - The FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56> in Unit <sp605_ddr_test> is equivalent to the following 3 FFs/Latches, which will be removed : <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53> 
INFO:Xst:2261 - The FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3> in Unit <sp605_ddr_test> is equivalent to the following 2 FFs/Latches, which will be removed : <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2> <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1> 
INFO:Xst:2261 - The FF/Latch <mem_rw_test_i/rd_addr_31> in Unit <sp605_ddr_test> is equivalent to the following 8 FFs/Latches, which will be removed : <mem_rw_test_i/rd_addr_30> <mem_rw_test_i/rd_addr_29> <mem_rw_test_i/rd_addr_28> <mem_rw_test_i/rd_addr_27> <mem_rw_test_i/rd_addr_26> <mem_rw_test_i/rd_addr_25> <mem_rw_test_i/rd_addr_24> <mem_rw_test_i/rd_addr_23> 
INFO:Xst:2261 - The FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first> in Unit <sp605_ddr_test> is equivalent to the following FF/Latch, which will be removed : <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/sel_first> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3> (without init value) has a constant value of 1 in block <sp605_ddr_test>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sp605_ddr_test, actual ratio is 21.
FlipFlop u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_23 has been replicated 1 time(s)
FlipFlop u_mig_39_2/memc3_infrastructure_inst/rst0_sync_r_24 has been replicated 13 time(s)
FlipFlop u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <sp605_ddr_test> :
	Found 3-bit shift register for signal <calib_done_r_2>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <sp605_ddr_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 816
 Flip-Flops                                            : 816
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sp605_ddr_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2104
#      GND                         : 3
#      INV                         : 56
#      LUT1                        : 178
#      LUT2                        : 176
#      LUT3                        : 228
#      LUT4                        : 190
#      LUT5                        : 152
#      LUT6                        : 376
#      MULT_AND                    : 7
#      MUXCY                       : 313
#      MUXCY_L                     : 95
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 14
#      MUXF8                       : 2
#      VCC                         : 3
#      XORCY                       : 308
# FlipFlops/Latches                : 1269
#      FD                          : 227
#      FDC                         : 77
#      FDCE                        : 85
#      FDE                         : 108
#      FDP                         : 223
#      FDPE                        : 2
#      FDR                         : 183
#      FDRE                        : 333
#      FDS                         : 21
#      FDSE                        : 8
#      LDC                         : 1
#      ODDR2                       : 1
# RAMS                             : 6
#      RAMB16BWER                  : 6
# Shift Registers                  : 136
#      SRL16                       : 64
#      SRL16E                      : 1
#      SRLC16E                     : 21
#      SRLC32E                     : 50
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 94
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUF                        : 33
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 116
#      BSCAN_SPARTAN6              : 1
#      BUFIO2FB                    : 1
#      BUFPLL                      : 1
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 18
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 18
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1269  out of  18224     6%  
 Number of Slice LUTs:                 1492  out of   9112    16%  
    Number used as Logic:              1356  out of   9112    14%  
    Number used as Memory:              136  out of   2176     6%  
       Number used as SRL:              136

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2103
   Number with an unused Flip Flop:     834  out of   2103    39%  
   Number with an unused LUT:           611  out of   2103    29%  
   Number of fully used LUT-FF pairs:   658  out of   2103    31%  
   Number of unique control sets:       139

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 105  out of    186    56%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                                    | Clock buffer(FF name)                                       | Load  |
------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
disp_clk_crm_i/disp_clk_wizard_i/clkfx                                                          | BUFG                                                        | 54    |
c3_sys_clk                                                                                      | PLL_ADV:CLKOUT2                                             | 243   |
c3_sys_clk                                                                                      | PLL_ADV:CLKOUT4                                             | 44    |
top_nto1_pll_diff_rx_i/inst_clkin/ddly_s                                                        | PLL_ADV:CLKOUT2                                             | 569   |
c3_sys_clk                                                                                      | PLL_ADV:CLKOUT3                                             | 323   |
c3_sys_clk                                                                                      | PLL_ADV:CLKOUT5                                             | 25    |
chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                        | BUFG                                                        | 156   |
chipscope_icon_i0/CONTROL0<13>(chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_i0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
chipscope_icon_i0/U0/iUPDATE_OUT                                                                | NONE(chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD)               | 1     |
------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 71.974ns (Maximum Frequency: 13.894MHz)
   Minimum input arrival time before clock: 5.660ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 5.296ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp_clk_crm_i/disp_clk_wizard_i/clkfx'
  Clock period: 5.951ns (frequency: 168.035MHz)
  Total number of paths / destination ports: 3101 / 113
-------------------------------------------------------------------------
Delay:               5.951ns (Levels of Logic = 5)
  Source:            video_ctrl_o_i/hcnt_12 (FF)
  Destination:       video_ctrl_o_i/vsync_n (FF)
  Source Clock:      disp_clk_crm_i/disp_clk_wizard_i/clkfx rising
  Destination Clock: disp_clk_crm_i/disp_clk_wizard_i/clkfx rising

  Data Path: video_ctrl_o_i/hcnt_12 to video_ctrl_o_i/vsync_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.302  video_ctrl_o_i/hcnt_12 (video_ctrl_o_i/hcnt_12)
     LUT6:I1->O            1   0.203   0.580  video_ctrl_o_i/_n0186_inv1_SW0 (N147)
     LUT6:I5->O            2   0.205   0.617  video_ctrl_o_i/_n0186_inv1 (video_ctrl_o_i/_n0186_inv1)
     LUT3:I2->O           14   0.205   0.958  video_ctrl_o_i/GND_105_o_GND_105_o_equal_34_o<12>1 (video_ctrl_o_i/GND_105_o_GND_105_o_equal_34_o)
     LUT5:I4->O            1   0.205   0.924  video_ctrl_o_i/vsync_n_rstpot_SW0 (N187)
     LUT6:I1->O            1   0.203   0.000  video_ctrl_o_i/vsync_n_rstpot (video_ctrl_o_i/vsync_n_rstpot)
     FDC:D                     0.102          video_ctrl_o_i/vsync_n
    ----------------------------------------
    Total                      5.951ns (1.570ns logic, 4.381ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c3_sys_clk'
  Clock period: 71.974ns (frequency: 13.894MHz)
  Total number of paths / destination ports: 43443 / 1598
-------------------------------------------------------------------------
Delay:               2.666ns (Levels of Logic = 1)
  Source:            u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:       u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_12 (FF)
  Source Clock:      c3_sys_clk rising 6.8X
  Destination Clock: c3_sys_clk rising 5.4X

  Data Path: u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.651  u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked)
     LUT2:I1->O           13   0.205   0.932  u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_1 (u_mig_39_2/memc3_infrastructure_inst/rst_tmp1)
     FDP:PRE                   0.430          u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_0
    ----------------------------------------
    Total                      2.666ns (1.082ns logic, 1.584ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'top_nto1_pll_diff_rx_i/inst_clkin/ddly_s'
  Clock period: 4.383ns (frequency: 228.178MHz)
  Total number of paths / destination ports: 1706 / 788
-------------------------------------------------------------------------
Delay:               4.383ns (Levels of Logic = 3)
  Source:            top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/state_FSM_FFd2 (FF)
  Destination:       top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/pdcounter_3 (FF)
  Source Clock:      top_nto1_pll_diff_rx_i/inst_clkin/ddly_s rising
  Destination Clock: top_nto1_pll_diff_rx_i/inst_clkin/ddly_s rising

  Data Path: top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/state_FSM_FFd2 to top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/pdcounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/state_FSM_FFd2 (top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/state_FSM_FFd2)
     LUT4:I0->O            5   0.203   1.079  top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/GND_16_o_busy_data_d_OR_40_o1 (top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/GND_16_o_busy_data_d_OR_40_o)
     LUT6:I0->O            3   0.203   1.015  top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/Mmux_pdcounter[4]_pdcounter[4]_mux_59_OUT211 (top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/Mmux_pdcounter[4]_pdcounter[4]_mux_59_OUT21)
     LUT6:I0->O            1   0.203   0.000  top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/Mmux_pdcounter[4]_pdcounter[4]_mux_59_OUT41 (top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/pdcounter[4]_pdcounter[4]_mux_59_OUT<3>)
     FDCE:D                    0.102          top_nto1_pll_diff_rx_i/inst_datain/pd_state_machine/pdcounter_3
    ----------------------------------------
    Total                      4.383ns (1.158ns logic, 3.225ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.946ns (frequency: 143.963MHz)
  Total number of paths / destination ports: 2470 / 303
-------------------------------------------------------------------------
Delay:               6.946ns (Levels of Logic = 7)
  Source:            chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:       chipscope_icon_i0/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to chipscope_icon_i0/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA5    1   1.850   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<41>)
     LUT6:I2->O            1   0.203   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144)
     LUT6:I2->O            1   0.203   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92)
     LUT6:I2->O            1   0.203   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_4)
     MUXF7:I0->O           1   0.131   0.684  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.203   0.684  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'chipscope_ila_i0:CONTROL<3>'
     begin scope: 'chipscope_icon_i0:CONTROL0<3>'
     LUT6:I4->O            1   0.203   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.102          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.946ns (3.098ns logic, 3.848ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_i0/U0/iUPDATE_OUT'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      chipscope_icon_i0/U0/iUPDATE_OUT rising
  Destination Clock: chipscope_icon_i0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD to chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disp_clk_crm_i/disp_clk_wizard_i/clkfx'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.344ns (Levels of Logic = 1)
  Source:            disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst:LOCKED (PAD)
  Destination:       disp_clk_crm_i/clocks_ready (FF)
  Destination Clock: disp_clk_crm_i/disp_clk_wizard_i/clkfx rising

  Data Path: disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst:LOCKED to disp_clk_crm_i/clocks_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst (disp_clk_crm_i/LOCKED)
     LUT2:I0->O           17   0.203   1.027  disp_clk_crm_i/rst_in_LOCKED_OR_204_o1 (disp_clk_crm_i/rst_in_LOCKED_OR_204_o)
     FDCE:CLR                  0.430          disp_clk_crm_i/clocks_ready
    ----------------------------------------
    Total                      2.344ns (0.633ns logic, 1.711ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c3_sys_clk'
  Total number of paths / destination ports: 288 / 234
-------------------------------------------------------------------------
Offset:              5.371ns (Levels of Logic = 3)
  Source:            c3_sys_rst_i (PAD)
  Destination:       u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: c3_sys_clk rising 3.4X

  Data Path: c3_sys_rst_i to u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  c3_sys_rst_i_IBUF (c3_sys_rst_i_IBUF)
     LUT5:I3->O           81   0.203   1.856  u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1 (u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.203   0.579  u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.430          u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      5.371ns (2.058ns logic, 3.313ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'top_nto1_pll_diff_rx_i/inst_clkin/ddly_s'
  Total number of paths / destination ports: 325 / 292
-------------------------------------------------------------------------
Offset:              5.045ns (Levels of Logic = 3)
  Source:            chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_i0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: top_nto1_pll_diff_rx_i/inst_clkin/ddly_s rising

  Data Path: chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_i0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.205   1.539  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          160   0.203   2.017  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'chipscope_icon_i0:CONTROL0<20>'
     begin scope: 'chipscope_ila_i0:CONTROL<20>'
     FDP:PRE                   0.430          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      5.045ns (0.838ns logic, 4.207ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 188 / 176
-------------------------------------------------------------------------
Offset:              5.660ns (Levels of Logic = 5)
  Source:            chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_i0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_i0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.205   1.539  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            4   0.203   0.788  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'chipscope_icon_i0:CONTROL0<4>'
     begin scope: 'chipscope_ila_i0:CONTROL<4>'
     LUT2:I0->O            1   0.203   0.579  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.206   0.856  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.430          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      5.660ns (1.247ns logic, 4.413ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_i0/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: chipscope_icon_i0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to chipscope_icon_i0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.616  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.430          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.831ns (0.636ns logic, 1.195ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp_clk_crm_i/disp_clk_wizard_i/clkfx'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            rgb_hsync (FF)
  Destination:       rgb_hsync (PAD)
  Source Clock:      disp_clk_crm_i/disp_clk_wizard_i/clkfx rising

  Data Path: rgb_hsync to rgb_hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  rgb_hsync (rgb_hsync_OBUF)
     OBUF:I->O                 2.571          rgb_hsync_OBUF (rgb_hsync)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c3_sys_clk'
  Total number of paths / destination ports: 376 / 170
-------------------------------------------------------------------------
Offset:              3.569ns (Levels of Logic = 2)
  Source:            u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:       u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      c3_sys_clk rising 3.4X

  Data Path: u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window)
     LUT5:I0->O           81   0.203   1.751  u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1 (u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      3.569ns (0.856ns logic, 2.713ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'top_nto1_pll_diff_rx_i/inst_clkin/ddly_s'
  Total number of paths / destination ports: 84 / 84
-------------------------------------------------------------------------
Offset:              1.518ns (Levels of Logic = 0)
  Source:            top_nto1_pll_diff_rx_i/inst_clkin/bitslip_int (FF)
  Destination:       top_nto1_pll_diff_rx_i/inst_datain/loop0[7].iserdes_s:BITSLIP (PAD)
  Source Clock:      top_nto1_pll_diff_rx_i/inst_clkin/ddly_s rising

  Data Path: top_nto1_pll_diff_rx_i/inst_clkin/bitslip_int to top_nto1_pll_diff_rx_i/inst_datain/loop0[7].iserdes_s:BITSLIP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.071  top_nto1_pll_diff_rx_i/inst_clkin/bitslip_int (top_nto1_pll_diff_rx_i/inst_clkin/bitslip_int)
    ISERDES2:BITSLIP           0.000          top_nto1_pll_diff_rx_i/inst_datain/loop0[0].iserdes_m
    ----------------------------------------
    Total                      1.518ns (0.447ns logic, 1.071ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            chipscope_icon_i0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_i0/U0/U_ICON/U_TDO_reg to chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.447   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 964 / 848
-------------------------------------------------------------------------
Delay:               5.296ns (Levels of Logic = 3)
  Source:            SPI_CS0 (PAD)
  Destination:       SPI_MISO (PAD)

  Data Path: SPI_CS0 to SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  SPI_CS0_IBUF (sf_ce_OBUF)
     LUT2:I0->O            1   0.203   0.579  Mmux_SPI_MISO11 (SPI_MISO_OBUF)
     OBUF:I->O                 2.571          SPI_MISO_OBUF (SPI_MISO)
    ----------------------------------------
    Total                      5.296ns (3.996ns logic, 1.300ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c3_sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c3_sys_clk     |    8.520|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_i0/CONTROL0<13>
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
top_nto1_pll_diff_rx_i/inst_clkin/ddly_s|         |         |    1.948|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_i0/CONTROL0<13>                          |         |    4.643|         |         |
chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.946|         |         |         |
chipscope_icon_i0/U0/iUPDATE_OUT                        |    2.583|         |         |         |
top_nto1_pll_diff_rx_i/inst_clkin/ddly_s                |    3.636|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_i0/U0/iUPDATE_OUT
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
chipscope_icon_i0/U0/iUPDATE_OUT|    1.984|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock disp_clk_crm_i/disp_clk_wizard_i/clkfx
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
c3_sys_clk                            |    2.689|         |         |         |
disp_clk_crm_i/disp_clk_wizard_i/clkfx|    5.951|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock top_nto1_pll_diff_rx_i/inst_clkin/ddly_s
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_i0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.993|         |         |         |
top_nto1_pll_diff_rx_i/inst_clkin/ddly_s                |    4.383|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.55 secs
 
--> 

Total memory usage is 315372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1353 (   0 filtered)
Number of infos    :  213 (   0 filtered)

