verilog work "full_adder.v"
verilog work "adder_3bit.v"
