

================================================================
== Vivado HLS Report for 'rgb2yuv11'
================================================================
* Date:           Thu May 13 18:31:53 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.33|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40009|  2457609|  40009|  2457609|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      6|      -|      -|
|Expression       |        -|      -|      0|    427|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    174|
|Register         |        -|      -|    377|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    377|    633|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |yuv_filter_mac_mucud_U2  |yuv_filter_mac_mucud  | i0 * i1 + i2 |
    |yuv_filter_mac_mudEe_U3  |yuv_filter_mac_mudEe  | i0 + i1 * i2 |
    |yuv_filter_mac_mueOg_U4  |yuv_filter_mac_mueOg  | i0 + i1 * i2 |
    |yuv_filter_mac_mufYi_U5  |yuv_filter_mac_mufYi  | i0 + i1 * i2 |
    |yuv_filter_mac_mufYi_U6  |yuv_filter_mac_mufYi  | i0 + i1 * i2 |
    |yuv_filter_mul_mubkb_U1  |yuv_filter_mul_mubkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_634_p2                      |     +    |      0|  0|  23|          16|          16|
    |indvar_flatten_next_fu_307_p2      |     +    |      0|  0|  39|          32|           1|
    |out_channels_ch1_din               |     +    |      0|  0|  15|           5|           8|
    |tmp1_fu_450_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_510_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp_24_fu_371_p2                   |     +    |      0|  0|  23|          23|          23|
    |tmp_46_i_i_fu_440_p2               |     +    |      0|  0|  22|          15|          15|
    |tmp_48_i_i_fu_459_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_400_p2                      |     +    |      0|  0|  17|           8|          10|
    |tmp_s_fu_362_p2                    |     +    |      0|  0|  23|          23|          23|
    |x_fu_313_p2                        |     +    |      0|  0|  23|           1|          16|
    |y_fu_377_p2                        |     +    |      0|  0|  23|           1|          16|
    |p_neg_i_i_fu_516_p2                |     -    |      0|  0|  20|           1|          13|
    |tmp_53_i_i_fu_501_p2               |     -    |      0|  0|  23|          16|          16|
    |tmp_61_i_i_fu_537_p2               |     -    |      0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_flag00001001   |    and   |      0|  0|   2|           1|           1|
    |start_write                        |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_302_p2         |   icmp   |      0|  0|  16|          32|          32|
    |exitcond_i_i_fu_319_p2             |   icmp   |      0|  0|   8|          16|          16|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_mid2_v_fu_332_p3           |  select  |      0|  0|  16|           1|          16|
    |y_i_i_mid2_fu_324_p3               |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           1|           2|
    |out_channels_ch2_din               |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_din               |    xor   |      0|  0|   9|           8|           9|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 427|         275|         310|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |U_scale_out_blk_n        |   9|          2|    1|          2|
    |V_scale_out_blk_n        |   9|          2|    1|          2|
    |Y_scale_out_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |indvar_flatten_reg_261   |   9|          2|   32|         64|
    |out_channels_ch1_blk_n   |   9|          2|    1|          2|
    |out_channels_ch2_blk_n   |   9|          2|    1|          2|
    |out_channels_ch3_blk_n   |   9|          2|    1|          2|
    |out_height_blk_n         |   9|          2|    1|          2|
    |out_width_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |x_i_i_phi_fu_276_p4      |   9|          2|   16|         32|
    |x_i_i_reg_272            |   9|          2|   16|         32|
    |y_i_i_phi_fu_287_p4      |   9|          2|   16|         32|
    |y_i_i_reg_283            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 174|         38|  109|        220|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |B_reg_721                            |   8|   0|    8|          0|
    |G_reg_714                            |   8|   0|    8|          0|
    |R_reg_708                            |   8|   0|    8|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_reg_pp0_iter6_G_reg_714           |   8|   0|    8|          0|
    |ap_reg_pp0_iter7_tmp_50_i_i_reg_734  |   8|   0|    8|          0|
    |bound_reg_648                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_653             |   1|   0|    1|          0|
    |indvar_flatten_reg_261               |  32|   0|   32|          0|
    |real_start_status_reg                |   1|   0|    1|          0|
    |start_control_reg                    |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |tmp3_reg_739                         |  16|   0|   16|          0|
    |tmp_22_reg_673                       |  13|   0|   13|          0|
    |tmp_23_reg_678                       |  15|   0|   15|          0|
    |tmp_24_reg_683                       |  23|   0|   23|          0|
    |tmp_50_i_i_reg_734                   |   8|   0|    8|          0|
    |tmp_58_i_i_reg_754                   |   8|   0|    8|          0|
    |tmp_61_i_i_reg_744                   |  13|   0|   14|          1|
    |tmp_62_i_i_reg_749                   |  15|   0|   15|          0|
    |tmp_66_i_i_reg_759                   |   8|   0|    8|          0|
    |tmp_i_i_mid2_v_reg_668               |  16|   0|   16|          0|
    |tmp_reg_729                          |   9|   0|   10|          1|
    |x_i_i_reg_272                        |  16|   0|   16|          0|
    |y_i_i_mid2_reg_662                   |  16|   0|   16|          0|
    |y_i_i_reg_283                        |  16|   0|   16|          0|
    |exitcond_flatten_reg_653             |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 377|  32|  316|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_out                 | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_write               | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|in_channels_ch1_address0  | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0       | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0        |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0  | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0       | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0        |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0  | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0       | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0        |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                  |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                 |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_din      | out |    8|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch1_full_n   |  in |    1|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch1_write    | out |    1|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch2_din      | out |    8|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch2_full_n   |  in |    1|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch2_write    | out |    1|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch3_din      | out |    8|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_channels_ch3_full_n   |  in |    1|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_channels_ch3_write    | out |    1|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_width_din             | out |   16|   ap_fifo  |     out_width    |    pointer   |
|out_width_full_n          |  in |    1|   ap_fifo  |     out_width    |    pointer   |
|out_width_write           | out |    1|   ap_fifo  |     out_width    |    pointer   |
|out_height_din            | out |   16|   ap_fifo  |    out_height    |    pointer   |
|out_height_full_n         |  in |    1|   ap_fifo  |    out_height    |    pointer   |
|out_height_write          | out |    1|   ap_fifo  |    out_height    |    pointer   |
|Y_scale                   |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                   |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                   |  in |    8|   ap_none  |      V_scale     |    scalar    |
|Y_scale_out_din           | out |    8|   ap_fifo  |    Y_scale_out   |    pointer   |
|Y_scale_out_full_n        |  in |    1|   ap_fifo  |    Y_scale_out   |    pointer   |
|Y_scale_out_write         | out |    1|   ap_fifo  |    Y_scale_out   |    pointer   |
|U_scale_out_din           | out |    8|   ap_fifo  |    U_scale_out   |    pointer   |
|U_scale_out_full_n        |  in |    1|   ap_fifo  |    U_scale_out   |    pointer   |
|U_scale_out_write         | out |    1|   ap_fifo  |    U_scale_out   |    pointer   |
|V_scale_out_din           | out |    8|   ap_fifo  |    V_scale_out   |    pointer   |
|V_scale_out_full_n        |  in |    1|   ap_fifo  |    V_scale_out   |    pointer   |
|V_scale_out_write         | out |    1|   ap_fifo  |    V_scale_out   |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: empty (17)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_72 (18)  [1/1] 0.00ns
entry:1  %empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_73 (19)  [1/1] 0.00ns
entry:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_74 (20)  [1/1] 0.00ns
entry:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_75 (21)  [1/1] 0.00ns
entry:4  %empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_76 (22)  [1/1] 0.00ns
entry:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: V_scale_read (23)  [1/1] 0.00ns
entry:6  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_1: U_scale_read (24)  [1/1] 0.00ns
entry:7  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_1: Y_scale_read (25)  [1/1] 0.00ns
entry:8  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_1: StgValue_21 (26)  [1/1] 2.32ns
entry:9  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %Y_scale_out, i8 %Y_scale_read)

ST_1: empty_77 (27)  [1/1] 0.00ns
entry:10  %empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_23 (28)  [1/1] 2.32ns
entry:11  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %U_scale_out, i8 %U_scale_read)

ST_1: empty_78 (29)  [1/1] 0.00ns
entry:12  %empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_25 (30)  [1/1] 2.32ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %V_scale_out, i8 %V_scale_read)

ST_1: width (31)  [1/1] 0.00ns  loc: yuv_filter.c:43
entry:14  %width = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: height (32)  [1/1] 0.00ns  loc: yuv_filter.c:44
entry:15  %height = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: StgValue_28 (33)  [1/1] 2.32ns  loc: yuv_filter.c:45
entry:16  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: StgValue_29 (34)  [1/1] 2.32ns  loc: yuv_filter.c:46
entry:17  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)

ST_1: cast (35)  [1/1] 0.00ns  loc: yuv_filter.c:43
entry:18  %cast = zext i16 %width to i32

ST_1: cast1 (36)  [1/1] 0.00ns  loc: yuv_filter.c:44
entry:19  %cast1 = zext i16 %height to i32

ST_1: bound (37)  [1/1] 6.38ns  loc: yuv_filter.c:44
entry:20  %bound = mul i32 %cast1, %cast

ST_1: StgValue_33 (38)  [1/1] 1.77ns  loc: yuv_filter.c:49
entry:21  br label %0


 <State 2>: 5.33ns
ST_2: indvar_flatten (40)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]

ST_2: x_i_i (41)  [1/1] 0.00ns  loc: yuv_filter.c:54
:1  %x_i_i = phi i16 [ 0, %entry ], [ %tmp_i_i_mid2_v, %.reset ]

ST_2: y_i_i (42)  [1/1] 0.00ns
:2  %y_i_i = phi i16 [ 0, %entry ], [ %y, %.reset ]

ST_2: exitcond_flatten (43)  [1/1] 3.26ns  loc: yuv_filter.c:44
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next (44)  [1/1] 3.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: StgValue_39 (45)  [1/1] 0.00ns  loc: yuv_filter.c:44
:5  br i1 %exitcond_flatten, label %.exit, label %.reset

ST_2: x (47)  [1/1] 2.96ns  loc: yuv_filter.c:49
.reset:0  %x = add i16 1, %x_i_i

ST_2: exitcond_i_i (50)  [1/1] 3.03ns  loc: yuv_filter.c:52
.reset:3  %exitcond_i_i = icmp eq i16 %y_i_i, %height

ST_2: y_i_i_mid2 (51)  [1/1] 2.07ns  loc: yuv_filter.c:52
.reset:4  %y_i_i_mid2 = select i1 %exitcond_i_i, i16 0, i16 %y_i_i

ST_2: tmp_i_i_mid2_v (52)  [1/1] 2.07ns  loc: yuv_filter.c:54
.reset:5  %tmp_i_i_mid2_v = select i1 %exitcond_i_i, i16 %x, i16 %x_i_i

ST_2: tmp_22 (53)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:6  %tmp_22 = trunc i16 %tmp_i_i_mid2_v to i13

ST_2: tmp_23 (55)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:8  %tmp_23 = trunc i16 %tmp_i_i_mid2_v to i15


 <State 3>: 4.11ns
ST_3: p_shl_cast (54)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:7  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp_22, i10 0)

ST_3: p_shl1_cast (56)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:9  %p_shl1_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_23, i8 0)

ST_3: tmp_s (57)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:10  %tmp_s = add i23 %p_shl_cast, %p_shl1_cast

ST_3: tmp_i_i_cast (61)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:14  %tmp_i_i_cast = zext i16 %y_i_i_mid2 to i23

ST_3: tmp_24 (62)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:15  %tmp_24 = add i23 %tmp_i_i_cast, %tmp_s

ST_3: y (123)  [1/1] 2.96ns  loc: yuv_filter.c:52
.reset:76  %y = add i16 1, %y_i_i_mid2


 <State 4>: 3.25ns
ST_4: tmp_26_cast (63)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:16  %tmp_26_cast = zext i23 %tmp_24 to i64

ST_4: in_channels_ch1_addr (64)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_26_cast

ST_4: in_channels_ch2_addr (65)  [1/1] 0.00ns  loc: yuv_filter.c:55
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_26_cast

ST_4: in_channels_ch3_addr (66)  [1/1] 0.00ns  loc: yuv_filter.c:56
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_26_cast

ST_4: R (67)  [4/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G (68)  [4/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B (69)  [4/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: R (67)  [3/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_5: G (68)  [3/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_5: B (69)  [3/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 3.25ns
ST_6: R (67)  [2/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_6: G (68)  [2/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_6: B (69)  [2/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 6.07ns
ST_7: R (67)  [1/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_7: G (68)  [1/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_7: B (69)  [1/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1

ST_7: p_shl6_i_i (73)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:26  %p_shl6_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_7: p_shl6_cast_i_i_cast (74)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:27  %p_shl6_cast_i_i_cast = zext i9 %p_shl6_i_i to i10

ST_7: tmp (81)  [1/1] 2.82ns  loc: yuv_filter.c:57
.reset:34  %tmp = add i10 128, %p_shl6_cast_i_i_cast


 <State 8>: 8.33ns
ST_8: tmp_40_cast14_i_i (70)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:23  %tmp_40_cast14_i_i = zext i8 %R to i15

ST_8: p_shl5_i_i (71)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:24  %p_shl5_i_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_8: p_shl5_cast_i_i (72)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:25  %p_shl5_cast_i_i = zext i14 %p_shl5_i_i to i15

ST_8: tmp_42_cast11_i_i_ca (76)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:29  %tmp_42_cast11_i_i_ca = zext i8 %G to i13

ST_8: p_shl4_i_i (77)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:30  %p_shl4_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_8: p_shl4_cast_i_i (78)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:31  %p_shl4_cast_i_i = zext i15 %p_shl4_i_i to i16

ST_8: tmp_44_cast10_i_i (79)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:32  %tmp_44_cast10_i_i = zext i8 %B to i13

ST_8: tmp_45_i_i (80)  [1/1] 3.36ns  loc: yuv_filter.c:57
.reset:33  %tmp_45_i_i = mul i13 25, %tmp_44_cast10_i_i

ST_8: tmp_cast (82)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:35  %tmp_cast = zext i10 %tmp to i15

ST_8: tmp_46_i_i (83)  [1/1] 2.92ns  loc: yuv_filter.c:57
.reset:36  %tmp_46_i_i = add i15 %tmp_cast, %p_shl5_cast_i_i

ST_8: tmp_46_cast_i_i (84)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:37  %tmp_46_cast_i_i = zext i15 %tmp_46_i_i to i16

ST_8: tmp1 (85)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:38  %tmp1 = add i16 %p_shl4_cast_i_i, %tmp_46_cast_i_i

ST_8: tmp2 (86)  [1/1] 3.02ns  loc: yuv_filter.c:57
.reset:39  %tmp2 = add i13 %tmp_45_i_i, %tmp_42_cast11_i_i_ca

ST_8: tmp2_cast (87)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:40  %tmp2_cast = zext i13 %tmp2 to i16

ST_8: tmp_48_i_i (88)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:41  %tmp_48_i_i = add i16 %tmp2_cast, %tmp1

ST_8: tmp_50_i_i (89)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:42  %tmp_50_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_48_i_i, i32 8, i32 15)

ST_8: tmp_51_i_i (91)  [1/1] 3.36ns  loc: yuv_filter.c:58
.reset:44  %tmp_51_i_i = mul i15 -38, %tmp_40_cast14_i_i

ST_8: p_shl2_i_i (93)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:46  %p_shl2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_8: p_shl2_cast_i_i (94)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:47  %p_shl2_cast_i_i = zext i15 %p_shl2_i_i to i16

ST_8: p_shl3_i_i (95)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:48  %p_shl3_i_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_8: p_shl3_cast7_i_i (96)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:49  %p_shl3_cast7_i_i = zext i12 %p_shl3_i_i to i13

ST_8: p_shl3_cast_i_i (97)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:50  %p_shl3_cast_i_i = zext i12 %p_shl3_i_i to i16

ST_8: tmp_53_i_i (98)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:51  %tmp_53_i_i = sub i16 %p_shl2_cast_i_i, %p_shl3_cast_i_i

ST_8: tmp_54_i_i (99)  [1/1] 3.02ns  loc: yuv_filter.c:58
.reset:52  %tmp_54_i_i = add i15 128, %tmp_51_i_i

ST_8: tmp_54_cast_i_i (100)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:53  %tmp_54_cast_i_i = sext i15 %tmp_54_i_i to i16

ST_8: tmp3 (101)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:54  %tmp3 = add i16 %tmp_53_i_i, %tmp_54_cast_i_i

ST_8: tmp_59_i_i (105)  [1/1] 3.36ns  loc: yuv_filter.c:59
.reset:58  %tmp_59_i_i = mul i15 122, %tmp_40_cast14_i_i

ST_8: p_neg_i_i (107)  [1/1] 2.88ns  loc: yuv_filter.c:58
.reset:60  %p_neg_i_i = sub i13 0, %p_shl3_cast7_i_i

ST_8: p_neg_cast_i_i (108)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:61  %p_neg_cast_i_i = sext i13 %p_neg_i_i to i14

ST_8: p_shl1_i_i (109)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:62  %p_shl1_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_8: p_shl1_cast_i_i (110)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:63  %p_shl1_cast_i_i = zext i9 %p_shl1_i_i to i14

ST_8: tmp_61_i_i (111)  [1/1] 2.90ns  loc: yuv_filter.c:59
.reset:64  %tmp_61_i_i = sub i14 %p_neg_cast_i_i, %p_shl1_cast_i_i

ST_8: tmp_62_i_i (113)  [1/1] 3.02ns  loc: yuv_filter.c:59
.reset:66  %tmp_62_i_i = add i15 128, %tmp_59_i_i


 <State 9>: 6.38ns
ST_9: tmp_42_cast11_i_i (75)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:28  %tmp_42_cast11_i_i = zext i8 %G to i16

ST_9: tmp_52_i_i (92)  [1/1] 3.36ns  loc: yuv_filter.c:58
.reset:45  %tmp_52_i_i = mul i16 -74, %tmp_42_cast11_i_i

ST_9: tmp_56_i_i (102)  [1/1] 3.02ns  loc: yuv_filter.c:58
.reset:55  %tmp_56_i_i = add i16 %tmp3, %tmp_52_i_i

ST_9: tmp_58_i_i (103)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:56  %tmp_58_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_56_i_i, i32 8, i32 15)

ST_9: tmp_60_i_i (106)  [1/1] 3.36ns  loc: yuv_filter.c:59
.reset:59  %tmp_60_i_i = mul i16 -94, %tmp_42_cast11_i_i

ST_9: tmp_61_cast_i_i (112)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:65  %tmp_61_cast_i_i = sext i14 %tmp_61_i_i to i16

ST_9: tmp_62_cast_i_i (114)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:67  %tmp_62_cast_i_i = zext i15 %tmp_62_i_i to i16

ST_9: tmp4 (115)  [1/1] 2.94ns  loc: yuv_filter.c:59
.reset:68  %tmp4 = add i16 %tmp_62_cast_i_i, %tmp_61_cast_i_i

ST_9: tmp_64_i_i (116)  [1/1] 3.02ns  loc: yuv_filter.c:59
.reset:69  %tmp_64_i_i = add i16 %tmp4, %tmp_60_i_i

ST_9: tmp_66_i_i (117)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:70  %tmp_66_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_64_i_i, i32 8, i32 15)


 <State 10>: 5.12ns
ST_10: StgValue_114 (48)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2Y)

ST_10: StgValue_115 (49)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_10: StgValue_116 (58)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_10: tmp_69_i_i (59)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:12  %tmp_69_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_10: StgValue_118 (60)  [1/1] 0.00ns  loc: yuv_filter.c:53
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_10: Y (90)  [1/1] 2.80ns  loc: yuv_filter.c:57
.reset:43  %Y = add i8 16, %tmp_50_i_i

ST_10: U (104)  [1/1] 2.07ns  loc: yuv_filter.c:58
.reset:57  %U = xor i8 %tmp_58_i_i, -128

ST_10: V (118)  [1/1] 2.07ns  loc: yuv_filter.c:59
.reset:71  %V = xor i8 %tmp_66_i_i, -128

ST_10: StgValue_122 (119)  [1/1] 2.32ns  loc: yuv_filter.c:60
.reset:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %Y)

ST_10: StgValue_123 (120)  [1/1] 2.32ns  loc: yuv_filter.c:61
.reset:73  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %U)

ST_10: StgValue_124 (121)  [1/1] 2.32ns  loc: yuv_filter.c:62
.reset:74  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %V)

ST_10: empty_79 (122)  [1/1] 0.00ns  loc: yuv_filter.c:63
.reset:75  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_69_i_i)

ST_10: StgValue_126 (124)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:77  br label %0


 <State 11>: 0.00ns
ST_11: StgValue_127 (126)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000000]
empty_72             (specinterface    ) [ 000000000000]
empty_73             (specinterface    ) [ 000000000000]
empty_74             (specinterface    ) [ 000000000000]
empty_75             (specinterface    ) [ 000000000000]
empty_76             (specinterface    ) [ 000000000000]
V_scale_read         (read             ) [ 000000000000]
U_scale_read         (read             ) [ 000000000000]
Y_scale_read         (read             ) [ 000000000000]
StgValue_21          (write            ) [ 000000000000]
empty_77             (specinterface    ) [ 000000000000]
StgValue_23          (write            ) [ 000000000000]
empty_78             (specinterface    ) [ 000000000000]
StgValue_25          (write            ) [ 000000000000]
width                (read             ) [ 000000000000]
height               (read             ) [ 001111111110]
StgValue_28          (write            ) [ 000000000000]
StgValue_29          (write            ) [ 000000000000]
cast                 (zext             ) [ 000000000000]
cast1                (zext             ) [ 000000000000]
bound                (mul              ) [ 001111111110]
StgValue_33          (br               ) [ 011111111110]
indvar_flatten       (phi              ) [ 001000000000]
x_i_i                (phi              ) [ 001000000000]
y_i_i                (phi              ) [ 001000000000]
exitcond_flatten     (icmp             ) [ 001111111110]
indvar_flatten_next  (add              ) [ 011111111110]
StgValue_39          (br               ) [ 000000000000]
x                    (add              ) [ 000000000000]
exitcond_i_i         (icmp             ) [ 000000000000]
y_i_i_mid2           (select           ) [ 001100000000]
tmp_i_i_mid2_v       (select           ) [ 011111111110]
tmp_22               (trunc            ) [ 001100000000]
tmp_23               (trunc            ) [ 001100000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000]
p_shl1_cast          (bitconcatenate   ) [ 000000000000]
tmp_s                (add              ) [ 000000000000]
tmp_i_i_cast         (zext             ) [ 000000000000]
tmp_24               (add              ) [ 001010000000]
y                    (add              ) [ 011011111110]
tmp_26_cast          (zext             ) [ 000000000000]
in_channels_ch1_addr (getelementptr    ) [ 001001110000]
in_channels_ch2_addr (getelementptr    ) [ 001001110000]
in_channels_ch3_addr (getelementptr    ) [ 001001110000]
R                    (load             ) [ 001000001000]
G                    (load             ) [ 001000001100]
B                    (load             ) [ 001000001000]
p_shl6_i_i           (bitconcatenate   ) [ 000000000000]
p_shl6_cast_i_i_cast (zext             ) [ 000000000000]
tmp                  (add              ) [ 001000001000]
tmp_40_cast14_i_i    (zext             ) [ 000000000000]
p_shl5_i_i           (bitconcatenate   ) [ 000000000000]
p_shl5_cast_i_i      (zext             ) [ 000000000000]
tmp_42_cast11_i_i_ca (zext             ) [ 000000000000]
p_shl4_i_i           (bitconcatenate   ) [ 000000000000]
p_shl4_cast_i_i      (zext             ) [ 000000000000]
tmp_44_cast10_i_i    (zext             ) [ 000000000000]
tmp_45_i_i           (mul              ) [ 000000000000]
tmp_cast             (zext             ) [ 000000000000]
tmp_46_i_i           (add              ) [ 000000000000]
tmp_46_cast_i_i      (zext             ) [ 000000000000]
tmp1                 (add              ) [ 000000000000]
tmp2                 (add              ) [ 000000000000]
tmp2_cast            (zext             ) [ 000000000000]
tmp_48_i_i           (add              ) [ 000000000000]
tmp_50_i_i           (partselect       ) [ 001000000110]
tmp_51_i_i           (mul              ) [ 000000000000]
p_shl2_i_i           (bitconcatenate   ) [ 000000000000]
p_shl2_cast_i_i      (zext             ) [ 000000000000]
p_shl3_i_i           (bitconcatenate   ) [ 000000000000]
p_shl3_cast7_i_i     (zext             ) [ 000000000000]
p_shl3_cast_i_i      (zext             ) [ 000000000000]
tmp_53_i_i           (sub              ) [ 000000000000]
tmp_54_i_i           (add              ) [ 000000000000]
tmp_54_cast_i_i      (sext             ) [ 000000000000]
tmp3                 (add              ) [ 001000000100]
tmp_59_i_i           (mul              ) [ 000000000000]
p_neg_i_i            (sub              ) [ 000000000000]
p_neg_cast_i_i       (sext             ) [ 000000000000]
p_shl1_i_i           (bitconcatenate   ) [ 000000000000]
p_shl1_cast_i_i      (zext             ) [ 000000000000]
tmp_61_i_i           (sub              ) [ 001000000100]
tmp_62_i_i           (add              ) [ 001000000100]
tmp_42_cast11_i_i    (zext             ) [ 000000000000]
tmp_52_i_i           (mul              ) [ 000000000000]
tmp_56_i_i           (add              ) [ 000000000000]
tmp_58_i_i           (partselect       ) [ 001000000010]
tmp_60_i_i           (mul              ) [ 000000000000]
tmp_61_cast_i_i      (sext             ) [ 000000000000]
tmp_62_cast_i_i      (zext             ) [ 000000000000]
tmp4                 (add              ) [ 000000000000]
tmp_64_i_i           (add              ) [ 000000000000]
tmp_66_i_i           (partselect       ) [ 001000000010]
StgValue_114         (specloopname     ) [ 000000000000]
StgValue_115         (speclooptripcount) [ 000000000000]
StgValue_116         (specloopname     ) [ 000000000000]
tmp_69_i_i           (specregionbegin  ) [ 000000000000]
StgValue_118         (specpipeline     ) [ 000000000000]
Y                    (add              ) [ 000000000000]
U                    (xor              ) [ 000000000000]
V                    (xor              ) [ 000000000000]
StgValue_122         (write            ) [ 000000000000]
StgValue_123         (write            ) [ 000000000000]
StgValue_124         (write            ) [ 000000000000]
empty_79             (specregionend    ) [ 000000000000]
StgValue_126         (br               ) [ 011111111110]
StgValue_127         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Y_scale_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="U_scale_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_scale_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2Y"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="V_scale_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="U_scale_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Y_scale_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_21_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_23_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_25_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="width_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="height_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_28_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_29_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_122_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="StgValue_123_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_124_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="in_channels_ch1_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="23" slack="0"/>
<pin id="229" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_channels_ch2_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="23" slack="0"/>
<pin id="236" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="in_channels_ch3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="23" slack="0"/>
<pin id="243" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="indvar_flatten_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="x_i_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_i_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_i_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i_i/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="y_i_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i_i (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="y_i_i_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="16" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i_i/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="cast1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_flatten_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten_next_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="x_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond_i_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="y_i_i_mid2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_i_i_mid2_v_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_22_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_23_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="23" slack="0"/>
<pin id="350" dir="0" index="1" bw="13" slack="1"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl1_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="23" slack="0"/>
<pin id="357" dir="0" index="1" bw="15" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="23" slack="0"/>
<pin id="364" dir="0" index="1" bw="23" slack="0"/>
<pin id="365" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_i_i_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_24_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="23" slack="0"/>
<pin id="374" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="y_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="1"/>
<pin id="380" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_26_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="23" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_shl6_i_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_i_i/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_shl6_cast_i_i_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_i_i_cast/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="9" slack="0"/>
<pin id="403" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_40_cast14_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast14_i_i/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_shl5_i_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="1"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_i_i/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl5_cast_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_i_i/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_42_cast11_i_i_ca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i_ca/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl4_i_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="1"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i_i/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl4_cast_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i_i/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_44_cast10_i_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast10_i_i/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="1"/>
<pin id="439" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_46_i_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="14" slack="0"/>
<pin id="443" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46_i_i/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_46_cast_i_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast_i_i/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="0"/>
<pin id="452" dir="0" index="1" bw="15" slack="0"/>
<pin id="453" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp2_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="13" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_48_i_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i_i/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_50_i_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="0" index="3" bw="5" slack="0"/>
<pin id="470" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50_i_i/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_shl2_i_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="1"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_shl2_cast_i_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i_i/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_shl3_i_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="1"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i_i/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_shl3_cast7_i_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast7_i_i/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_shl3_cast_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i_i/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_53_i_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53_i_i/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_54_cast_i_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_cast_i_i/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="15" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_neg_i_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_neg_cast_i_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="0"/>
<pin id="524" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast_i_i/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_shl1_i_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="1"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i_i/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_shl1_cast_i_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i_i/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_61_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="0" index="1" bw="9" slack="0"/>
<pin id="540" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61_i_i/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_42_cast11_i_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_58_i_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="0" index="3" bw="5" slack="0"/>
<pin id="551" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58_i_i/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_61_cast_i_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="14" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61_cast_i_i/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_62_cast_i_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast_i_i/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="0" index="1" bw="14" slack="0"/>
<pin id="564" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_66_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="16" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66_i_i/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="Y_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="2"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="U_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/10 "/>
</bind>
</comp>

<comp id="594" class="1007" name="bound_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="600" class="1007" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="0" index="2" bw="8" slack="0"/>
<pin id="604" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_45_i_i/8 tmp2/8 "/>
</bind>
</comp>

<comp id="609" class="1007" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="15" slack="0"/>
<pin id="613" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_51_i_i/8 tmp_54_i_i/8 "/>
</bind>
</comp>

<comp id="618" class="1007" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="15" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="15" slack="0"/>
<pin id="622" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_59_i_i/8 tmp_62_i_i/8 "/>
</bind>
</comp>

<comp id="626" class="1007" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="630" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_52_i_i/9 tmp_56_i_i/9 "/>
</bind>
</comp>

<comp id="634" class="1007" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="0" index="2" bw="16" slack="0"/>
<pin id="638" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_60_i_i/9 tmp_64_i_i/9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="height_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="648" class="1005" name="bound_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="653" class="1005" name="exitcond_flatten_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="657" class="1005" name="indvar_flatten_next_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="662" class="1005" name="y_i_i_mid2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="1"/>
<pin id="664" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i_i_mid2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_i_i_mid2_v_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_22_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="1"/>
<pin id="675" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_23_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="1"/>
<pin id="680" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_24_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="23" slack="1"/>
<pin id="685" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="688" class="1005" name="y_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="1"/>
<pin id="690" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="693" class="1005" name="in_channels_ch1_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="22" slack="1"/>
<pin id="695" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="in_channels_ch2_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="22" slack="1"/>
<pin id="700" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="in_channels_ch3_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="22" slack="1"/>
<pin id="705" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="R_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="714" class="1005" name="G_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="721" class="1005" name="B_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_50_i_i_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="2"/>
<pin id="736" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50_i_i "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp3_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_61_i_i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="1"/>
<pin id="746" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i_i "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_62_i_i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="15" slack="1"/>
<pin id="751" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i_i "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_58_i_i_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_66_i_i_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="140" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="134" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="182" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="130" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="130" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="130" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="225" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="239" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="176" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="182" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="265" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="265" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="276" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="287" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="287" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="319" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="313" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="276" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="332" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="348" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="362" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="246" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="80" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="416" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="430" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="450" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="84" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="486" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="482" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="493" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="70" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="522" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="84" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="86" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="126" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="576" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="586"><net_src comp="128" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="587"><net_src comp="582" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="592"><net_src comp="128" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="593"><net_src comp="588" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="598"><net_src comp="298" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="294" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="434" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="420" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="608"><net_src comp="600" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="406" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="96" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="617"><net_src comp="609" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="623"><net_src comp="98" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="406" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="96" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="102" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="543" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="626" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="639"><net_src comp="104" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="543" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="561" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="634" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="646"><net_src comp="182" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="651"><net_src comp="594" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="656"><net_src comp="302" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="307" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="665"><net_src comp="324" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="671"><net_src comp="332" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="676"><net_src comp="340" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="681"><net_src comp="344" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="686"><net_src comp="371" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="691"><net_src comp="377" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="696"><net_src comp="225" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="701"><net_src comp="232" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="706"><net_src comp="239" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="711"><net_src comp="246" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="717"><net_src comp="251" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="724"><net_src comp="256" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="732"><net_src comp="400" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="737"><net_src comp="465" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="742"><net_src comp="510" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="747"><net_src comp="537" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="752"><net_src comp="618" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="757"><net_src comp="546" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="762"><net_src comp="567" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="588" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: in_width | {}
	Port: in_height | {}
	Port: out_channels_ch1 | {10 }
	Port: out_channels_ch2 | {10 }
	Port: out_channels_ch3 | {10 }
	Port: out_width | {1 }
	Port: out_height | {1 }
	Port: Y_scale_out | {1 }
	Port: U_scale_out | {1 }
	Port: V_scale_out | {1 }
 - Input state : 
	Port: rgb2yuv11 : in_channels_ch1 | {4 5 6 7 }
	Port: rgb2yuv11 : in_channels_ch2 | {4 5 6 7 }
	Port: rgb2yuv11 : in_channels_ch3 | {4 5 6 7 }
	Port: rgb2yuv11 : in_width | {1 }
	Port: rgb2yuv11 : in_height | {1 }
	Port: rgb2yuv11 : Y_scale | {1 }
	Port: rgb2yuv11 : U_scale | {1 }
	Port: rgb2yuv11 : V_scale | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_39 : 2
		x : 1
		exitcond_i_i : 1
		y_i_i_mid2 : 2
		tmp_i_i_mid2_v : 2
		tmp_22 : 3
		tmp_23 : 3
	State 3
		tmp_s : 1
		tmp_24 : 2
	State 4
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		G : 2
		B : 2
	State 5
	State 6
	State 7
		p_shl6_i_i : 1
		p_shl6_cast_i_i_cast : 2
		tmp : 3
	State 8
		p_shl5_cast_i_i : 1
		p_shl4_cast_i_i : 1
		tmp_45_i_i : 1
		tmp_46_i_i : 2
		tmp_46_cast_i_i : 3
		tmp1 : 4
		tmp2 : 2
		tmp2_cast : 3
		tmp_48_i_i : 5
		tmp_50_i_i : 6
		tmp_51_i_i : 1
		p_shl2_cast_i_i : 1
		p_shl3_cast7_i_i : 1
		p_shl3_cast_i_i : 1
		tmp_53_i_i : 2
		tmp_54_i_i : 2
		tmp_54_cast_i_i : 3
		tmp3 : 4
		tmp_59_i_i : 1
		p_neg_i_i : 2
		p_neg_cast_i_i : 3
		p_shl1_cast_i_i : 1
		tmp_61_i_i : 4
		tmp_62_i_i : 2
	State 9
		tmp_52_i_i : 1
		tmp_56_i_i : 2
		tmp_58_i_i : 3
		tmp_60_i_i : 1
		tmp4 : 1
		tmp_64_i_i : 2
		tmp_66_i_i : 3
	State 10
		StgValue_122 : 1
		empty_79 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_307 |    0    |    0    |    39   |
|          |           x_fu_313          |    0    |    0    |    23   |
|          |         tmp_s_fu_362        |    0    |    0    |    23   |
|          |        tmp_24_fu_371        |    0    |    0    |    23   |
|          |           y_fu_377          |    0    |    0    |    23   |
|    add   |          tmp_fu_400         |    0    |    0    |    16   |
|          |      tmp_46_i_i_fu_440      |    0    |    0    |    21   |
|          |         tmp1_fu_450         |    0    |    0    |    23   |
|          |      tmp_48_i_i_fu_459      |    0    |    0    |    23   |
|          |         tmp3_fu_510         |    0    |    0    |    23   |
|          |         tmp4_fu_561         |    0    |    0    |    22   |
|          |           Y_fu_576          |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_53_i_i_fu_501      |    0    |    0    |    23   |
|    sub   |       p_neg_i_i_fu_516      |    0    |    0    |    19   |
|          |      tmp_61_i_i_fu_537      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      y_i_i_mid2_fu_324      |    0    |    0    |    16   |
|          |    tmp_i_i_mid2_v_fu_332    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_302   |    0    |    0    |    16   |
|          |     exitcond_i_i_fu_319     |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |           U_fu_582          |    0    |    0    |    8    |
|          |           V_fu_588          |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_600         |    1    |    0    |    0    |
|          |          grp_fu_609         |    1    |    0    |    0    |
|  muladd  |          grp_fu_618         |    1    |    0    |    0    |
|          |          grp_fu_626         |    1    |    0    |    0    |
|          |          grp_fu_634         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         bound_fu_594        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   V_scale_read_read_fu_134  |    0    |    0    |    0    |
|          |   U_scale_read_read_fu_140  |    0    |    0    |    0    |
|   read   |   Y_scale_read_read_fu_146  |    0    |    0    |    0    |
|          |      width_read_fu_176      |    0    |    0    |    0    |
|          |      height_read_fu_182     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   StgValue_21_write_fu_152  |    0    |    0    |    0    |
|          |   StgValue_23_write_fu_160  |    0    |    0    |    0    |
|          |   StgValue_25_write_fu_168  |    0    |    0    |    0    |
|   write  |   StgValue_28_write_fu_188  |    0    |    0    |    0    |
|          |   StgValue_29_write_fu_196  |    0    |    0    |    0    |
|          |  StgValue_122_write_fu_204  |    0    |    0    |    0    |
|          |  StgValue_123_write_fu_211  |    0    |    0    |    0    |
|          |  StgValue_124_write_fu_218  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_294         |    0    |    0    |    0    |
|          |         cast1_fu_298        |    0    |    0    |    0    |
|          |     tmp_i_i_cast_fu_368     |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_382     |    0    |    0    |    0    |
|          | p_shl6_cast_i_i_cast_fu_396 |    0    |    0    |    0    |
|          |   tmp_40_cast14_i_i_fu_406  |    0    |    0    |    0    |
|          |    p_shl5_cast_i_i_fu_416   |    0    |    0    |    0    |
|          | tmp_42_cast11_i_i_ca_fu_420 |    0    |    0    |    0    |
|          |    p_shl4_cast_i_i_fu_430   |    0    |    0    |    0    |
|   zext   |   tmp_44_cast10_i_i_fu_434  |    0    |    0    |    0    |
|          |       tmp_cast_fu_437       |    0    |    0    |    0    |
|          |    tmp_46_cast_i_i_fu_446   |    0    |    0    |    0    |
|          |       tmp2_cast_fu_456      |    0    |    0    |    0    |
|          |    p_shl2_cast_i_i_fu_482   |    0    |    0    |    0    |
|          |   p_shl3_cast7_i_i_fu_493   |    0    |    0    |    0    |
|          |    p_shl3_cast_i_i_fu_497   |    0    |    0    |    0    |
|          |    p_shl1_cast_i_i_fu_533   |    0    |    0    |    0    |
|          |   tmp_42_cast11_i_i_fu_543  |    0    |    0    |    0    |
|          |    tmp_62_cast_i_i_fu_558   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_22_fu_340        |    0    |    0    |    0    |
|          |        tmp_23_fu_344        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl_cast_fu_348      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_355     |    0    |    0    |    0    |
|          |      p_shl6_i_i_fu_388      |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_i_i_fu_409      |    0    |    0    |    0    |
|          |      p_shl4_i_i_fu_423      |    0    |    0    |    0    |
|          |      p_shl2_i_i_fu_475      |    0    |    0    |    0    |
|          |      p_shl3_i_i_fu_486      |    0    |    0    |    0    |
|          |      p_shl1_i_i_fu_526      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_50_i_i_fu_465      |    0    |    0    |    0    |
|partselect|      tmp_58_i_i_fu_546      |    0    |    0    |    0    |
|          |      tmp_66_i_i_fu_567      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_54_cast_i_i_fu_507   |    0    |    0    |    0    |
|   sext   |    p_neg_cast_i_i_fu_522    |    0    |    0    |    0    |
|          |    tmp_61_cast_i_i_fu_555   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   408   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_721         |    8   |
|          G_reg_714         |    8   |
|          R_reg_708         |    8   |
|        bound_reg_648       |   32   |
|  exitcond_flatten_reg_653  |    1   |
|       height_reg_643       |   16   |
|in_channels_ch1_addr_reg_693|   22   |
|in_channels_ch2_addr_reg_698|   22   |
|in_channels_ch3_addr_reg_703|   22   |
| indvar_flatten_next_reg_657|   32   |
|   indvar_flatten_reg_261   |   32   |
|        tmp3_reg_739        |   16   |
|       tmp_22_reg_673       |   13   |
|       tmp_23_reg_678       |   15   |
|       tmp_24_reg_683       |   23   |
|     tmp_50_i_i_reg_734     |    8   |
|     tmp_58_i_i_reg_754     |    8   |
|     tmp_61_i_i_reg_744     |   14   |
|     tmp_62_i_i_reg_749     |   15   |
|     tmp_66_i_i_reg_759     |    8   |
|   tmp_i_i_mid2_v_reg_668   |   16   |
|         tmp_reg_729        |   10   |
|        x_i_i_reg_272       |   16   |
|     y_i_i_mid2_reg_662     |   16   |
|        y_i_i_reg_283       |   16   |
|          y_reg_688         |   16   |
+----------------------------+--------+
|            Total           |   413  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_246 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_626    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   408  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   413  |   444  |
+-----------+--------+--------+--------+--------+
