Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Wed Sep 11 16:12:52 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[20]:D
  Delay (ns):              0.168
  Slack (ns):              0.031
  Arrival (ns):            3.749
  Required (ns):           3.718

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[73]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[73]:D
  Delay (ns):              0.170
  Slack (ns):              0.031
  Arrival (ns):            3.760
  Required (ns):           3.729

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[63]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[63]:D
  Delay (ns):              0.173
  Slack (ns):              0.033
  Arrival (ns):            3.763
  Required (ns):           3.730

Path 4
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiReqReg_data[23]:D
  Delay (ns):              0.181
  Slack (ns):              0.036
  Arrival (ns):            3.924
  Required (ns):           3.888

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[66]:D
  Delay (ns):              0.180
  Slack (ns):              0.040
  Arrival (ns):            3.770
  Required (ns):           3.730

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[71]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[71]:D
  Delay (ns):              0.182
  Slack (ns):              0.042
  Arrival (ns):            3.772
  Required (ns):           3.730

Path 7
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[49]:D
  Delay (ns):              0.181
  Slack (ns):              0.043
  Arrival (ns):            1.940
  Required (ns):           1.897

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[23]:D
  Delay (ns):              0.180
  Slack (ns):              0.043
  Arrival (ns):            3.761
  Required (ns):           3.718

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[60]:D
  Delay (ns):              0.184
  Slack (ns):              0.044
  Arrival (ns):            3.774
  Required (ns):           3.730

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[61]:D
  Delay (ns):              0.184
  Slack (ns):              0.044
  Arrival (ns):            3.774
  Required (ns):           3.730

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[67]:D
  Delay (ns):              0.184
  Slack (ns):              0.044
  Arrival (ns):            3.774
  Required (ns):           3.730

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[17]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.763
  Required (ns):           3.718

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[45]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            1.944
  Required (ns):           1.898

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[26]:D
  Delay (ns):              0.183
  Slack (ns):              0.046
  Arrival (ns):            3.764
  Required (ns):           3.718

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[80]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[80]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            3.775
  Required (ns):           3.729

Path 16
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[32]:D
  Delay (ns):              0.187
  Slack (ns):              0.048
  Arrival (ns):            1.946
  Required (ns):           1.898

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[28]:D
  Delay (ns):              0.185
  Slack (ns):              0.048
  Arrival (ns):            3.766
  Required (ns):           3.718

Path 18
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.180
  Slack (ns):              0.048
  Arrival (ns):            1.923
  Required (ns):           1.875

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[19]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            3.768
  Required (ns):           3.718

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[2]:D
  Delay (ns):              0.185
  Slack (ns):              0.054
  Arrival (ns):            1.919
  Required (ns):           1.865

Path 21
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ALEN_out[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/alen_mst[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.057
  Arrival (ns):            1.936
  Required (ns):           1.879

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:D
  Delay (ns):              0.193
  Slack (ns):              0.057
  Arrival (ns):            3.782
  Required (ns):           3.725

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_b_size_i[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1_Z[9]:D
  Delay (ns):              0.204
  Slack (ns):              0.061
  Arrival (ns):            3.797
  Required (ns):           3.736

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[15]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[15]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            1.863
  Required (ns):           1.800

Path 25
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[1]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            1.863
  Required (ns):           1.800

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[112]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.739
  Required (ns):           3.676

Path 27
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_7:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.879
  Required (ns):           3.816

Path 28
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[7]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[7]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.861
  Required (ns):           1.797

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.693
  Required (ns):           3.629

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.713
  Required (ns):           3.649

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.705
  Required (ns):           3.641

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.726
  Required (ns):           3.662

Path 33
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[5]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.878
  Required (ns):           1.814

Path 34
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[30]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[30]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            1.877
  Required (ns):           1.812

Path 35
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.694
  Required (ns):           3.629

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_66/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.717
  Required (ns):           3.652

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[9]:D
  Delay (ns):              0.170
  Slack (ns):              0.065
  Arrival (ns):            3.757
  Required (ns):           3.692

Path 38
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_39:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[5]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.874
  Required (ns):           3.809

Path 39
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0]:SLn
  Delay (ns):              0.237
  Slack (ns):              0.066
  Arrival (ns):            3.794
  Required (ns):           3.728

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1]:SLn
  Delay (ns):              0.238
  Slack (ns):              0.066
  Arrival (ns):            3.795
  Required (ns):           3.729

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[2]:SLn
  Delay (ns):              0.237
  Slack (ns):              0.066
  Arrival (ns):            3.794
  Required (ns):           3.728

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_69/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.718
  Required (ns):           3.652

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[14]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.728
  Required (ns):           3.662

Path 44
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.875
  Required (ns):           3.809

Path 45
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_6:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_5:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.882
  Required (ns):           3.816

Path 46
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[3]:SLn
  Delay (ns):              0.238
  Slack (ns):              0.067
  Arrival (ns):            3.795
  Required (ns):           3.728

Path 47
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.696
  Required (ns):           3.629

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[14]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.736
  Required (ns):           3.669

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.737
  Required (ns):           3.670

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.743
  Required (ns):           3.676

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.741
  Required (ns):           3.674

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][65]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.723
  Required (ns):           3.656

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_127/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.712
  Required (ns):           3.645

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.726
  Required (ns):           3.659

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[10]:D
  Delay (ns):              0.172
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.719
  Required (ns):           3.652

Path 57
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[10]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.710
  Required (ns):           3.642

Path 58
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]:D
  Delay (ns):              0.180
  Slack (ns):              0.068
  Arrival (ns):            3.747
  Required (ns):           3.679

Path 59
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.702
  Required (ns):           3.634

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[0]:SLn
  Delay (ns):              0.239
  Slack (ns):              0.068
  Arrival (ns):            3.796
  Required (ns):           3.728

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[1]:SLn
  Delay (ns):              0.240
  Slack (ns):              0.068
  Arrival (ns):            3.797
  Required (ns):           3.729

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[111]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.737
  Required (ns):           3.669

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.735
  Required (ns):           3.667

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[15]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.736
  Required (ns):           3.668

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][40]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.714
  Required (ns):           3.646

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_110/s0:D
  Delay (ns):              0.175
  Slack (ns):              0.068
  Arrival (ns):            3.767
  Required (ns):           3.699

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[125]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.714
  Required (ns):           3.646

Path 68
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_30:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_29:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.869
  Required (ns):           3.801

Path 69
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[20]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[20]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.864
  Required (ns):           1.795

Path 70
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[27]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[27]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            1.895
  Required (ns):           1.826

Path 71
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D
  Delay (ns):              0.183
  Slack (ns):              0.069
  Arrival (ns):            3.755
  Required (ns):           3.686

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[9].data_shifter[9][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[8].data_shifter[8][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.721
  Required (ns):           3.652

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[15]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.729
  Required (ns):           3.660

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[25]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.712
  Required (ns):           3.643

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[9]:D
  Delay (ns):              0.184
  Slack (ns):              0.069
  Arrival (ns):            3.769
  Required (ns):           3.700

Path 76
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.878
  Required (ns):           3.809

Path 77
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_27:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_26:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.885
  Required (ns):           3.816

Path 78
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q2:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            1.885
  Required (ns):           1.816

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[15]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[15]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.864
  Required (ns):           1.794

Path 80
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/mask_wrap_addr_pre[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/mask_wrap_addr_reg[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.879
  Required (ns):           1.809

Path 81
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[25]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[25]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.872
  Required (ns):           1.802

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.883
  Required (ns):           1.813

Path 83
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[19]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[50]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.898
  Required (ns):           1.828

Path 84
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[23]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.872
  Required (ns):           1.802

Path 85
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.698
  Required (ns):           3.628

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.696
  Required (ns):           3.626

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.700
  Required (ns):           3.630

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r1:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.734
  Required (ns):           3.664

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[117]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.718
  Required (ns):           3.648

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.747
  Required (ns):           3.677

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_46/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.708
  Required (ns):           3.638

Path 93
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.879
  Required (ns):           3.809

Path 94
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_10:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.886
  Required (ns):           3.816

Path 95
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_13_0:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_12:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.878
  Required (ns):           3.808

Path 96
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.878
  Required (ns):           3.808

Path 97
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/mem_reg_inst[22]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/wb_reg_inst[22]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.886
  Required (ns):           1.816

Path 98
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/mem_reg_pc[25]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/wb_reg_pc[25]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.901
  Required (ns):           1.831

Path 99
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.893
  Required (ns):           1.823

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[29]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[29]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.864
  Required (ns):           1.793

