
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003629                       # Number of seconds simulated
sim_ticks                                  3628978000                       # Number of ticks simulated
final_tick                                 3628978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298288                       # Simulator instruction rate (inst/s)
host_op_rate                                   298288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              216495702                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646248                       # Number of bytes of host memory used
host_seconds                                    16.76                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           87232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          243648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             330880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5170                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24037622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67139564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91177185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24037622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24037622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24037622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67139564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91177185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 330880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  330880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3627822500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.977444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.167594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.605732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          199     18.70%     18.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          337     31.67%     50.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          311     29.23%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      2.91%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      3.29%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      1.22%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.50%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.94%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112     10.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1064                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     45130250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               142067750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8729.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27479.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     701706.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3492720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1905750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17745000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            896202450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1391049000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2547383880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            702.019243                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2309279250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1198227000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4551120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2483250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22581000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1492097265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            868326000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2627027595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            723.970551                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1436204500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2071288000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265581                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48849                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2706                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152727                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145269                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.116777                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106819                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473850                       # DTB read hits
system.cpu.dtb.read_misses                        214                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   474064                       # DTB read accesses
system.cpu.dtb.write_hits                       58179                       # DTB write hits
system.cpu.dtb.write_misses                       258                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58437                       # DTB write accesses
system.cpu.dtb.data_hits                       532029                       # DTB hits
system.cpu.dtb.data_misses                        472                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532501                       # DTB accesses
system.cpu.itb.fetch_hits                      619606                       # ITB hits
system.cpu.itb.fetch_misses                       137                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619743                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7257957                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             655358                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5083963                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265581                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             252088                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6477906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5387                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    619606                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1854                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7141734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.711867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6070112     84.99%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4603      0.06%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291244      4.08%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3675      0.05%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363657      5.09%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3086      0.04%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112313      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2441      0.03%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290603      4.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7141734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036592                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.700468                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   246335                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6248311                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37043                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607907                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2138                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108471                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   894                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5066068                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3573                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2138                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   350667                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3096149                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17075                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419616                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3256089                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5060541                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   313                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067209                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    255                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  66869                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4825596                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7299586                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1061677                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31243                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                548                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            425                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151889                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471185                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60491                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2808                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1109                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5035317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 739                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5031647                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               410                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           35955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17231                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             97                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7141734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.704541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3310660     46.36%     46.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924372     40.95%     87.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675206      9.45%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202244      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8778      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12566      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4475      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2125      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1308      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7141734                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     802      3.13%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     74.61%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3424     13.37%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2274      8.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526461     10.46%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.62%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               475065      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59009      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5031647                       # Type of FU issued
system.cpu.iq.rate                           0.693259                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25602                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005088                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8352532                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            640230                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592135                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878507                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431968                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 608411                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448838                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2509                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6568                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4967                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2138                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752113                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234140                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5051976                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1003                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471185                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60491                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                400                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95464                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17703                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            197                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            551                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1646                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2197                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5028619                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                474065                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3027                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15920                       # number of nop insts executed
system.cpu.iew.exec_refs                       532503                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258788                       # Number of branches executed
system.cpu.iew.exec_stores                      58438                       # Number of stores executed
system.cpu.iew.exec_rate                     0.692842                       # Inst execution rate
system.cpu.iew.wb_sent                        5022728                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5021776                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242255                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5243633                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.691899                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809030                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37229                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1837                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7135852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.702579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.324341                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4343320     60.87%     60.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716519     24.05%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720762     10.10%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157166      2.20%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3080      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52807      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1666      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26649      0.37%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113883      1.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7135852                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113883                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12070968                       # The number of ROB reads
system.cpu.rob.rob_writes                    10107486                       # The number of ROB writes
system.cpu.timesIdled                            1411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          116223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.451591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.451591                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.688899                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.688899                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040109                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407352                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3569                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.816530                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.839255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         114026750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.816530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2093101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2093101                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465246                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47718                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512964                       # number of overall hits
system.cpu.dcache.overall_hits::total          512964                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1178                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7515                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8693                       # number of overall misses
system.cpu.dcache.overall_misses::total          8693                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     70847250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70847250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    514728549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    514728549                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       228500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       228500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    585575799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    585575799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    585575799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    585575799                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521657                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002526                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.136060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.136060                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016664                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016664                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60141.977929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60141.977929                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68493.486228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68493.486228                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19041.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19041.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67361.762222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67361.762222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67361.762222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67361.762222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.574202                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3261                       # number of writebacks
system.cpu.dcache.writebacks::total              3261                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4229                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4620                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3286                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     48593750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48593750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    236709657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    236709657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    285303407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285303407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    285303407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    285303407                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007808                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61745.552732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61745.552732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72035.805539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72035.805539                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70047.485146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70047.485146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70047.485146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70047.485146                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1395                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.818831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              617036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            323.733473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.818831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480330                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       617036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          617036                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        617036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           617036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       617036                       # number of overall hits
system.cpu.icache.overall_hits::total          617036                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2570                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2570                       # number of overall misses
system.cpu.icache.overall_misses::total          2570                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    145782248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145782248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    145782248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145782248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    145782248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145782248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619606                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004148                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004148                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56724.610117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56724.610117                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56724.610117                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56724.610117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56724.610117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56724.610117                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          608                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          664                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1906                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1906                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    106280502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106280502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    106280502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106280502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    106280502                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106280502                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003076                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55761.018888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55761.018888                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55761.018888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55761.018888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55761.018888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55761.018888                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3798.667045                       # Cycle average of tags in use
system.l2.tags.total_refs                        1301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.279125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1921.215531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1332.197519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        545.253995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.029315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.020328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4201                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.071121                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     81931                       # Number of tag accesses
system.l2.tags.data_accesses                    81931                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  543                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  214                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     757                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3261                       # number of Writeback hits
system.l2.Writeback_hits::total                  3261                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    60                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   543                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   274                       # number of demand (read+write) hits
system.l2.demand_hits::total                      817                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  543                       # number of overall hits
system.l2.overall_hits::cpu.data                  274                       # number of overall hits
system.l2.overall_hits::total                     817                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1363                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                581                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1944                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3226                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1363                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3807                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5170                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1363                       # number of overall misses
system.l2.overall_misses::cpu.data               3807                       # number of overall misses
system.l2.overall_misses::total                  5170                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     98647250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     45571750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       144219000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    232660250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     232660250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      98647250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     278232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        376879250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     98647250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    278232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       376879250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2701                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3261                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3261                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3286                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1906                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5987                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1906                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5987                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.715110                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.730818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.719733                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.981741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981741                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.715110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.932860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863538                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.715110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.932860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863538                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 72375.091709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 78436.746988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74186.728395                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 72120.350279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72120.350279                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 72375.091709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73084.318361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72897.340426                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 72375.091709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73084.318361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72897.340426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           581                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1944                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3226                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     83040750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     38934250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    121975000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    195872750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    195872750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     83040750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    234807000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    317847750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     83040750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    234807000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    317847750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.715110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.730818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.719733                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.981741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981741                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.715110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.932860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.715110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.932860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863538                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 60924.981658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67012.478485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62744.341564                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60716.909485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60716.909485                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 60924.981658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 61677.698976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61479.255319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 60924.981658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 61677.698976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61479.255319                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1944                       # Transaction distribution
system.membus.trans_dist::ReadResp               1944                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3226                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       330880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  330880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5170                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2585000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14005750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2701                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2701                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9248    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7885000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3166498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6895500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
