var s_op_hcompute_dw_conv_stencil, integer;
var s_op_hcompute_dw_conv_stencil_1, integer;
var s_op_hcompute_dw_conv_stencil_2, integer;
var s_op_hcompute_dw_conv_stencil_3, integer;
var s_op_hcompute_dw_conv_stencil_4, integer;
var s_op_hcompute_dw_conv_stencil_5, integer;
var s_op_hcompute_dw_conv_stencil_6, integer;
var s_op_hcompute_dw_conv_stencil_7, integer;
var s_op_hcompute_hw_filter_dw_global_wrapper_stencil, integer;
var s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1, integer;
var s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2, integer;
var s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3, integer;
var s_op_hcompute_hw_filter_pw_global_wrapper_stencil, integer;
var s_op_hcompute_hw_input_global_wrapper_stencil, integer;
var s_op_hcompute_hw_input_global_wrapper_stencil_1, integer;
var s_op_hcompute_hw_input_global_wrapper_stencil_2, integer;
var s_op_hcompute_hw_input_global_wrapper_stencil_3, integer;
var s_op_hcompute_hw_output_stencil, integer;
var s_op_hcompute_hw_output_stencil_1, integer;
var s_op_hcompute_hw_output_stencil_2, integer;
var s_op_hcompute_pw_conv_reduction_stencil, integer;
var s_op_hcompute_pw_conv_reduction_stencil_1, integer;
var s_op_hcompute_pw_conv_reduction_stencil_2, integer;
var s_op_hcompute_pw_conv_reduction_stencil_3, integer;
var s_op_hcompute_pw_conv_reduction_stencil_4, integer;
var s_op_hcompute_pw_conv_reduction_stencil_5, integer;
s.t. c0 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c1 : 0*s_op_hcompute_dw_conv_stencil_6 + 1*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c2 : 0*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 1*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c3 : 0*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 1*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c4 : 0*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 1*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c5 : 0*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 1*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + -1>= 0;
s.t. c6 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + -1*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c7 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 1*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c8 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + -1*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c9 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 1*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c10 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + -1*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c11 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 1*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c12 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + -1*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c13 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 1*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c14 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + -1*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c15 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 1*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c16 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + -1*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c17 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 1*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c18 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + -1*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c19 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 1*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c20 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + -1*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c21 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 1*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c22 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + -1*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c23 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 1*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c24 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + -1*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c25 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 1*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c26 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + -1*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c27 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 1*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c28 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + -1*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c29 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 1*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c30 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + -1*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c31 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 1*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c32 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + -1*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c33 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 1*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c34 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + -1*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c35 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 1*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c36 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + -1*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c37 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 1*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c38 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + -1*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c39 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 1*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c40 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + -1*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c41 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 1*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c42 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + -1*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c43 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 0*s_op_hcompute_pw_conv_reduction_stencil_5 + 1*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c44 : 1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + -1*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
s.t. c45 : -1*s_op_hcompute_dw_conv_stencil_6 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 + 1*s_op_hcompute_pw_conv_reduction_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_5 + 0*s_op_hcompute_dw_conv_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_stencil + 0*s_op_hcompute_pw_conv_reduction_stencil_4 + 0*s_op_hcompute_hw_output_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_1 + 0*s_op_hcompute_hw_filter_pw_global_wrapper_stencil + 0*s_op_hcompute_dw_conv_stencil_7 + 0*s_op_hcompute_pw_conv_reduction_stencil_2 + 0*s_op_hcompute_hw_output_stencil_1 + 0*s_op_hcompute_pw_conv_reduction_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil + 0*s_op_hcompute_dw_conv_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 0*s_op_hcompute_dw_conv_stencil_3 + 0*s_op_hcompute_hw_output_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 0*s_op_hcompute_dw_conv_stencil_2 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 + 0*s_op_hcompute_pw_conv_reduction_stencil_1 + 0>= 0;
minimize obj: 1*s_op_hcompute_dw_conv_stencil + 1*s_op_hcompute_dw_conv_stencil_1 + 1*s_op_hcompute_dw_conv_stencil_2 + 1*s_op_hcompute_dw_conv_stencil_3 + 1*s_op_hcompute_dw_conv_stencil_4 + 1*s_op_hcompute_dw_conv_stencil_5 + 1*s_op_hcompute_dw_conv_stencil_6 + 1*s_op_hcompute_dw_conv_stencil_7 + 1*s_op_hcompute_hw_input_global_wrapper_stencil + 1*s_op_hcompute_hw_input_global_wrapper_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_stencil_2 + 1*s_op_hcompute_hw_input_global_wrapper_stencil_3 + 1*s_op_hcompute_hw_output_stencil + 1*s_op_hcompute_hw_output_stencil_1 + 1*s_op_hcompute_hw_output_stencil_2 + 1*s_op_hcompute_pw_conv_reduction_stencil + 1*s_op_hcompute_pw_conv_reduction_stencil_1 + 1*s_op_hcompute_pw_conv_reduction_stencil_2 + 1*s_op_hcompute_pw_conv_reduction_stencil_3 + 1*s_op_hcompute_pw_conv_reduction_stencil_4 + 1*s_op_hcompute_pw_conv_reduction_stencil_5;
solve;printf "s_op_hcompute_dw_conv_stencil = %d\n", s_op_hcompute_dw_conv_stencil;
printf "s_op_hcompute_dw_conv_stencil_1 = %d\n", s_op_hcompute_dw_conv_stencil_1;
printf "s_op_hcompute_dw_conv_stencil_2 = %d\n", s_op_hcompute_dw_conv_stencil_2;
printf "s_op_hcompute_dw_conv_stencil_3 = %d\n", s_op_hcompute_dw_conv_stencil_3;
printf "s_op_hcompute_dw_conv_stencil_4 = %d\n", s_op_hcompute_dw_conv_stencil_4;
printf "s_op_hcompute_dw_conv_stencil_5 = %d\n", s_op_hcompute_dw_conv_stencil_5;
printf "s_op_hcompute_dw_conv_stencil_6 = %d\n", s_op_hcompute_dw_conv_stencil_6;
printf "s_op_hcompute_dw_conv_stencil_7 = %d\n", s_op_hcompute_dw_conv_stencil_7;
printf "s_op_hcompute_hw_filter_dw_global_wrapper_stencil = %d\n", s_op_hcompute_hw_filter_dw_global_wrapper_stencil;
printf "s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1 = %d\n", s_op_hcompute_hw_filter_dw_global_wrapper_stencil_1;
printf "s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2 = %d\n", s_op_hcompute_hw_filter_dw_global_wrapper_stencil_2;
printf "s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3 = %d\n", s_op_hcompute_hw_filter_dw_global_wrapper_stencil_3;
printf "s_op_hcompute_hw_filter_pw_global_wrapper_stencil = %d\n", s_op_hcompute_hw_filter_pw_global_wrapper_stencil;
printf "s_op_hcompute_hw_input_global_wrapper_stencil = %d\n", s_op_hcompute_hw_input_global_wrapper_stencil;
printf "s_op_hcompute_hw_input_global_wrapper_stencil_1 = %d\n", s_op_hcompute_hw_input_global_wrapper_stencil_1;
printf "s_op_hcompute_hw_input_global_wrapper_stencil_2 = %d\n", s_op_hcompute_hw_input_global_wrapper_stencil_2;
printf "s_op_hcompute_hw_input_global_wrapper_stencil_3 = %d\n", s_op_hcompute_hw_input_global_wrapper_stencil_3;
printf "s_op_hcompute_hw_output_stencil = %d\n", s_op_hcompute_hw_output_stencil;
printf "s_op_hcompute_hw_output_stencil_1 = %d\n", s_op_hcompute_hw_output_stencil_1;
printf "s_op_hcompute_hw_output_stencil_2 = %d\n", s_op_hcompute_hw_output_stencil_2;
printf "s_op_hcompute_pw_conv_reduction_stencil = %d\n", s_op_hcompute_pw_conv_reduction_stencil;
printf "s_op_hcompute_pw_conv_reduction_stencil_1 = %d\n", s_op_hcompute_pw_conv_reduction_stencil_1;
printf "s_op_hcompute_pw_conv_reduction_stencil_2 = %d\n", s_op_hcompute_pw_conv_reduction_stencil_2;
printf "s_op_hcompute_pw_conv_reduction_stencil_3 = %d\n", s_op_hcompute_pw_conv_reduction_stencil_3;
printf "s_op_hcompute_pw_conv_reduction_stencil_4 = %d\n", s_op_hcompute_pw_conv_reduction_stencil_4;
printf "s_op_hcompute_pw_conv_reduction_stencil_5 = %d\n", s_op_hcompute_pw_conv_reduction_stencil_5;
end;
