
LowSideCurrentSense_OpenLoopV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004528  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08004700  08004700  00005700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b30  08004b30  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004b30  08004b30  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004b30  08004b30  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b30  08004b30  00005b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b34  08004b34  00005b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004b38  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019fc  2000000c  08004b44  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a08  08004b44  00006a08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001122c  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a1b  00000000  00000000  00017268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  00019c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f36  00000000  00000000  0001b078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ac1  00000000  00000000  0001bfae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123b8  00000000  00000000  00040a6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5965  00000000  00000000  00052e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013878c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005670  00000000  00000000  001387d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  0013de40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080046e8 	.word	0x080046e8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080046e8 	.word	0x080046e8

08000218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <__NVIC_GetPriorityGrouping+0x18>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	0a1b      	lsrs	r3, r3, #8
 8000222:	f003 0307 	and.w	r3, r3, #7
}
 8000226:	4618      	mov	r0, r3
 8000228:	46bd      	mov	sp, r7
 800022a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022e:	4770      	bx	lr
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	4603      	mov	r3, r0
 800023c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800023e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000242:	2b00      	cmp	r3, #0
 8000244:	db0b      	blt.n	800025e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	f003 021f 	and.w	r2, r3, #31
 800024c:	4907      	ldr	r1, [pc, #28]	@ (800026c <__NVIC_EnableIRQ+0x38>)
 800024e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000252:	095b      	lsrs	r3, r3, #5
 8000254:	2001      	movs	r0, #1
 8000256:	fa00 f202 	lsl.w	r2, r0, r2
 800025a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800025e:	bf00      	nop
 8000260:	370c      	adds	r7, #12
 8000262:	46bd      	mov	sp, r7
 8000264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	e000e100 	.word	0xe000e100

08000270 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	6039      	str	r1, [r7, #0]
 800027a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800027c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000280:	2b00      	cmp	r3, #0
 8000282:	db0a      	blt.n	800029a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000284:	683b      	ldr	r3, [r7, #0]
 8000286:	b2da      	uxtb	r2, r3
 8000288:	490c      	ldr	r1, [pc, #48]	@ (80002bc <__NVIC_SetPriority+0x4c>)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	0112      	lsls	r2, r2, #4
 8000290:	b2d2      	uxtb	r2, r2
 8000292:	440b      	add	r3, r1
 8000294:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000298:	e00a      	b.n	80002b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029a:	683b      	ldr	r3, [r7, #0]
 800029c:	b2da      	uxtb	r2, r3
 800029e:	4908      	ldr	r1, [pc, #32]	@ (80002c0 <__NVIC_SetPriority+0x50>)
 80002a0:	79fb      	ldrb	r3, [r7, #7]
 80002a2:	f003 030f 	and.w	r3, r3, #15
 80002a6:	3b04      	subs	r3, #4
 80002a8:	0112      	lsls	r2, r2, #4
 80002aa:	b2d2      	uxtb	r2, r2
 80002ac:	440b      	add	r3, r1
 80002ae:	761a      	strb	r2, [r3, #24]
}
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	e000e100 	.word	0xe000e100
 80002c0:	e000ed00 	.word	0xe000ed00

080002c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b089      	sub	sp, #36	@ 0x24
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	60f8      	str	r0, [r7, #12]
 80002cc:	60b9      	str	r1, [r7, #8]
 80002ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	f003 0307 	and.w	r3, r3, #7
 80002d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002d8:	69fb      	ldr	r3, [r7, #28]
 80002da:	f1c3 0307 	rsb	r3, r3, #7
 80002de:	2b04      	cmp	r3, #4
 80002e0:	bf28      	it	cs
 80002e2:	2304      	movcs	r3, #4
 80002e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002e6:	69fb      	ldr	r3, [r7, #28]
 80002e8:	3304      	adds	r3, #4
 80002ea:	2b06      	cmp	r3, #6
 80002ec:	d902      	bls.n	80002f4 <NVIC_EncodePriority+0x30>
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	3b03      	subs	r3, #3
 80002f2:	e000      	b.n	80002f6 <NVIC_EncodePriority+0x32>
 80002f4:	2300      	movs	r3, #0
 80002f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	f04f 32ff 	mov.w	r2, #4294967295
 80002fc:	69bb      	ldr	r3, [r7, #24]
 80002fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000302:	43da      	mvns	r2, r3
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	401a      	ands	r2, r3
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800030c:	f04f 31ff 	mov.w	r1, #4294967295
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	fa01 f303 	lsl.w	r3, r1, r3
 8000316:	43d9      	mvns	r1, r3
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800031c:	4313      	orrs	r3, r2
         );
}
 800031e:	4618      	mov	r0, r3
 8000320:	3724      	adds	r7, #36	@ 0x24
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr

0800032a <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 800032a:	b480      	push	{r7}
 800032c:	b083      	sub	sp, #12
 800032e:	af00      	add	r7, sp, #0
 8000330:	6078      	str	r0, [r7, #4]
 8000332:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800033a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800033e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000342:	683a      	ldr	r2, [r7, #0]
 8000344:	431a      	orrs	r2, r3
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	691b      	ldr	r3, [r3, #16]
 8000350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000354:	683a      	ldr	r2, [r7, #0]
 8000356:	2a00      	cmp	r2, #0
 8000358:	d002      	beq.n	8000360 <LL_ADC_SetGainCompensation+0x36>
 800035a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800035e:	e000      	b.n	8000362 <LL_ADC_SetGainCompensation+0x38>
 8000360:	2200      	movs	r2, #0
 8000362:	431a      	orrs	r2, r3
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	611a      	str	r2, [r3, #16]
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <LL_ADC_INJ_SetTriggerSource>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet for
  *             more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000382:	f423 72fe 	bic.w	r2, r3, #508	@ 0x1fc
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	431a      	orrs	r2, r3
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800038e:	bf00      	nop
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr

0800039a <LL_ADC_INJ_SetTriggerEdge>:
  *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 800039a:	b480      	push	{r7}
 800039c:	b083      	sub	sp, #12
 800039e:	af00      	add	r7, sp, #0
 80003a0:	6078      	str	r0, [r7, #4]
 80003a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003a8:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	431a      	orrs	r2, r3
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <LL_ADC_INJ_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b085      	sub	sp, #20
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	60f8      	str	r0, [r7, #12]
 80003c8:	60b9      	str	r1, [r7, #8]
 80003ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->JSQR,
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	f003 031f 	and.w	r3, r3, #31
 80003d6:	211f      	movs	r1, #31
 80003d8:	fa01 f303 	lsl.w	r3, r1, r3
 80003dc:	43db      	mvns	r3, r3
 80003de:	401a      	ands	r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	0e9b      	lsrs	r3, r3, #26
 80003e4:	f003 011f 	and.w	r1, r3, #31
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	f003 031f 	and.w	r3, r3, #31
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	431a      	orrs	r2, r3
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	64da      	str	r2, [r3, #76]	@ 0x4c
             (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_INJ_RANK_ID_JSQR_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_INJ_RANK_ID_JSQR_MASK));
}
 80003f8:	bf00      	nop
 80003fa:	3714      	adds	r7, #20
 80003fc:	46bd      	mov	sp, r7
 80003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000402:	4770      	bx	lr

08000404 <LL_ADC_INJ_SetQueueMode>:
  *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
  *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
{
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000416:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800041a:	683a      	ldr	r2, [r7, #0]
 800041c:	431a      	orrs	r2, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	60da      	str	r2, [r3, #12]
}
 8000422:	bf00      	nop
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr

0800042e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800042e:	b480      	push	{r7}
 8000430:	b087      	sub	sp, #28
 8000432:	af00      	add	r7, sp, #0
 8000434:	60f8      	str	r0, [r7, #12]
 8000436:	60b9      	str	r1, [r7, #8]
 8000438:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	3314      	adds	r3, #20
 800043e:	461a      	mov	r2, r3
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	0e5b      	lsrs	r3, r3, #25
 8000444:	009b      	lsls	r3, r3, #2
 8000446:	f003 0304 	and.w	r3, r3, #4
 800044a:	4413      	add	r3, r2
 800044c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800044e:	697b      	ldr	r3, [r7, #20]
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	0d1b      	lsrs	r3, r3, #20
 8000456:	f003 031f 	and.w	r3, r3, #31
 800045a:	2107      	movs	r1, #7
 800045c:	fa01 f303 	lsl.w	r3, r1, r3
 8000460:	43db      	mvns	r3, r3
 8000462:	401a      	ands	r2, r3
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	0d1b      	lsrs	r3, r3, #20
 8000468:	f003 031f 	and.w	r3, r3, #31
 800046c:	6879      	ldr	r1, [r7, #4]
 800046e:	fa01 f303 	lsl.w	r3, r1, r3
 8000472:	431a      	orrs	r2, r3
 8000474:	697b      	ldr	r3, [r7, #20]
 8000476:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000478:	bf00      	nop
 800047a:	371c      	adds	r7, #28
 800047c:	46bd      	mov	sp, r7
 800047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000482:	4770      	bx	lr

08000484 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800049c:	43db      	mvns	r3, r3
 800049e:	401a      	ands	r2, r3
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	f003 0318 	and.w	r3, r3, #24
 80004a6:	4908      	ldr	r1, [pc, #32]	@ (80004c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80004a8:	40d9      	lsrs	r1, r3
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	400b      	ands	r3, r1
 80004ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80004b2:	431a      	orrs	r2, r3
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80004ba:	bf00      	nop
 80004bc:	3714      	adds	r7, #20
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	0007ffff 	.word	0x0007ffff

080004cc <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	691b      	ldr	r3, [r3, #16]
 80004da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80004de:	f023 0303 	bic.w	r3, r3, #3
 80004e2:	683a      	ldr	r2, [r7, #0]
 80004e4:	431a      	orrs	r2, r3
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	611a      	str	r2, [r3, #16]
}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr

080004f6 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80004f6:	b480      	push	{r7}
 80004f8:	b083      	sub	sp, #12
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	689b      	ldr	r3, [r3, #8]
 8000502:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000506:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800050a:	687a      	ldr	r2, [r7, #4]
 800050c:	6093      	str	r3, [r2, #8]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr

0800051a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800051a:	b480      	push	{r7}
 800051c:	b083      	sub	sp, #12
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800052a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800052e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000536:	bf00      	nop
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr

08000542 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000542:	b480      	push	{r7}
 8000544:	b083      	sub	sp, #12
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000552:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000556:	f043 0201 	orr.w	r2, r3, #1
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 800056a:	b480      	push	{r7}
 800056c:	b083      	sub	sp, #12
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
 8000572:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800057c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8000586:	4313      	orrs	r3, r2
 8000588:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80005ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80005b0:	d101      	bne.n	80005b6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80005b2:	2301      	movs	r3, #1
 80005b4:	e000      	b.n	80005b8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80005b6:	2300      	movs	r3, #0
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <LL_ADC_INJ_StartConversion>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80005d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80005d8:	f043 0208 	orr.w	r2, r3, #8
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTART);
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d101      	bne.n	8000604 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000600:	2301      	movs	r3, #1
 8000602:	e000      	b.n	8000606 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <LL_ADC_EnableIT_JEOS>:
  * @rmtoll IER      JEOSIE         LL_ADC_EnableIT_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
{
 8000612:	b480      	push	{r7}
 8000614:	b083      	sub	sp, #12
 8000616:	af00      	add	r7, sp, #0
 8000618:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	605a      	str	r2, [r3, #4]
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
	...

08000634 <LL_RCC_HSE_EnableCSS>:
  * @brief  Enable the Clock Security System.
  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 8000638:	4b05      	ldr	r3, [pc, #20]	@ (8000650 <LL_RCC_HSE_EnableCSS+0x1c>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a04      	ldr	r2, [pc, #16]	@ (8000650 <LL_RCC_HSE_EnableCSS+0x1c>)
 800063e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000642:	6013      	str	r3, [r2, #0]
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000

08000654 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000658:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <LL_RCC_HSE_Enable+0x1c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a04      	ldr	r2, [pc, #16]	@ (8000670 <LL_RCC_HSE_Enable+0x1c>)
 800065e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000662:	6013      	str	r3, [r2, #0]
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	40021000 	.word	0x40021000

08000674 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8000678:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <LL_RCC_HSE_IsReady+0x24>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000680:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000684:	d101      	bne.n	800068a <LL_RCC_HSE_IsReady+0x16>
 8000686:	2301      	movs	r3, #1
 8000688:	e000      	b.n	800068c <LL_RCC_HSE_IsReady+0x18>
 800068a:	2300      	movs	r3, #0
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	40021000 	.word	0x40021000

0800069c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <LL_RCC_SetSysClkSource+0x24>)
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	f023 0203 	bic.w	r2, r3, #3
 80006ac:	4904      	ldr	r1, [pc, #16]	@ (80006c0 <LL_RCC_SetSysClkSource+0x24>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	608b      	str	r3, [r1, #8]
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	40021000 	.word	0x40021000

080006c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006c8:	4b04      	ldr	r3, [pc, #16]	@ (80006dc <LL_RCC_GetSysClkSource+0x18>)
 80006ca:	689b      	ldr	r3, [r3, #8]
 80006cc:	f003 030c 	and.w	r3, r3, #12
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80006e8:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <LL_RCC_SetAHBPrescaler+0x24>)
 80006ea:	689b      	ldr	r3, [r3, #8]
 80006ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80006f0:	4904      	ldr	r1, [pc, #16]	@ (8000704 <LL_RCC_SetAHBPrescaler+0x24>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	608b      	str	r3, [r1, #8]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40021000 	.word	0x40021000

08000708 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000718:	4904      	ldr	r1, [pc, #16]	@ (800072c <LL_RCC_SetAPB1Prescaler+0x24>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4313      	orrs	r3, r2
 800071e:	608b      	str	r3, [r1, #8]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	40021000 	.word	0x40021000

08000730 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000738:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <LL_RCC_SetAPB2Prescaler+0x24>)
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000740:	4904      	ldr	r1, [pc, #16]	@ (8000754 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4313      	orrs	r3, r2
 8000746:	608b      	str	r3, [r1, #8]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	40021000 	.word	0x40021000

08000758 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000760:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <LL_RCC_SetUSARTClockSource+0x30>)
 8000762:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	0c1b      	lsrs	r3, r3, #16
 800076a:	43db      	mvns	r3, r3
 800076c:	401a      	ands	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	b29b      	uxth	r3, r3
 8000772:	4905      	ldr	r1, [pc, #20]	@ (8000788 <LL_RCC_SetUSARTClockSource+0x30>)
 8000774:	4313      	orrs	r3, r2
 8000776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000

0800078c <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8000794:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <LL_RCC_SetADCClockSource+0x44>)
 8000796:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	0c1b      	lsrs	r3, r3, #16
 800079e:	f003 031f 	and.w	r3, r3, #31
 80007a2:	2103      	movs	r1, #3
 80007a4:	fa01 f303 	lsl.w	r3, r1, r3
 80007a8:	43db      	mvns	r3, r3
 80007aa:	401a      	ands	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	b2d9      	uxtb	r1, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	0c1b      	lsrs	r3, r3, #16
 80007b4:	f003 031f 	and.w	r3, r3, #31
 80007b8:	fa01 f303 	lsl.w	r3, r1, r3
 80007bc:	4904      	ldr	r1, [pc, #16]	@ (80007d0 <LL_RCC_SetADCClockSource+0x44>)
 80007be:	4313      	orrs	r3, r2
 80007c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	40021000 	.word	0x40021000

080007d4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80007d8:	4b05      	ldr	r3, [pc, #20]	@ (80007f0 <LL_RCC_PLL_Enable+0x1c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <LL_RCC_PLL_Enable+0x1c>)
 80007de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007e2:	6013      	str	r3, [r2, #0]
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80007f8:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <LL_RCC_PLL_IsReady+0x24>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000800:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000804:	d101      	bne.n	800080a <LL_RCC_PLL_IsReady+0x16>
 8000806:	2301      	movs	r3, #1
 8000808:	e000      	b.n	800080c <LL_RCC_PLL_IsReady+0x18>
 800080a:	2300      	movs	r3, #0
}
 800080c:	4618      	mov	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	40021000 	.word	0x40021000

0800081c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800082c:	68da      	ldr	r2, [r3, #12]
 800082e:	4b0a      	ldr	r3, [pc, #40]	@ (8000858 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000830:	4013      	ands	r3, r2
 8000832:	68f9      	ldr	r1, [r7, #12]
 8000834:	68ba      	ldr	r2, [r7, #8]
 8000836:	4311      	orrs	r1, r2
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	0212      	lsls	r2, r2, #8
 800083c:	4311      	orrs	r1, r2
 800083e:	683a      	ldr	r2, [r7, #0]
 8000840:	430a      	orrs	r2, r1
 8000842:	4904      	ldr	r1, [pc, #16]	@ (8000854 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000844:	4313      	orrs	r3, r2
 8000846:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	40021000 	.word	0x40021000
 8000858:	f9ff800c 	.word	0xf9ff800c

0800085c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000860:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	4a04      	ldr	r2, [pc, #16]	@ (8000878 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000866:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800086a:	60d3      	str	r3, [r2, #12]
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40021000 	.word	0x40021000

0800087c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000886:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000888:	4907      	ldr	r1, [pc, #28]	@ (80008a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4313      	orrs	r3, r2
 800088e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000890:	4b05      	ldr	r3, [pc, #20]	@ (80008a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000892:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	4013      	ands	r3, r2
 8000898:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800089a:	68fb      	ldr	r3, [r7, #12]
}
 800089c:	bf00      	nop
 800089e:	3714      	adds	r7, #20
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	40021000 	.word	0x40021000

080008ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80008b4:	4b08      	ldr	r3, [pc, #32]	@ (80008d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008b8:	4907      	ldr	r1, [pc, #28]	@ (80008d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4313      	orrs	r3, r2
 80008be:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008c2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4013      	ands	r3, r2
 80008c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008ca:	68fb      	ldr	r3, [r7, #12]
}
 80008cc:	bf00      	nop
 80008ce:	3714      	adds	r7, #20
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	40021000 	.word	0x40021000

080008dc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80008e4:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80008e8:	4907      	ldr	r1, [pc, #28]	@ (8000908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4313      	orrs	r3, r2
 80008ee:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4013      	ands	r3, r2
 80008f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008fa:	68fb      	ldr	r3, [r7, #12]
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	40021000 	.word	0x40021000

0800090c <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <LL_FLASH_SetLatency+0x24>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f023 020f 	bic.w	r2, r3, #15
 800091c:	4904      	ldr	r1, [pc, #16]	@ (8000930 <LL_FLASH_SetLatency+0x24>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4313      	orrs	r3, r2
 8000922:	600b      	str	r3, [r1, #0]
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	40022000 	.word	0x40022000

08000934 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <LL_FLASH_GetLatency+0x18>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f003 030f 	and.w	r3, r3, #15
}
 8000940:	4618      	mov	r0, r3
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40022000 	.word	0x40022000

08000950 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <LL_PWR_EnableRange1BoostMode+0x20>)
 8000956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800095a:	4a05      	ldr	r2, [pc, #20]	@ (8000970 <LL_PWR_EnableRange1BoostMode+0x20>)
 800095c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000960:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40007000 	.word	0x40007000

08000974 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f043 0201 	orr.w	r2, r3, #1
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	601a      	str	r2, [r3, #0]
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	601a      	str	r2, [r3, #0]
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	683a      	ldr	r2, [r7, #0]
 80009c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6a1a      	ldr	r2, [r3, #32]
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	431a      	orrs	r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	621a      	str	r2, [r3, #32]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
	...

080009f4 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d02e      	beq.n	8000a62 <LL_TIM_OC_DisableFast+0x6e>
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	d029      	beq.n	8000a5e <LL_TIM_OC_DisableFast+0x6a>
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	2b10      	cmp	r3, #16
 8000a0e:	d024      	beq.n	8000a5a <LL_TIM_OC_DisableFast+0x66>
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	2b40      	cmp	r3, #64	@ 0x40
 8000a14:	d01f      	beq.n	8000a56 <LL_TIM_OC_DisableFast+0x62>
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a1c:	d019      	beq.n	8000a52 <LL_TIM_OC_DisableFast+0x5e>
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a24:	d013      	beq.n	8000a4e <LL_TIM_OC_DisableFast+0x5a>
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a2c:	d00d      	beq.n	8000a4a <LL_TIM_OC_DisableFast+0x56>
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a34:	d007      	beq.n	8000a46 <LL_TIM_OC_DisableFast+0x52>
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a3c:	d101      	bne.n	8000a42 <LL_TIM_OC_DisableFast+0x4e>
 8000a3e:	2308      	movs	r3, #8
 8000a40:	e010      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a42:	2309      	movs	r3, #9
 8000a44:	e00e      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a46:	2307      	movs	r3, #7
 8000a48:	e00c      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a4a:	2306      	movs	r3, #6
 8000a4c:	e00a      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a4e:	2305      	movs	r3, #5
 8000a50:	e008      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a52:	2304      	movs	r3, #4
 8000a54:	e006      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a56:	2303      	movs	r3, #3
 8000a58:	e004      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	e002      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e000      	b.n	8000a64 <LL_TIM_OC_DisableFast+0x70>
 8000a62:	2300      	movs	r3, #0
 8000a64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3318      	adds	r3, #24
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a9c <LL_TIM_OC_DisableFast+0xa8>)
 8000a70:	5cd3      	ldrb	r3, [r2, r3]
 8000a72:	440b      	add	r3, r1
 8000a74:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	4908      	ldr	r1, [pc, #32]	@ (8000aa0 <LL_TIM_OC_DisableFast+0xac>)
 8000a7e:	5ccb      	ldrb	r3, [r1, r3]
 8000a80:	4619      	mov	r1, r3
 8000a82:	2304      	movs	r3, #4
 8000a84:	408b      	lsls	r3, r1
 8000a86:	43db      	mvns	r3, r3
 8000a88:	401a      	ands	r2, r3
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	601a      	str	r2, [r3, #0]

}
 8000a8e:	bf00      	nop
 8000a90:	3714      	adds	r7, #20
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	08004700 	.word	0x08004700
 8000aa0:	0800470c 	.word	0x0800470c

08000aa4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d02e      	beq.n	8000b12 <LL_TIM_OC_EnablePreload+0x6e>
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	2b04      	cmp	r3, #4
 8000ab8:	d029      	beq.n	8000b0e <LL_TIM_OC_EnablePreload+0x6a>
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	2b10      	cmp	r3, #16
 8000abe:	d024      	beq.n	8000b0a <LL_TIM_OC_EnablePreload+0x66>
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	2b40      	cmp	r3, #64	@ 0x40
 8000ac4:	d01f      	beq.n	8000b06 <LL_TIM_OC_EnablePreload+0x62>
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000acc:	d019      	beq.n	8000b02 <LL_TIM_OC_EnablePreload+0x5e>
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ad4:	d013      	beq.n	8000afe <LL_TIM_OC_EnablePreload+0x5a>
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000adc:	d00d      	beq.n	8000afa <LL_TIM_OC_EnablePreload+0x56>
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000ae4:	d007      	beq.n	8000af6 <LL_TIM_OC_EnablePreload+0x52>
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000aec:	d101      	bne.n	8000af2 <LL_TIM_OC_EnablePreload+0x4e>
 8000aee:	2308      	movs	r3, #8
 8000af0:	e010      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000af2:	2309      	movs	r3, #9
 8000af4:	e00e      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000af6:	2307      	movs	r3, #7
 8000af8:	e00c      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000afa:	2306      	movs	r3, #6
 8000afc:	e00a      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000afe:	2305      	movs	r3, #5
 8000b00:	e008      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000b02:	2304      	movs	r3, #4
 8000b04:	e006      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000b06:	2303      	movs	r3, #3
 8000b08:	e004      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	e002      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e000      	b.n	8000b14 <LL_TIM_OC_EnablePreload+0x70>
 8000b12:	2300      	movs	r3, #0
 8000b14:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3318      	adds	r3, #24
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <LL_TIM_OC_EnablePreload+0xa4>)
 8000b20:	5cd3      	ldrb	r3, [r2, r3]
 8000b22:	440b      	add	r3, r1
 8000b24:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	4907      	ldr	r1, [pc, #28]	@ (8000b4c <LL_TIM_OC_EnablePreload+0xa8>)
 8000b2e:	5ccb      	ldrb	r3, [r1, r3]
 8000b30:	4619      	mov	r1, r3
 8000b32:	2308      	movs	r3, #8
 8000b34:	408b      	lsls	r3, r1
 8000b36:	431a      	orrs	r2, r3
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	601a      	str	r2, [r3, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	08004700 	.word	0x08004700
 8000b4c:	0800470c 	.word	0x0800470c

08000b50 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000b66:	683a      	ldr	r2, [r7, #0]
 8000b68:	431a      	orrs	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	605a      	str	r2, [r3, #4]
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <LL_TIM_SetTriggerOutput2>:
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	b083      	sub	sp, #12
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
 8000b82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	431a      	orrs	r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	605a      	str	r2, [r3, #4]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bcc:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f043 0201 	orr.w	r2, r3, #1
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	601a      	str	r2, [r3, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	601a      	str	r2, [r3, #0]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b089      	sub	sp, #36	@ 0x24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	3308      	adds	r3, #8
 8000c2e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	e853 3f00 	ldrex	r3, [r3]
 8000c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	075b      	lsls	r3, r3, #29
 8000c42:	4313      	orrs	r3, r2
 8000c44:	61fb      	str	r3, [r7, #28]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3308      	adds	r3, #8
 8000c4a:	69fa      	ldr	r2, [r7, #28]
 8000c4c:	61ba      	str	r2, [r7, #24]
 8000c4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000c50:	6979      	ldr	r1, [r7, #20]
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	e841 2300 	strex	r3, r2, [r1]
 8000c58:	613b      	str	r3, [r7, #16]
   return(result);
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1e4      	bne.n	8000c2a <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000c60:	bf00      	nop
 8000c62:	bf00      	nop
 8000c64:	3724      	adds	r7, #36	@ 0x24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	b089      	sub	sp, #36	@ 0x24
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	3308      	adds	r3, #8
 8000c7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	e853 3f00 	ldrex	r3, [r3]
 8000c84:	60bb      	str	r3, [r7, #8]
   return(result);
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	065b      	lsls	r3, r3, #25
 8000c90:	4313      	orrs	r3, r2
 8000c92:	61fb      	str	r3, [r7, #28]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3308      	adds	r3, #8
 8000c98:	69fa      	ldr	r2, [r7, #28]
 8000c9a:	61ba      	str	r2, [r7, #24]
 8000c9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000c9e:	6979      	ldr	r1, [r7, #20]
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	e841 2300 	strex	r3, r2, [r1]
 8000ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d1e4      	bne.n	8000c78 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	3724      	adds	r7, #36	@ 0x24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	609a      	str	r2, [r3, #8]
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	69db      	ldr	r3, [r3, #28]
 8000cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cf8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000cfc:	d101      	bne.n	8000d02 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e000      	b.n	8000d04 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000d02:	2300      	movs	r3, #0
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	69db      	ldr	r3, [r3, #28]
 8000d1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000d24:	d101      	bne.n	8000d2a <LL_USART_IsActiveFlag_REACK+0x1a>
 8000d26:	2301      	movs	r3, #1
 8000d28:	e000      	b.n	8000d2c <LL_USART_IsActiveFlag_REACK+0x1c>
 8000d2a:	2300      	movs	r3, #0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3c:	f000 ffbd 	bl	8001cba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d40:	f000 f86a 	bl	8000e18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d44:	f000 fb7a 	bl	800143c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d48:	f000 f8be 	bl	8000ec8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000d4c:	f000 f9be 	bl	80010cc <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000d50:	f000 fae6 	bl	8001320 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Initialize sine lookup table */
  init_sine_lut();
 8000d54:	f000 fbb8 	bl	80014c8 <init_sine_lut>

  /* ============== ADC SETUP - CRITICAL FOR TRIGGERING ============== */

  /* ADC Calibration (MUST be done before enabling) */
  LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 8000d58:	217f      	movs	r1, #127	@ 0x7f
 8000d5a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d5e:	f7ff fc04 	bl	800056a <LL_ADC_StartCalibration>
  while (LL_ADC_IsCalibrationOnGoing(ADC1));
 8000d62:	bf00      	nop
 8000d64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d68:	f7ff fc18 	bl	800059c <LL_ADC_IsCalibrationOnGoing>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1f8      	bne.n	8000d64 <main+0x2c>

  /* Enable ADC */
  LL_ADC_Enable(ADC1);
 8000d72:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d76:	f7ff fbe4 	bl	8000542 <LL_ADC_Enable>

  /* Wait for ADC to be ready */
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8000d7a:	bf00      	nop
 8000d7c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d80:	f7ff fc34 	bl	80005ec <LL_ADC_IsActiveFlag_ADRDY>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f8      	beq.n	8000d7c <main+0x44>

  /* Configure ADC Injected Trigger Source */
  LL_ADC_INJ_SetTriggerSource(ADC1, LL_ADC_INJ_TRIG_EXT_TIM1_TRGO);
 8000d8a:	2180      	movs	r1, #128	@ 0x80
 8000d8c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d90:	f7ff faf0 	bl	8000374 <LL_ADC_INJ_SetTriggerSource>

  /* Enable external trigger for injected conversions - RISING EDGE */
  LL_ADC_INJ_SetTriggerEdge(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8000d94:	2180      	movs	r1, #128	@ 0x80
 8000d96:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d9a:	f7ff fafe 	bl	800039a <LL_ADC_INJ_SetTriggerEdge>

  /* Enable ADC Injected End-of-Sequence Interrupt */
  LL_ADC_EnableIT_JEOS(ADC1);
 8000d9e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000da2:	f7ff fc36 	bl	8000612 <LL_ADC_EnableIT_JEOS>

  /* Start ADC Injected Conversions (enables triggering) */
  LL_ADC_INJ_StartConversion(ADC1);
 8000da6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000daa:	f7ff fc0b 	bl	80005c4 <LL_ADC_INJ_StartConversion>

  /* ============== TIM1 SETUP ============== */

  /* Configure TIM1 TRGO for Update Event */
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 8000dae:	2120      	movs	r1, #32
 8000db0:	4817      	ldr	r0, [pc, #92]	@ (8000e10 <main+0xd8>)
 8000db2:	f7ff fecd 	bl	8000b50 <LL_TIM_SetTriggerOutput>

  /* Enable TIM1 PWM channels */
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1);
 8000db6:	2101      	movs	r1, #1
 8000db8:	4815      	ldr	r0, [pc, #84]	@ (8000e10 <main+0xd8>)
 8000dba:	f7ff fe09 	bl	80009d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1N);
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	4813      	ldr	r0, [pc, #76]	@ (8000e10 <main+0xd8>)
 8000dc2:	f7ff fe05 	bl	80009d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2);
 8000dc6:	2110      	movs	r1, #16
 8000dc8:	4811      	ldr	r0, [pc, #68]	@ (8000e10 <main+0xd8>)
 8000dca:	f7ff fe01 	bl	80009d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2N);
 8000dce:	2140      	movs	r1, #64	@ 0x40
 8000dd0:	480f      	ldr	r0, [pc, #60]	@ (8000e10 <main+0xd8>)
 8000dd2:	f7ff fdfd 	bl	80009d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH3);
 8000dd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dda:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <main+0xd8>)
 8000ddc:	f7ff fdf8 	bl	80009d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH3N);
 8000de0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000de4:	480a      	ldr	r0, [pc, #40]	@ (8000e10 <main+0xd8>)
 8000de6:	f7ff fdf3 	bl	80009d0 <LL_TIM_CC_EnableChannel>

  /* Enable TIM1 main output */
  LL_TIM_EnableAllOutputs(TIM1);
 8000dea:	4809      	ldr	r0, [pc, #36]	@ (8000e10 <main+0xd8>)
 8000dec:	f7ff fee8 	bl	8000bc0 <LL_TIM_EnableAllOutputs>

  /* Set initial motor parameters: 60 RPM, 50% amplitude */
  update_open_loop_params(60.0f, 0.5f);
 8000df0:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8000df4:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000e14 <main+0xdc>
 8000df8:	f000 fcfa 	bl	80017f0 <update_open_loop_params>

  /* Start TIM1 counter - THIS STARTS THE ADC TRIGGERING */
  LL_TIM_EnableCounter(TIM1);
 8000dfc:	4804      	ldr	r0, [pc, #16]	@ (8000e10 <main+0xd8>)
 8000dfe:	f7ff fdb9 	bl	8000974 <LL_TIM_EnableCounter>

  /* THEN set RCR=1 to ensure UEV (and ADC trigger) occurs at overflow/ARR */
  LL_TIM_SetRepetitionCounter(TIM1, 1);
 8000e02:	2101      	movs	r1, #1
 8000e04:	4802      	ldr	r0, [pc, #8]	@ (8000e10 <main+0xd8>)
 8000e06:	f7ff fdd5 	bl	80009b4 <LL_TIM_SetRepetitionCounter>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e0a:	bf00      	nop
 8000e0c:	e7fd      	b.n	8000e0a <main+0xd2>
 8000e0e:	bf00      	nop
 8000e10:	40012c00 	.word	0x40012c00
 8000e14:	42700000 	.word	0x42700000

08000e18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000e1e:	2004      	movs	r0, #4
 8000e20:	f7ff fd74 	bl	800090c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8000e24:	bf00      	nop
 8000e26:	f7ff fd85 	bl	8000934 <LL_FLASH_GetLatency>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b04      	cmp	r3, #4
 8000e2e:	d1fa      	bne.n	8000e26 <SystemClock_Config+0xe>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 8000e30:	f7ff fd8e 	bl	8000950 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSE_Enable();
 8000e34:	f7ff fc0e 	bl	8000654 <LL_RCC_HSE_Enable>
   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000e38:	bf00      	nop
 8000e3a:	f7ff fc1b 	bl	8000674 <LL_RCC_HSE_IsReady>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d1fa      	bne.n	8000e3a <SystemClock_Config+0x22>
  {
  }

  LL_RCC_HSE_EnableCSS();
 8000e44:	f7ff fbf6 	bl	8000634 <LL_RCC_HSE_EnableCSS>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 85, LL_RCC_PLLR_DIV_2);
 8000e48:	2300      	movs	r3, #0
 8000e4a:	2255      	movs	r2, #85	@ 0x55
 8000e4c:	2110      	movs	r1, #16
 8000e4e:	2003      	movs	r0, #3
 8000e50:	f7ff fce4 	bl	800081c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8000e54:	f7ff fd02 	bl	800085c <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8000e58:	f7ff fcbc 	bl	80007d4 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000e5c:	bf00      	nop
 8000e5e:	f7ff fcc9 	bl	80007f4 <LL_RCC_PLL_IsReady>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d1fa      	bne.n	8000e5e <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000e68:	2003      	movs	r0, #3
 8000e6a:	f7ff fc17 	bl	800069c <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000e6e:	2080      	movs	r0, #128	@ 0x80
 8000e70:	f7ff fc36 	bl	80006e0 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000e74:	bf00      	nop
 8000e76:	f7ff fc25 	bl	80006c4 <LL_RCC_GetSysClkSource>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b0c      	cmp	r3, #12
 8000e7e:	d1fa      	bne.n	8000e76 <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1us transition state at intermediate medium speed clock*/
  for (__IO uint32_t i = (170 >> 1); i !=0; i--);
 8000e80:	2355      	movs	r3, #85	@ 0x55
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	e002      	b.n	8000e8c <SystemClock_Config+0x74>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3b01      	subs	r3, #1
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f9      	bne.n	8000e86 <SystemClock_Config+0x6e>

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000e92:	2000      	movs	r0, #0
 8000e94:	f7ff fc24 	bl	80006e0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f7ff fc35 	bl	8000708 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f7ff fc46 	bl	8000730 <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(170000000);
 8000ea4:	4807      	ldr	r0, [pc, #28]	@ (8000ec4 <SystemClock_Config+0xac>)
 8000ea6:	f002 feb3 	bl	8003c10 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000eaa:	200f      	movs	r0, #15
 8000eac:	f000 fd02 	bl	80018b4 <HAL_InitTick>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000eb6:	f000 fae0 	bl	800147a <Error_Handler>
  }
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	0a21fe80 	.word	0x0a21fe80

08000ec8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b098      	sub	sp, #96	@ 0x60
 8000ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000ece:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000eda:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]
 8000eea:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000eec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};
 8000efa:	f107 0318 	add.w	r3, r7, #24
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	463b      	mov	r3, r7
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]
 8000f16:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8000f18:	4864      	ldr	r0, [pc, #400]	@ (80010ac <MX_ADC1_Init+0x1e4>)
 8000f1a:	f7ff fc37 	bl	800078c <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8000f1e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f22:	f7ff fcab 	bl	800087c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000f26:	2001      	movs	r0, #1
 8000f28:	f7ff fca8 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000f2c:	2002      	movs	r0, #2
 8000f2e:	f7ff fca5 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA1   ------> ADC1_IN2
  PB0   ------> ADC1_IN15
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000f32:	2302      	movs	r3, #2
 8000f34:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f36:	2303      	movs	r3, #3
 8000f38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4619      	mov	r1, r3
 8000f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f46:	f001 fdab 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f56:	463b      	mov	r3, r7
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4855      	ldr	r0, [pc, #340]	@ (80010b0 <MX_ADC1_Init+0x1e8>)
 8000f5c:	f001 fda0 	bl	8002aa0 <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000f60:	f7ff f95a 	bl	8000218 <__NVIC_GetPriorityGrouping>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff f9aa 	bl	80002c4 <NVIC_EncodePriority>
 8000f70:	4603      	mov	r3, r0
 8000f72:	4619      	mov	r1, r3
 8000f74:	2012      	movs	r0, #18
 8000f76:	f7ff f97b 	bl	8000270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f7a:	2012      	movs	r0, #18
 8000f7c:	f7ff f95a 	bl	8000234 <__NVIC_EnableIRQ>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000f80:	2300      	movs	r3, #0
 8000f82:	653b      	str	r3, [r7, #80]	@ 0x50
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	657b      	str	r3, [r7, #84]	@ 0x54
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000f8c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000f90:	4619      	mov	r1, r3
 8000f92:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000f96:	f001 fb8b 	bl	80026b0 <LL_ADC_Init>
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000faa:	2300      	movs	r3, #0
 8000fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000fae:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000fb8:	f001 fba0 	bl	80026fc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000fc2:	f7ff f9b2 	bl	800032a <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000fcc:	f7ff fa7e 	bl	80004cc <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fd0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000fda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4834      	ldr	r0, [pc, #208]	@ (80010b4 <MX_ADC1_Init+0x1ec>)
 8000fe2:	f001 fb25 	bl	8002630 <LL_ADC_CommonInit>
  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_TRGO;
 8000fe6:	2380      	movs	r3, #128	@ 0x80
 8000fe8:	61bb      	str	r3, [r7, #24]
  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61fb      	str	r3, [r7, #28]
  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 8000ff6:	f107 0318 	add.w	r3, r7, #24
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001000:	f001 fbc6 	bl	8002790 <LL_ADC_INJ_Init>
  LL_ADC_INJ_SetQueueMode(ADC1, LL_ADC_INJ_QUEUE_DISABLE);
 8001004:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001008:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800100c:	f7ff f9fa 	bl	8000404 <LL_ADC_INJ_SetQueueMode>
  LL_ADC_INJ_SetTriggerEdge(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001016:	f7ff f9c0 	bl	800039a <LL_ADC_INJ_SetTriggerEdge>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 800101a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800101e:	f7ff fa6a 	bl	80004f6 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001022:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001026:	f7ff fa78 	bl	800051a <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800102a:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <MX_ADC1_Init+0x1f0>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	099b      	lsrs	r3, r3, #6
 8001030:	4a22      	ldr	r2, [pc, #136]	@ (80010bc <MX_ADC1_Init+0x1f4>)
 8001032:	fba2 2303 	umull	r2, r3, r2, r3
 8001036:	099a      	lsrs	r2, r3, #6
 8001038:	4613      	mov	r3, r2
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	461a      	mov	r2, r3
 8001042:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <MX_ADC1_Init+0x1f8>)
 8001044:	fba3 2302 	umull	r2, r3, r3, r2
 8001048:	08db      	lsrs	r3, r3, #3
 800104a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while(wait_loop_index != 0)
 800104c:	e002      	b.n	8001054 <MX_ADC1_Init+0x18c>
  {
    wait_loop_index--;
 800104e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001050:	3b01      	subs	r3, #1
 8001052:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while(wait_loop_index != 0)
 8001054:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f9      	bne.n	800104e <MX_ADC1_Init+0x186>
  }

  /** Configure Injected Channel
  */
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_2);
 800105a:	4a1a      	ldr	r2, [pc, #104]	@ (80010c4 <MX_ADC1_Init+0x1fc>)
 800105c:	2109      	movs	r1, #9
 800105e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001062:	f7ff f9ad 	bl	80003c0 <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001066:	2202      	movs	r2, #2
 8001068:	4916      	ldr	r1, [pc, #88]	@ (80010c4 <MX_ADC1_Init+0x1fc>)
 800106a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800106e:	f7ff f9de 	bl	800042e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001072:	227f      	movs	r2, #127	@ 0x7f
 8001074:	4913      	ldr	r1, [pc, #76]	@ (80010c4 <MX_ADC1_Init+0x1fc>)
 8001076:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800107a:	f7ff fa03 	bl	8000484 <LL_ADC_SetChannelSingleDiff>

  /** Configure Injected Channel
  */
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_15);
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <MX_ADC1_Init+0x200>)
 8001080:	f240 110f 	movw	r1, #271	@ 0x10f
 8001084:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001088:	f7ff f99a 	bl	80003c0 <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800108c:	2202      	movs	r2, #2
 800108e:	490e      	ldr	r1, [pc, #56]	@ (80010c8 <MX_ADC1_Init+0x200>)
 8001090:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001094:	f7ff f9cb 	bl	800042e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SINGLE_ENDED);
 8001098:	227f      	movs	r2, #127	@ 0x7f
 800109a:	490b      	ldr	r1, [pc, #44]	@ (80010c8 <MX_ADC1_Init+0x200>)
 800109c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80010a0:	f7ff f9f0 	bl	8000484 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3760      	adds	r7, #96	@ 0x60
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	001c0002 	.word	0x001c0002
 80010b0:	48000400 	.word	0x48000400
 80010b4:	50000300 	.word	0x50000300
 80010b8:	20000000 	.word	0x20000000
 80010bc:	053e2d63 	.word	0x053e2d63
 80010c0:	cccccccd 	.word	0xcccccccd
 80010c4:	08600004 	.word	0x08600004
 80010c8:	3ef08000 	.word	0x3ef08000

080010cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b0a0      	sub	sp, #128	@ 0x80
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80010d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80010e2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010e6:	2220      	movs	r2, #32
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f002 fda0 	bl	8003c30 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	2230      	movs	r2, #48	@ 0x30
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 fd99 	bl	8003c30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 800110e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001112:	f7ff fbe3 	bl	80008dc <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_DOWN;
 800111c:	2320      	movs	r3, #32
 800111e:	673b      	str	r3, [r7, #112]	@ 0x70
  TIM_InitStruct.Autoreload = 4250;
 8001120:	f241 039a 	movw	r3, #4250	@ 0x109a
 8001124:	677b      	str	r3, [r7, #116]	@ 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	67bb      	str	r3, [r7, #120]	@ 0x78
  //TIM_InitStruct.RepetitionCounter = 1;
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 800112a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800112e:	4619      	mov	r1, r3
 8001130:	4878      	ldr	r0, [pc, #480]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001132:	f002 f81f 	bl	8003174 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8001136:	4877      	ldr	r0, [pc, #476]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001138:	f7ff fc2c 	bl	8000994 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 800113c:	2101      	movs	r1, #1
 800113e:	4875      	ldr	r0, [pc, #468]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001140:	f7ff fcb0 	bl	8000aa4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001144:	2360      	movs	r3, #96	@ 0x60
 8001146:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	653b      	str	r3, [r7, #80]	@ 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	657b      	str	r3, [r7, #84]	@ 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001154:	2300      	movs	r3, #0
 8001156:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001158:	2300      	movs	r3, #0
 800115a:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	667b      	str	r3, [r7, #100]	@ 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	66bb      	str	r3, [r7, #104]	@ 0x68
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001164:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001168:	461a      	mov	r2, r3
 800116a:	2101      	movs	r1, #1
 800116c:	4869      	ldr	r0, [pc, #420]	@ (8001314 <MX_TIM1_Init+0x248>)
 800116e:	f002 f88b 	bl	8003288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8001172:	2101      	movs	r1, #1
 8001174:	4867      	ldr	r0, [pc, #412]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001176:	f7ff fc3d 	bl	80009f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 800117a:	2110      	movs	r1, #16
 800117c:	4865      	ldr	r0, [pc, #404]	@ (8001314 <MX_TIM1_Init+0x248>)
 800117e:	f7ff fc91 	bl	8000aa4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8001182:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001186:	461a      	mov	r2, r3
 8001188:	2110      	movs	r1, #16
 800118a:	4862      	ldr	r0, [pc, #392]	@ (8001314 <MX_TIM1_Init+0x248>)
 800118c:	f002 f87c 	bl	8003288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8001190:	2110      	movs	r1, #16
 8001192:	4860      	ldr	r0, [pc, #384]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001194:	f7ff fc2e 	bl	80009f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8001198:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800119c:	485d      	ldr	r0, [pc, #372]	@ (8001314 <MX_TIM1_Init+0x248>)
 800119e:	f7ff fc81 	bl	8000aa4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80011a2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011a6:	461a      	mov	r2, r3
 80011a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ac:	4859      	ldr	r0, [pc, #356]	@ (8001314 <MX_TIM1_Init+0x248>)
 80011ae:	f002 f86b 	bl	8003288 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 80011b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b6:	4857      	ldr	r0, [pc, #348]	@ (8001314 <MX_TIM1_Init+0x248>)
 80011b8:	f7ff fc1c 	bl	80009f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 80011bc:	2120      	movs	r1, #32
 80011be:	4855      	ldr	r0, [pc, #340]	@ (8001314 <MX_TIM1_Init+0x248>)
 80011c0:	f7ff fcc6 	bl	8000b50 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 80011c4:	2100      	movs	r1, #0
 80011c6:	4853      	ldr	r0, [pc, #332]	@ (8001314 <MX_TIM1_Init+0x248>)
 80011c8:	f7ff fcd7 	bl	8000b7a <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 80011cc:	4851      	ldr	r0, [pc, #324]	@ (8001314 <MX_TIM1_Init+0x248>)
 80011ce:	f7ff fce7 	bl	8000ba0 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0x77;
 80011de:	2377      	movs	r3, #119	@ 0x77
 80011e0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 80011e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	633b      	str	r3, [r7, #48]	@ 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 80011f6:	2300      	movs	r3, #0
 80011f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 80011fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8001204:	2300      	movs	r3, #0
 8001206:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	4840      	ldr	r0, [pc, #256]	@ (8001314 <MX_TIM1_Init+0x248>)
 8001214:	f002 f898 	bl	8003348 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001218:	2004      	movs	r0, #4
 800121a:	f7ff fb2f 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800121e:	2002      	movs	r0, #2
 8001220:	f7ff fb2c 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001224:	2001      	movs	r0, #1
 8001226:	f7ff fb29 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  PA8   ------> TIM1_CH1
  PA9   ------> TIM1_CH2
  PA10   ------> TIM1_CH3
  PA12   ------> TIM1_CH2N
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 800122a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001230:	2302      	movs	r3, #2
 8001232:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001240:	2304      	movs	r3, #4
 8001242:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	4833      	ldr	r0, [pc, #204]	@ (8001318 <MX_TIM1_Init+0x24c>)
 800124a:	f001 fc29 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800124e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001252:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001254:	2302      	movs	r3, #2
 8001256:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001264:	2304      	movs	r3, #4
 8001266:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4619      	mov	r1, r3
 800126c:	482b      	ldr	r0, [pc, #172]	@ (800131c <MX_TIM1_Init+0x250>)
 800126e:	f001 fc17 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001272:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001276:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001278:	2302      	movs	r3, #2
 800127a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001288:	2306      	movs	r3, #6
 800128a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	1d3b      	adds	r3, r7, #4
 800128e:	4619      	mov	r1, r3
 8001290:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001294:	f001 fc04 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800129c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800129e:	2302      	movs	r3, #2
 80012a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80012ae:	2306      	movs	r3, #6
 80012b0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ba:	f001 fbf1 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80012be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012c4:	2302      	movs	r3, #2
 80012c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80012d4:	2306      	movs	r3, #6
 80012d6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e0:	f001 fbde 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80012e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012ea:	2302      	movs	r3, #2
 80012ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80012fa:	2306      	movs	r3, #6
 80012fc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	4619      	mov	r1, r3
 8001302:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001306:	f001 fbcb 	bl	8002aa0 <LL_GPIO_Init>

}
 800130a:	bf00      	nop
 800130c:	3780      	adds	r7, #128	@ 0x80
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40012c00 	.word	0x40012c00
 8001318:	48000800 	.word	0x48000800
 800131c:	48000400 	.word	0x48000400

08001320 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08e      	sub	sp, #56	@ 0x38
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001326:	f107 0318 	add.w	r3, r7, #24
 800132a:	2220      	movs	r2, #32
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f002 fc7e 	bl	8003c30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	463b      	mov	r3, r7
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]
 8001342:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8001344:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 8001348:	f7ff fa06 	bl	8000758 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800134c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001350:	f7ff faac 	bl	80008ac <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001354:	2002      	movs	r0, #2
 8001356:	f7ff fa91 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PB3   ------> USART2_TX
  PB4   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800135a:	2308      	movs	r3, #8
 800135c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800135e:	2302      	movs	r3, #2
 8001360:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800136e:	2307      	movs	r3, #7
 8001370:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001372:	463b      	mov	r3, r7
 8001374:	4619      	mov	r1, r3
 8001376:	482e      	ldr	r0, [pc, #184]	@ (8001430 <MX_USART2_UART_Init+0x110>)
 8001378:	f001 fb92 	bl	8002aa0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 800137c:	2310      	movs	r3, #16
 800137e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001380:	2302      	movs	r3, #2
 8001382:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800138c:	2300      	movs	r3, #0
 800138e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001390:	2307      	movs	r3, #7
 8001392:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	463b      	mov	r3, r7
 8001396:	4619      	mov	r1, r3
 8001398:	4825      	ldr	r0, [pc, #148]	@ (8001430 <MX_USART2_UART_Init+0x110>)
 800139a:	f001 fb81 	bl	8002aa0 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 800139e:	f7fe ff3b 	bl	8000218 <__NVIC_GetPriorityGrouping>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2200      	movs	r2, #0
 80013a6:	2101      	movs	r1, #1
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7fe ff8b 	bl	80002c4 <NVIC_EncodePriority>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4619      	mov	r1, r3
 80013b2:	2026      	movs	r0, #38	@ 0x26
 80013b4:	f7fe ff5c 	bl	8000270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80013b8:	2026      	movs	r0, #38	@ 0x26
 80013ba:	f7fe ff3b 	bl	8000234 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 2000000;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_USART2_UART_Init+0x114>)
 80013c4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80013d2:	230c      	movs	r3, #12
 80013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80013da:	2300      	movs	r3, #0
 80013dc:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80013de:	f107 0318 	add.w	r3, r7, #24
 80013e2:	4619      	mov	r1, r3
 80013e4:	4814      	ldr	r0, [pc, #80]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 80013e6:	f002 fb99 	bl	8003b1c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 80013ea:	2100      	movs	r1, #0
 80013ec:	4812      	ldr	r0, [pc, #72]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 80013ee:	f7ff fc17 	bl	8000c20 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 80013f2:	2100      	movs	r1, #0
 80013f4:	4810      	ldr	r0, [pc, #64]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 80013f6:	f7ff fc3a 	bl	8000c6e <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 80013fa:	480f      	ldr	r0, [pc, #60]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 80013fc:	f7ff fc00 	bl	8000c00 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8001400:	480d      	ldr	r0, [pc, #52]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 8001402:	f7ff fc5b 	bl	8000cbc <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8001406:	480c      	ldr	r0, [pc, #48]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 8001408:	f7ff fbea 	bl	8000be0 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 800140c:	bf00      	nop
 800140e:	480a      	ldr	r0, [pc, #40]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 8001410:	f7ff fc6a 	bl	8000ce8 <LL_USART_IsActiveFlag_TEACK>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0f9      	beq.n	800140e <MX_USART2_UART_Init+0xee>
 800141a:	4807      	ldr	r0, [pc, #28]	@ (8001438 <MX_USART2_UART_Init+0x118>)
 800141c:	f7ff fc78 	bl	8000d10 <LL_USART_IsActiveFlag_REACK>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f3      	beq.n	800140e <MX_USART2_UART_Init+0xee>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	bf00      	nop
 800142a:	3738      	adds	r7, #56	@ 0x38
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	48000400 	.word	0x48000400
 8001434:	001e8480 	.word	0x001e8480
 8001438:	40004400 	.word	0x40004400

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001440:	2004      	movs	r0, #4
 8001442:	f7ff fa1b 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001446:	2020      	movs	r0, #32
 8001448:	f7ff fa18 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800144c:	2001      	movs	r0, #1
 800144e:	f7ff fa15 	bl	800087c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001452:	2002      	movs	r0, #2
 8001454:	f7ff fa12 	bl	800087c <LL_AHB2_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800146c:	d101      	bne.n	8001472 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800146e:	f000 fc3d 	bl	8001cec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800147e:	b672      	cpsid	i
}
 8001480:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001482:	bf00      	nop
 8001484:	e7fd      	b.n	8001482 <Error_Handler+0x8>

08001486 <LL_USART_EnableIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8001486:	b480      	push	{r7}
 8001488:	b089      	sub	sp, #36	@ 0x24
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	e853 3f00 	ldrex	r3, [r3]
 8001498:	60bb      	str	r3, [r7, #8]
   return(result);
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a0:	61fb      	str	r3, [r7, #28]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69fa      	ldr	r2, [r7, #28]
 80014a6:	61ba      	str	r2, [r7, #24]
 80014a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014aa:	6979      	ldr	r1, [r7, #20]
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	e841 2300 	strex	r3, r2, [r1]
 80014b2:	613b      	str	r3, [r7, #16]
   return(result);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1e9      	bne.n	800148e <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	3724      	adds	r7, #36	@ 0x24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <init_sine_lut>:
/* ===================== SINE LUT ===================== */

static float sin_lut[LUT_SIZE];

void init_sine_lut(void)
{
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
    for (uint16_t i = 0; i < LUT_SIZE; i++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	80fb      	strh	r3, [r7, #6]
 80014d2:	e01b      	b.n	800150c <init_sine_lut+0x44>
    {
        sin_lut[i] = sinf(TWO_PI * (float)i / (float)LUT_SIZE);
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	ee07 3a90 	vmov	s15, r3
 80014da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014de:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001520 <init_sine_lut+0x58>
 80014e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001524 <init_sine_lut+0x5c>
 80014ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014ee:	88fc      	ldrh	r4, [r7, #6]
 80014f0:	eeb0 0a47 	vmov.f32	s0, s14
 80014f4:	f002 fbc8 	bl	8003c88 <sinf>
 80014f8:	eef0 7a40 	vmov.f32	s15, s0
 80014fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001528 <init_sine_lut+0x60>)
 80014fe:	00a3      	lsls	r3, r4, #2
 8001500:	4413      	add	r3, r2
 8001502:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t i = 0; i < LUT_SIZE; i++)
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	3301      	adds	r3, #1
 800150a:	80fb      	strh	r3, [r7, #6]
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001512:	d3df      	bcc.n	80014d4 <init_sine_lut+0xc>
    }
}
 8001514:	bf00      	nop
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	40c90fdb 	.word	0x40c90fdb
 8001524:	44800000 	.word	0x44800000
 8001528:	200009b8 	.word	0x200009b8

0800152c <sin_from_lut>:

static inline float sin_from_lut(float angle)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	ed87 0a01 	vstr	s0, [r7, #4]
    while (angle >= TWO_PI) angle -= TWO_PI;
 8001536:	e007      	b.n	8001548 <sin_from_lut+0x1c>
 8001538:	edd7 7a01 	vldr	s15, [r7, #4]
 800153c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80015b4 <sin_from_lut+0x88>
 8001540:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001544:	edc7 7a01 	vstr	s15, [r7, #4]
 8001548:	edd7 7a01 	vldr	s15, [r7, #4]
 800154c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80015b4 <sin_from_lut+0x88>
 8001550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001558:	daee      	bge.n	8001538 <sin_from_lut+0xc>
    while (angle < 0.0f)    angle += TWO_PI;
 800155a:	e007      	b.n	800156c <sin_from_lut+0x40>
 800155c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001560:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80015b4 <sin_from_lut+0x88>
 8001564:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001568:	edc7 7a01 	vstr	s15, [r7, #4]
 800156c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001578:	d4f0      	bmi.n	800155c <sin_from_lut+0x30>

    uint16_t index = (uint16_t)((angle * LUT_SIZE) / TWO_PI);
 800157a:	edd7 7a01 	vldr	s15, [r7, #4]
 800157e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80015b8 <sin_from_lut+0x8c>
 8001582:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001586:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80015b4 <sin_from_lut+0x88>
 800158a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800158e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001592:	ee17 3a90 	vmov	r3, s15
 8001596:	81fb      	strh	r3, [r7, #14]
    return sin_lut[index];
 8001598:	89fb      	ldrh	r3, [r7, #14]
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <sin_from_lut+0x90>)
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	ee07 3a90 	vmov	s15, r3
}
 80015a6:	eeb0 0a67 	vmov.f32	s0, s15
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	40c90fdb 	.word	0x40c90fdb
 80015b8:	44800000 	.word	0x44800000
 80015bc:	200009b8 	.word	0x200009b8

080015c0 <motor_control_isr>:

/* ===================== ISR ===================== */

void motor_control_isr(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
    /* Phase accumulator */
    theta += delta_theta;
 80015c6:	4b78      	ldr	r3, [pc, #480]	@ (80017a8 <motor_control_isr+0x1e8>)
 80015c8:	ed93 7a00 	vldr	s14, [r3]
 80015cc:	4b77      	ldr	r3, [pc, #476]	@ (80017ac <motor_control_isr+0x1ec>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d6:	4b75      	ldr	r3, [pc, #468]	@ (80017ac <motor_control_isr+0x1ec>)
 80015d8:	edc3 7a00 	vstr	s15, [r3]
    if (theta >= TWO_PI)
 80015dc:	4b73      	ldr	r3, [pc, #460]	@ (80017ac <motor_control_isr+0x1ec>)
 80015de:	edd3 7a00 	vldr	s15, [r3]
 80015e2:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80017b0 <motor_control_isr+0x1f0>
 80015e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	db09      	blt.n	8001604 <motor_control_isr+0x44>
        theta -= TWO_PI;
 80015f0:	4b6e      	ldr	r3, [pc, #440]	@ (80017ac <motor_control_isr+0x1ec>)
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 80017b0 <motor_control_isr+0x1f0>
 80015fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015fe:	4b6b      	ldr	r3, [pc, #428]	@ (80017ac <motor_control_isr+0x1ec>)
 8001600:	edc3 7a00 	vstr	s15, [r3]

    /* 3-phase sine */
    float sin_a = sin_from_lut(theta);
 8001604:	4b69      	ldr	r3, [pc, #420]	@ (80017ac <motor_control_isr+0x1ec>)
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	eeb0 0a67 	vmov.f32	s0, s15
 800160e:	f7ff ff8d 	bl	800152c <sin_from_lut>
 8001612:	ed87 0a03 	vstr	s0, [r7, #12]
    float sin_b = sin_from_lut(theta + (2.0f * TWO_PI / 3.0f));
 8001616:	4b65      	ldr	r3, [pc, #404]	@ (80017ac <motor_control_isr+0x1ec>)
 8001618:	edd3 7a00 	vldr	s15, [r3]
 800161c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80017b4 <motor_control_isr+0x1f4>
 8001620:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	f7ff ff80 	bl	800152c <sin_from_lut>
 800162c:	ed87 0a02 	vstr	s0, [r7, #8]
    float sin_c = sin_from_lut(theta + (4.0f * TWO_PI / 3.0f));
 8001630:	4b5e      	ldr	r3, [pc, #376]	@ (80017ac <motor_control_isr+0x1ec>)
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80017b8 <motor_control_isr+0x1f8>
 800163a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800163e:	eeb0 0a67 	vmov.f32	s0, s15
 8001642:	f7ff ff73 	bl	800152c <sin_from_lut>
 8001646:	ed87 0a01 	vstr	s0, [r7, #4]

    /* Amplitude scaling */
    sin_a *= amplitude;
 800164a:	4b5c      	ldr	r3, [pc, #368]	@ (80017bc <motor_control_isr+0x1fc>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	ed97 7a03 	vldr	s14, [r7, #12]
 8001654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001658:	edc7 7a03 	vstr	s15, [r7, #12]
    sin_b *= amplitude;
 800165c:	4b57      	ldr	r3, [pc, #348]	@ (80017bc <motor_control_isr+0x1fc>)
 800165e:	edd3 7a00 	vldr	s15, [r3]
 8001662:	ed97 7a02 	vldr	s14, [r7, #8]
 8001666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166a:	edc7 7a02 	vstr	s15, [r7, #8]
    sin_c *= amplitude;
 800166e:	4b53      	ldr	r3, [pc, #332]	@ (80017bc <motor_control_isr+0x1fc>)
 8001670:	edd3 7a00 	vldr	s15, [r3]
 8001674:	ed97 7a01 	vldr	s14, [r7, #4]
 8001678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800167c:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Sine  PWM */
    pwm_a = (uint16_t)((sin_a + 1.0f) * (PWM_ARR * 0.5f));
 8001680:	edd7 7a03 	vldr	s15, [r7, #12]
 8001684:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001688:	ee77 7a87 	vadd.f32	s15, s15, s14
 800168c:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80017c0 <motor_control_isr+0x200>
 8001690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001698:	ee17 3a90 	vmov	r3, s15
 800169c:	b29a      	uxth	r2, r3
 800169e:	4b49      	ldr	r3, [pc, #292]	@ (80017c4 <motor_control_isr+0x204>)
 80016a0:	801a      	strh	r2, [r3, #0]
    pwm_b = (uint16_t)((sin_b + 1.0f) * (PWM_ARR * 0.5f));
 80016a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80016a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016ae:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80017c0 <motor_control_isr+0x200>
 80016b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016ba:	ee17 3a90 	vmov	r3, s15
 80016be:	b29a      	uxth	r2, r3
 80016c0:	4b41      	ldr	r3, [pc, #260]	@ (80017c8 <motor_control_isr+0x208>)
 80016c2:	801a      	strh	r2, [r3, #0]
    pwm_c = (uint16_t)((sin_c + 1.0f) * (PWM_ARR * 0.5f));
 80016c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016d0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80017c0 <motor_control_isr+0x200>
 80016d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016dc:	ee17 3a90 	vmov	r3, s15
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	4b3a      	ldr	r3, [pc, #232]	@ (80017cc <motor_control_isr+0x20c>)
 80016e4:	801a      	strh	r2, [r3, #0]

    /* Buffer ADC samples for UART transmission (offset by header) */
    uint16_t base = HEADER_BYTES + (sample_idx * BYTES_PER_SAMPLE);
 80016e6:	4b3a      	ldr	r3, [pc, #232]	@ (80017d0 <motor_control_isr+0x210>)
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	3302      	adds	r3, #2
 80016f2:	807b      	strh	r3, [r7, #2]
    uart_tx_buf[base + 0] = ia_adc & 0xFF;
 80016f4:	4b37      	ldr	r3, [pc, #220]	@ (80017d4 <motor_control_isr+0x214>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	b2d1      	uxtb	r1, r2
 80016fe:	4a36      	ldr	r2, [pc, #216]	@ (80017d8 <motor_control_isr+0x218>)
 8001700:	54d1      	strb	r1, [r2, r3]
    uart_tx_buf[base + 1] = ia_adc >> 8;
 8001702:	4b34      	ldr	r3, [pc, #208]	@ (80017d4 <motor_control_isr+0x214>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	b29b      	uxth	r3, r3
 8001708:	0a1b      	lsrs	r3, r3, #8
 800170a:	b29a      	uxth	r2, r3
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	3301      	adds	r3, #1
 8001710:	b2d1      	uxtb	r1, r2
 8001712:	4a31      	ldr	r2, [pc, #196]	@ (80017d8 <motor_control_isr+0x218>)
 8001714:	54d1      	strb	r1, [r2, r3]
    uart_tx_buf[base + 2] = ib_adc & 0xFF;
 8001716:	4b31      	ldr	r3, [pc, #196]	@ (80017dc <motor_control_isr+0x21c>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	b29a      	uxth	r2, r3
 800171c:	887b      	ldrh	r3, [r7, #2]
 800171e:	3302      	adds	r3, #2
 8001720:	b2d1      	uxtb	r1, r2
 8001722:	4a2d      	ldr	r2, [pc, #180]	@ (80017d8 <motor_control_isr+0x218>)
 8001724:	54d1      	strb	r1, [r2, r3]
    uart_tx_buf[base + 3] = ib_adc >> 8;
 8001726:	4b2d      	ldr	r3, [pc, #180]	@ (80017dc <motor_control_isr+0x21c>)
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	b29b      	uxth	r3, r3
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	b29a      	uxth	r2, r3
 8001730:	887b      	ldrh	r3, [r7, #2]
 8001732:	3303      	adds	r3, #3
 8001734:	b2d1      	uxtb	r1, r2
 8001736:	4a28      	ldr	r2, [pc, #160]	@ (80017d8 <motor_control_isr+0x218>)
 8001738:	54d1      	strb	r1, [r2, r3]

    sample_idx++;
 800173a:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <motor_control_isr+0x210>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	b29b      	uxth	r3, r3
 8001740:	3301      	adds	r3, #1
 8001742:	b29a      	uxth	r2, r3
 8001744:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <motor_control_isr+0x210>)
 8001746:	801a      	strh	r2, [r3, #0]

    /* When buffer is full, add header/footer and trigger UART transmission */
    if (sample_idx >= PACKET_SAMPLES)
 8001748:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <motor_control_isr+0x210>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	b29b      	uxth	r3, r3
 800174e:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8001752:	d324      	bcc.n	800179e <motor_control_isr+0x1de>
      {
         sample_idx = 0;
 8001754:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <motor_control_isr+0x210>)
 8001756:	2200      	movs	r2, #0
 8001758:	801a      	strh	r2, [r3, #0]
         packet_ready = 1;
 800175a:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <motor_control_isr+0x220>)
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]

         /* Add header */
         uart_tx_buf[0] = PACKET_HEADER & 0xFF;
 8001760:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <motor_control_isr+0x218>)
 8001762:	2253      	movs	r2, #83	@ 0x53
 8001764:	701a      	strb	r2, [r3, #0]
         uart_tx_buf[1] = PACKET_HEADER >> 8;
 8001766:	4b1c      	ldr	r3, [pc, #112]	@ (80017d8 <motor_control_isr+0x218>)
 8001768:	2253      	movs	r2, #83	@ 0x53
 800176a:	705a      	strb	r2, [r3, #1]

         /* Add footer */
         uart_tx_buf[HEADER_BYTES + PACKET_BYTES + 0] = PACKET_FOOTER & 0xFF;
 800176c:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <motor_control_isr+0x218>)
 800176e:	2265      	movs	r2, #101	@ 0x65
 8001770:	f883 2962 	strb.w	r2, [r3, #2402]	@ 0x962
         uart_tx_buf[HEADER_BYTES + PACKET_BYTES + 1] = PACKET_FOOTER >> 8;
 8001774:	4b18      	ldr	r3, [pc, #96]	@ (80017d8 <motor_control_isr+0x218>)
 8001776:	2265      	movs	r2, #101	@ 0x65
 8001778:	f883 2963 	strb.w	r2, [r3, #2403]	@ 0x963

         /* Start UART transmission if not already busy */
         if (!uart_tx_busy)
 800177c:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <motor_control_isr+0x224>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10b      	bne.n	800179e <motor_control_isr+0x1de>
           {
             uart_tx_busy = 1;
 8001786:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <motor_control_isr+0x224>)
 8001788:	2201      	movs	r2, #1
 800178a:	701a      	strb	r2, [r3, #0]
             uart_tx_idx = 0;
 800178c:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <motor_control_isr+0x228>)
 800178e:	2200      	movs	r2, #0
 8001790:	801a      	strh	r2, [r3, #0]
             packet_ready = 0;
 8001792:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <motor_control_isr+0x220>)
 8001794:	2200      	movs	r2, #0
 8001796:	701a      	strb	r2, [r3, #0]
             LL_USART_EnableIT_TXE(USART2);
 8001798:	4814      	ldr	r0, [pc, #80]	@ (80017ec <motor_control_isr+0x22c>)
 800179a:	f7ff fe74 	bl	8001486 <LL_USART_EnableIT_TXE_TXFNF>
           }
       }
}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000038 	.word	0x20000038
 80017ac:	2000003c 	.word	0x2000003c
 80017b0:	40c90fdb 	.word	0x40c90fdb
 80017b4:	40860a92 	.word	0x40860a92
 80017b8:	41060a92 	.word	0x41060a92
 80017bc:	20000030 	.word	0x20000030
 80017c0:	4504d000 	.word	0x4504d000
 80017c4:	20000040 	.word	0x20000040
 80017c8:	20000042 	.word	0x20000042
 80017cc:	20000044 	.word	0x20000044
 80017d0:	200009b0 	.word	0x200009b0
 80017d4:	20000046 	.word	0x20000046
 80017d8:	2000004c 	.word	0x2000004c
 80017dc:	20000048 	.word	0x20000048
 80017e0:	200009b2 	.word	0x200009b2
 80017e4:	200009b6 	.word	0x200009b6
 80017e8:	200009b4 	.word	0x200009b4
 80017ec:	40004400 	.word	0x40004400

080017f0 <update_open_loop_params>:

void update_open_loop_params(float rpm_cmd, float amp_cmd)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80017fa:	edc7 0a00 	vstr	s1, [r7]
    target_rpm = rpm_cmd;
 80017fe:	4a14      	ldr	r2, [pc, #80]	@ (8001850 <update_open_loop_params+0x60>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6013      	str	r3, [r2, #0]
    amplitude  = amp_cmd;
 8001804:	4a13      	ldr	r2, [pc, #76]	@ (8001854 <update_open_loop_params+0x64>)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	6013      	str	r3, [r2, #0]

    elec_freq_hz = (target_rpm * POLE_PAIRS) / 60.0f;
 800180a:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <update_open_loop_params+0x60>)
 800180c:	edd3 7a00 	vldr	s15, [r3]
 8001810:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8001814:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001818:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001858 <update_open_loop_params+0x68>
 800181c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <update_open_loop_params+0x6c>)
 8001822:	edc3 7a00 	vstr	s15, [r3]
    delta_theta  = (TWO_PI * elec_freq_hz) / ISR_FREQ_HZ;
 8001826:	4b0d      	ldr	r3, [pc, #52]	@ (800185c <update_open_loop_params+0x6c>)
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001860 <update_open_loop_params+0x70>
 8001830:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001834:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001864 <update_open_loop_params+0x74>
 8001838:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183c:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <update_open_loop_params+0x78>)
 800183e:	edc3 7a00 	vstr	s15, [r3]
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	2000002c 	.word	0x2000002c
 8001854:	20000030 	.word	0x20000030
 8001858:	42700000 	.word	0x42700000
 800185c:	20000034 	.word	0x20000034
 8001860:	40c90fdb 	.word	0x40c90fdb
 8001864:	469c4000 	.word	0x469c4000
 8001868:	20000038 	.word	0x20000038

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <HAL_MspInit+0x44>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001876:	4a0e      	ldr	r2, [pc, #56]	@ (80018b0 <HAL_MspInit+0x44>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6613      	str	r3, [r2, #96]	@ 0x60
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <HAL_MspInit+0x44>)
 8001880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_MspInit+0x44>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <HAL_MspInit+0x44>)
 8001890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001894:	6593      	str	r3, [r2, #88]	@ 0x58
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_MspInit+0x44>)
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018a2:	f000 fb15 	bl	8001ed0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000

080018b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08c      	sub	sp, #48	@ 0x30
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80018c4:	4b2d      	ldr	r3, [pc, #180]	@ (800197c <HAL_InitTick+0xc8>)
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	4a2c      	ldr	r2, [pc, #176]	@ (800197c <HAL_InitTick+0xc8>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80018d0:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <HAL_InitTick+0xc8>)
 80018d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018dc:	f107 020c 	add.w	r2, r7, #12
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	4611      	mov	r1, r2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 fb24 	bl	8001f34 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018ec:	f000 fb0c 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80018f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	4a22      	ldr	r2, [pc, #136]	@ (8001980 <HAL_InitTick+0xcc>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	0c9b      	lsrs	r3, r3, #18
 80018fc:	3b01      	subs	r3, #1
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001900:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_InitTick+0xd0>)
 8001902:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001906:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001908:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <HAL_InitTick+0xd0>)
 800190a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800190e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001910:	4a1c      	ldr	r2, [pc, #112]	@ (8001984 <HAL_InitTick+0xd0>)
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001916:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <HAL_InitTick+0xd0>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_InitTick+0xd0>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8001922:	4818      	ldr	r0, [pc, #96]	@ (8001984 <HAL_InitTick+0xd0>)
 8001924:	f000 fb38 	bl	8001f98 <HAL_TIM_Base_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800192e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001932:	2b00      	cmp	r3, #0
 8001934:	d11b      	bne.n	800196e <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001936:	4813      	ldr	r0, [pc, #76]	@ (8001984 <HAL_InitTick+0xd0>)
 8001938:	f000 fb90 	bl	800205c <HAL_TIM_Base_Start_IT>
 800193c:	4603      	mov	r3, r0
 800193e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001942:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001946:	2b00      	cmp	r3, #0
 8001948:	d111      	bne.n	800196e <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800194a:	201c      	movs	r0, #28
 800194c:	f000 fab2 	bl	8001eb4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b0f      	cmp	r3, #15
 8001954:	d808      	bhi.n	8001968 <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001956:	2200      	movs	r2, #0
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	201c      	movs	r0, #28
 800195c:	f000 fa90 	bl	8001e80 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001960:	4a09      	ldr	r2, [pc, #36]	@ (8001988 <HAL_InitTick+0xd4>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	e002      	b.n	800196e <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800196e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001972:	4618      	mov	r0, r3
 8001974:	3730      	adds	r7, #48	@ 0x30
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	431bde83 	.word	0x431bde83
 8001984:	200019b8 	.word	0x200019b8
 8001988:	20000004 	.word	0x20000004

0800198c <LL_ADC_INJ_ReadConversionData12>:
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3380      	adds	r3, #128	@ 0x80
 800199a:	461a      	mov	r2, r3
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	0a1b      	lsrs	r3, r3, #8
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	4413      	add	r3, r2
 80019a8:	60fb      	str	r3, [r7, #12]
  return (uint16_t)(READ_BIT(*preg,
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	b29b      	uxth	r3, r3
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <LL_ADC_IsActiveFlag_JEOS>:
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019cc:	2b40      	cmp	r3, #64	@ 0x40
 80019ce:	d101      	bne.n	80019d4 <LL_ADC_IsActiveFlag_JEOS+0x18>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e000      	b.n	80019d6 <LL_ADC_IsActiveFlag_JEOS+0x1a>
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <LL_ADC_ClearFlag_JEOS>:
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2240      	movs	r2, #64	@ 0x40
 80019ee:	601a      	str	r2, [r3, #0]
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_TIM_OC_SetCompareCH1>:
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <LL_TIM_OC_SetCompareCH2>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_TIM_OC_SetCompareCH3>:
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a60:	2b80      	cmp	r3, #128	@ 0x80
 8001a62:	d101      	bne.n	8001a68 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e000      	b.n	8001a6a <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <LL_USART_DisableIT_TXE_TXFNF>:
  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8001a76:	b480      	push	{r7}
 8001a78:	b089      	sub	sp, #36	@ 0x24
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	e853 3f00 	ldrex	r3, [r3]
 8001a88:	60bb      	str	r3, [r7, #8]
   return(result);
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69fa      	ldr	r2, [r7, #28]
 8001a96:	61ba      	str	r2, [r7, #24]
 8001a98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a9a:	6979      	ldr	r1, [r7, #20]
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	e841 2300 	strex	r3, r2, [r1]
 8001aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1e9      	bne.n	8001a7e <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	3724      	adds	r7, #36	@ 0x24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ada:	bf00      	nop
 8001adc:	e7fd      	b.n	8001ada <NMI_Handler+0x4>

08001ade <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae2:	bf00      	nop
 8001ae4:	e7fd      	b.n	8001ae2 <HardFault_Handler+0x4>

08001ae6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aea:	bf00      	nop
 8001aec:	e7fd      	b.n	8001aea <MemManage_Handler+0x4>

08001aee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af2:	bf00      	nop
 8001af4:	e7fd      	b.n	8001af2 <BusFault_Handler+0x4>

08001af6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afa:	bf00      	nop
 8001afc:	e7fd      	b.n	8001afa <UsageFault_Handler+0x4>

08001afe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	  isr_count++;
 8001b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb4 <ADC1_2_IRQHandler+0x7c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <ADC1_2_IRQHandler+0x7c>)
 8001b44:	6013      	str	r3, [r2, #0]
	  /* Check if ADC1 injected end-of-sequence flag is set */
	  if (LL_ADC_IsActiveFlag_JEOS(ADC1))
 8001b46:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001b4a:	f7ff ff37 	bl	80019bc <LL_ADC_IsActiveFlag_JEOS>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d02d      	beq.n	8001bb0 <ADC1_2_IRQHandler+0x78>
	  {
		  /* Read ADC converted values for phase currents Ia (IN15) and Ib */
		  ia_adc = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_1);
 8001b54:	2109      	movs	r1, #9
 8001b56:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001b5a:	f7ff ff17 	bl	800198c <LL_ADC_INJ_ReadConversionData12>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <ADC1_2_IRQHandler+0x80>)
 8001b64:	801a      	strh	r2, [r3, #0]
		  ib_adc = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_2);
 8001b66:	f240 110f 	movw	r1, #271	@ 0x10f
 8001b6a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001b6e:	f7ff ff0d 	bl	800198c <LL_ADC_INJ_ReadConversionData12>
 8001b72:	4603      	mov	r3, r0
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <ADC1_2_IRQHandler+0x84>)
 8001b78:	801a      	strh	r2, [r3, #0]

	    /* Call the motor control ISR - your verified algorithm */
	    motor_control_isr();
 8001b7a:	f7ff fd21 	bl	80015c0 <motor_control_isr>

	    /* Write PWM values to CCR registers */
	    LL_TIM_OC_SetCompareCH1(TIM1, pwm_a);
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <ADC1_2_IRQHandler+0x88>)
 8001b80:	881b      	ldrh	r3, [r3, #0]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	4619      	mov	r1, r3
 8001b86:	480f      	ldr	r0, [pc, #60]	@ (8001bc4 <ADC1_2_IRQHandler+0x8c>)
 8001b88:	f7ff ff38 	bl	80019fc <LL_TIM_OC_SetCompareCH1>
	    LL_TIM_OC_SetCompareCH2(TIM1, pwm_b);
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <ADC1_2_IRQHandler+0x90>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	4619      	mov	r1, r3
 8001b94:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <ADC1_2_IRQHandler+0x8c>)
 8001b96:	f7ff ff3f 	bl	8001a18 <LL_TIM_OC_SetCompareCH2>
	    LL_TIM_OC_SetCompareCH3(TIM1, pwm_c);
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <ADC1_2_IRQHandler+0x94>)
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4808      	ldr	r0, [pc, #32]	@ (8001bc4 <ADC1_2_IRQHandler+0x8c>)
 8001ba4:	f7ff ff46 	bl	8001a34 <LL_TIM_OC_SetCompareCH3>

	    /* Clear the ADC injected end-of-sequence flag */
	    LL_ADC_ClearFlag_JEOS(ADC1);
 8001ba8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001bac:	f7ff ff19 	bl	80019e2 <LL_ADC_ClearFlag_JEOS>
	  }

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20000028 	.word	0x20000028
 8001bb8:	20000046 	.word	0x20000046
 8001bbc:	20000048 	.word	0x20000048
 8001bc0:	20000040 	.word	0x20000040
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	20000042 	.word	0x20000042
 8001bcc:	20000044 	.word	0x20000044

08001bd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <TIM2_IRQHandler+0x10>)
 8001bd6:	f000 faab 	bl	8002130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200019b8 	.word	0x200019b8

08001be4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

	  /* Check if transmit data register empty flag is set */
	  if (LL_USART_IsActiveFlag_TXE(USART2))
 8001be8:	4812      	ldr	r0, [pc, #72]	@ (8001c34 <USART2_IRQHandler+0x50>)
 8001bea:	f7ff ff31 	bl	8001a50 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d01c      	beq.n	8001c2e <USART2_IRQHandler+0x4a>
	  {
	    /* Send buffered data byte-by-byte */
		if (uart_tx_idx < TOTAL_PACKET_BYTES)
 8001bf4:	4b10      	ldr	r3, [pc, #64]	@ (8001c38 <USART2_IRQHandler+0x54>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	f640 1263 	movw	r2, #2403	@ 0x963
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d80f      	bhi.n	8001c22 <USART2_IRQHandler+0x3e>
	    {
	      LL_USART_TransmitData8(USART2, uart_tx_buf[uart_tx_idx++]);
 8001c02:	4b0d      	ldr	r3, [pc, #52]	@ (8001c38 <USART2_IRQHandler+0x54>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	1c5a      	adds	r2, r3, #1
 8001c0a:	b291      	uxth	r1, r2
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <USART2_IRQHandler+0x54>)
 8001c0e:	8011      	strh	r1, [r2, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <USART2_IRQHandler+0x58>)
 8001c14:	5c9b      	ldrb	r3, [r3, r2]
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4806      	ldr	r0, [pc, #24]	@ (8001c34 <USART2_IRQHandler+0x50>)
 8001c1c:	f7ff ff4c 	bl	8001ab8 <LL_USART_TransmitData8>
	      uart_tx_busy = 0;
	    }
	  }

  /* USER CODE END USART2_IRQn 1 */
}
 8001c20:	e005      	b.n	8001c2e <USART2_IRQHandler+0x4a>
	      LL_USART_DisableIT_TXE(USART2);
 8001c22:	4804      	ldr	r0, [pc, #16]	@ (8001c34 <USART2_IRQHandler+0x50>)
 8001c24:	f7ff ff27 	bl	8001a76 <LL_USART_DisableIT_TXE_TXFNF>
	      uart_tx_busy = 0;
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <USART2_IRQHandler+0x5c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004400 	.word	0x40004400
 8001c38:	200009b4 	.word	0x200009b4
 8001c3c:	2000004c 	.word	0x2000004c
 8001c40:	200009b6 	.word	0x200009b6

08001c44 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <SystemInit+0x20>)
 8001c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c4e:	4a05      	ldr	r2, [pc, #20]	@ (8001c64 <SystemInit+0x20>)
 8001c50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c68:	480d      	ldr	r0, [pc, #52]	@ (8001ca0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c6a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c6c:	f7ff ffea 	bl	8001c44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c70:	480c      	ldr	r0, [pc, #48]	@ (8001ca4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c72:	490d      	ldr	r1, [pc, #52]	@ (8001ca8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c74:	4a0d      	ldr	r2, [pc, #52]	@ (8001cac <LoopForever+0xe>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c78:	e002      	b.n	8001c80 <LoopCopyDataInit>

08001c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7e:	3304      	adds	r3, #4

08001c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c84:	d3f9      	bcc.n	8001c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c88:	4c0a      	ldr	r4, [pc, #40]	@ (8001cb4 <LoopForever+0x16>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c8c:	e001      	b.n	8001c92 <LoopFillZerobss>

08001c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c90:	3204      	adds	r2, #4

08001c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c94:	d3fb      	bcc.n	8001c8e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c96:	f001 ffd3 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c9a:	f7ff f84d 	bl	8000d38 <main>

08001c9e <LoopForever>:

LoopForever:
    b LoopForever
 8001c9e:	e7fe      	b.n	8001c9e <LoopForever>
  ldr   r0, =_estack
 8001ca0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001cac:	08004b38 	.word	0x08004b38
  ldr r2, =_sbss
 8001cb0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001cb4:	20001a08 	.word	0x20001a08

08001cb8 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <COMP1_2_3_IRQHandler>

08001cba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc4:	2003      	movs	r0, #3
 8001cc6:	f000 f8d0 	bl	8001e6a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cca:	200f      	movs	r0, #15
 8001ccc:	f7ff fdf2 	bl	80018b4 <HAL_InitTick>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	71fb      	strb	r3, [r7, #7]
 8001cda:	e001      	b.n	8001ce0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cdc:	f7ff fdc6 	bl	800186c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ce0:	79fb      	ldrb	r3, [r7, #7]

}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf0:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_IncTick+0x1c>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <HAL_IncTick+0x20>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a03      	ldr	r2, [pc, #12]	@ (8001d08 <HAL_IncTick+0x1c>)
 8001cfc:	6013      	str	r3, [r2, #0]
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	20001a04 	.word	0x20001a04
 8001d0c:	20000008 	.word	0x20000008

08001d10 <__NVIC_SetPriorityGrouping>:
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d20:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d42:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	60d3      	str	r3, [r2, #12]
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_GetPriorityGrouping>:
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d5c:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <__NVIC_GetPriorityGrouping+0x18>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	f003 0307 	and.w	r3, r3, #7
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_EnableIRQ>:
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	db0b      	blt.n	8001d9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	f003 021f 	and.w	r2, r3, #31
 8001d8c:	4907      	ldr	r1, [pc, #28]	@ (8001dac <__NVIC_EnableIRQ+0x38>)
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	095b      	lsrs	r3, r3, #5
 8001d94:	2001      	movs	r0, #1
 8001d96:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	e000e100 	.word	0xe000e100

08001db0 <__NVIC_SetPriority>:
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	6039      	str	r1, [r7, #0]
 8001dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	db0a      	blt.n	8001dda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	490c      	ldr	r1, [pc, #48]	@ (8001dfc <__NVIC_SetPriority+0x4c>)
 8001dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dce:	0112      	lsls	r2, r2, #4
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001dd8:	e00a      	b.n	8001df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4908      	ldr	r1, [pc, #32]	@ (8001e00 <__NVIC_SetPriority+0x50>)
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	3b04      	subs	r3, #4
 8001de8:	0112      	lsls	r2, r2, #4
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	440b      	add	r3, r1
 8001dee:	761a      	strb	r2, [r3, #24]
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000e100 	.word	0xe000e100
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <NVIC_EncodePriority>:
{
 8001e04:	b480      	push	{r7}
 8001e06:	b089      	sub	sp, #36	@ 0x24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f1c3 0307 	rsb	r3, r3, #7
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	bf28      	it	cs
 8001e22:	2304      	movcs	r3, #4
 8001e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	2b06      	cmp	r3, #6
 8001e2c:	d902      	bls.n	8001e34 <NVIC_EncodePriority+0x30>
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3b03      	subs	r3, #3
 8001e32:	e000      	b.n	8001e36 <NVIC_EncodePriority+0x32>
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	f04f 32ff 	mov.w	r2, #4294967295
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43da      	mvns	r2, r3
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	401a      	ands	r2, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	fa01 f303 	lsl.w	r3, r1, r3
 8001e56:	43d9      	mvns	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e5c:	4313      	orrs	r3, r2
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3724      	adds	r7, #36	@ 0x24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff4c 	bl	8001d10 <__NVIC_SetPriorityGrouping>
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e8e:	f7ff ff63 	bl	8001d58 <__NVIC_GetPriorityGrouping>
 8001e92:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	6978      	ldr	r0, [r7, #20]
 8001e9a:	f7ff ffb3 	bl	8001e04 <NVIC_EncodePriority>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff ff82 	bl	8001db0 <__NVIC_SetPriority>
}
 8001eac:	bf00      	nop
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ff56 	bl	8001d74 <__NVIC_EnableIRQ>
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001eda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ede:	6093      	str	r3, [r2, #8]
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40007000 	.word	0x40007000

08001ef0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20000000 	.word	0x20000000

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	4904      	ldr	r1, [pc, #16]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f1e:	5ccb      	ldrb	r3, [r1, r3]
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	08004728 	.word	0x08004728

08001f34 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	220f      	movs	r2, #15
 8001f42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <HAL_RCC_GetClockConfig+0x5c>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 0203 	and.w	r2, r3, #3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001f50:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <HAL_RCC_GetClockConfig+0x5c>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f90 <HAL_RCC_GetClockConfig+0x5c>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001f68:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <HAL_RCC_GetClockConfig+0x5c>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001f76:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <HAL_RCC_GetClockConfig+0x60>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 020f 	and.w	r2, r3, #15
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	601a      	str	r2, [r3, #0]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40022000 	.word	0x40022000

08001f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e049      	b.n	800203e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d106      	bne.n	8001fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f841 	bl	8002046 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	f000 fa22 	bl	8002420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
	...

0800205c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b01      	cmp	r3, #1
 800206e:	d001      	beq.n	8002074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e04a      	b.n	800210a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2202      	movs	r2, #2
 8002078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0201 	orr.w	r2, r2, #1
 800208a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a21      	ldr	r2, [pc, #132]	@ (8002118 <HAL_TIM_Base_Start_IT+0xbc>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d018      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0x6c>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800209e:	d013      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0x6c>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a1d      	ldr	r2, [pc, #116]	@ (800211c <HAL_TIM_Base_Start_IT+0xc0>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d00e      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0x6c>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002120 <HAL_TIM_Base_Start_IT+0xc4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d009      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0x6c>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002124 <HAL_TIM_Base_Start_IT+0xc8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d004      	beq.n	80020c8 <HAL_TIM_Base_Start_IT+0x6c>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <HAL_TIM_Base_Start_IT+0xcc>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d115      	bne.n	80020f4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	4b17      	ldr	r3, [pc, #92]	@ (800212c <HAL_TIM_Base_Start_IT+0xd0>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b06      	cmp	r3, #6
 80020d8:	d015      	beq.n	8002106 <HAL_TIM_Base_Start_IT+0xaa>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020e0:	d011      	beq.n	8002106 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f042 0201 	orr.w	r2, r2, #1
 80020f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020f2:	e008      	b.n	8002106 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	e000      	b.n	8002108 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002106:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40012c00 	.word	0x40012c00
 800211c:	40000400 	.word	0x40000400
 8002120:	40000800 	.word	0x40000800
 8002124:	40013400 	.word	0x40013400
 8002128:	40014000 	.word	0x40014000
 800212c:	00010007 	.word	0x00010007

08002130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d020      	beq.n	8002194 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01b      	beq.n	8002194 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f06f 0202 	mvn.w	r2, #2
 8002164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f931 	bl	80023e2 <HAL_TIM_IC_CaptureCallback>
 8002180:	e005      	b.n	800218e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 f923 	bl	80023ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f934 	bl	80023f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	2b00      	cmp	r3, #0
 800219c:	d020      	beq.n	80021e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d01b      	beq.n	80021e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f06f 0204 	mvn.w	r2, #4
 80021b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2202      	movs	r2, #2
 80021b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f90b 	bl	80023e2 <HAL_TIM_IC_CaptureCallback>
 80021cc:	e005      	b.n	80021da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f8fd 	bl	80023ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f90e 	bl	80023f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d020      	beq.n	800222c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d01b      	beq.n	800222c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0208 	mvn.w	r2, #8
 80021fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2204      	movs	r2, #4
 8002202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f8e5 	bl	80023e2 <HAL_TIM_IC_CaptureCallback>
 8002218:	e005      	b.n	8002226 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f8d7 	bl	80023ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f8e8 	bl	80023f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	2b00      	cmp	r3, #0
 8002234:	d020      	beq.n	8002278 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01b      	beq.n	8002278 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0210 	mvn.w	r2, #16
 8002248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2208      	movs	r2, #8
 800224e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f8bf 	bl	80023e2 <HAL_TIM_IC_CaptureCallback>
 8002264:	e005      	b.n	8002272 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f8b1 	bl	80023ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 f8c2 	bl	80023f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00c      	beq.n	800229c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f06f 0201 	mvn.w	r2, #1
 8002294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff f8e0 	bl	800145c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d104      	bne.n	80022b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d00c      	beq.n	80022ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d007      	beq.n	80022ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80022c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 f951 	bl	800256c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00c      	beq.n	80022ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d007      	beq.n	80022ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80022e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f949 	bl	8002580 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00c      	beq.n	8002312 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d007      	beq.n	8002312 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800230a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f87c 	bl	800240a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f003 0320 	and.w	r3, r3, #32
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00c      	beq.n	8002336 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0320 	and.w	r3, r3, #32
 8002322:	2b00      	cmp	r3, #0
 8002324:	d007      	beq.n	8002336 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f06f 0220 	mvn.w	r2, #32
 800232e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f911 	bl	8002558 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00c      	beq.n	800235a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 f91d 	bl	8002594 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00c      	beq.n	800237e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d007      	beq.n	800237e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 f915 	bl	80025a8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00c      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d007      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800239a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f90d 	bl	80025bc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00c      	beq.n	80023c6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80023be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f905 	bl	80025d0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
	...

08002420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a42      	ldr	r2, [pc, #264]	@ (800253c <TIM_Base_SetConfig+0x11c>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d00f      	beq.n	8002458 <TIM_Base_SetConfig+0x38>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800243e:	d00b      	beq.n	8002458 <TIM_Base_SetConfig+0x38>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a3f      	ldr	r2, [pc, #252]	@ (8002540 <TIM_Base_SetConfig+0x120>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d007      	beq.n	8002458 <TIM_Base_SetConfig+0x38>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a3e      	ldr	r2, [pc, #248]	@ (8002544 <TIM_Base_SetConfig+0x124>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d003      	beq.n	8002458 <TIM_Base_SetConfig+0x38>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a3d      	ldr	r2, [pc, #244]	@ (8002548 <TIM_Base_SetConfig+0x128>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d108      	bne.n	800246a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800245e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	4313      	orrs	r3, r2
 8002468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a33      	ldr	r2, [pc, #204]	@ (800253c <TIM_Base_SetConfig+0x11c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d01b      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002478:	d017      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a30      	ldr	r2, [pc, #192]	@ (8002540 <TIM_Base_SetConfig+0x120>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d013      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a2f      	ldr	r2, [pc, #188]	@ (8002544 <TIM_Base_SetConfig+0x124>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d00f      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a2e      	ldr	r2, [pc, #184]	@ (8002548 <TIM_Base_SetConfig+0x128>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00b      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a2d      	ldr	r2, [pc, #180]	@ (800254c <TIM_Base_SetConfig+0x12c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a2c      	ldr	r2, [pc, #176]	@ (8002550 <TIM_Base_SetConfig+0x130>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d003      	beq.n	80024aa <TIM_Base_SetConfig+0x8a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002554 <TIM_Base_SetConfig+0x134>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d108      	bne.n	80024bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a16      	ldr	r2, [pc, #88]	@ (800253c <TIM_Base_SetConfig+0x11c>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d00f      	beq.n	8002508 <TIM_Base_SetConfig+0xe8>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a17      	ldr	r2, [pc, #92]	@ (8002548 <TIM_Base_SetConfig+0x128>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d00b      	beq.n	8002508 <TIM_Base_SetConfig+0xe8>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a16      	ldr	r2, [pc, #88]	@ (800254c <TIM_Base_SetConfig+0x12c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <TIM_Base_SetConfig+0xe8>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <TIM_Base_SetConfig+0x130>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d003      	beq.n	8002508 <TIM_Base_SetConfig+0xe8>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a14      	ldr	r2, [pc, #80]	@ (8002554 <TIM_Base_SetConfig+0x134>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d103      	bne.n	8002510 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b01      	cmp	r3, #1
 8002520:	d105      	bne.n	800252e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f023 0201 	bic.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	611a      	str	r2, [r3, #16]
  }
}
 800252e:	bf00      	nop
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40012c00 	.word	0x40012c00
 8002540:	40000400 	.word	0x40000400
 8002544:	40000800 	.word	0x40000800
 8002548:	40013400 	.word	0x40013400
 800254c:	40014000 	.word	0x40014000
 8002550:	40014400 	.word	0x40014400
 8002554:	40014800 	.word	0x40014800

08002558 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <LL_ADC_REG_SetSequencerLength>:
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f023 020f 	bic.w	r2, r3, #15
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <LL_ADC_IsEnabled>:
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <LL_ADC_IsEnabled+0x18>
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <LL_ADC_IsEnabled+0x1a>
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, const LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800263a:	2300      	movs	r3, #0
 800263c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800263e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002642:	f7ff ffe2 	bl	800260a <LL_ADC_IsEnabled>
 8002646:	4604      	mov	r4, r0
 8002648:	4817      	ldr	r0, [pc, #92]	@ (80026a8 <LL_ADC_CommonInit+0x78>)
 800264a:	f7ff ffde 	bl	800260a <LL_ADC_IsEnabled>
 800264e:	4603      	mov	r3, r0
 8002650:	4323      	orrs	r3, r4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d120      	bne.n	8002698 <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (pADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d012      	beq.n	8002684 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <LL_ADC_CommonInit+0x7c>)
 8002664:	4013      	ands	r3, r2
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	6811      	ldr	r1, [r2, #0]
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	6852      	ldr	r2, [r2, #4]
 800266e:	4311      	orrs	r1, r2
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	6892      	ldr	r2, [r2, #8]
 8002674:	4311      	orrs	r1, r2
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	68d2      	ldr	r2, [r2, #12]
 800267a:	430a      	orrs	r2, r1
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	609a      	str	r2, [r3, #8]
 8002682:	e00b      	b.n	800269c <LL_ADC_CommonInit+0x6c>
                 | pADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <LL_ADC_CommonInit+0x7c>)
 800268a:	4013      	ands	r3, r2
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	6812      	ldr	r2, [r2, #0]
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	609a      	str	r2, [r3, #8]
 8002696:	e001      	b.n	800269c <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800269c:	7bfb      	ldrb	r3, [r7, #15]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd90      	pop	{r4, r7, pc}
 80026a6:	bf00      	nop
 80026a8:	50000100 	.word	0x50000100
 80026ac:	ffc030e0 	.word	0xffc030e0

080026b0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *pADC_InitStruct)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80026ba:	2300      	movs	r3, #0
 80026bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(pADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(pADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff ffa3 	bl	800260a <LL_ADC_IsEnabled>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d111      	bne.n	80026ee <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80026d2:	f023 0318 	bic.w	r3, r3, #24
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	6811      	ldr	r1, [r2, #0]
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	6852      	ldr	r2, [r2, #4]
 80026de:	4311      	orrs	r1, r2
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	6892      	ldr	r2, [r2, #8]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	60da      	str	r2, [r3, #12]
 80026ec:	e001      	b.n	80026f2 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002706:	2300      	movs	r3, #0
 8002708:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(pADC_RegInitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(pADC_RegInitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff ff7d 	bl	800260a <LL_ADC_IsEnabled>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d132      	bne.n	800277c <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d015      	beq.n	800274a <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <LL_ADC_REG_Init+0x90>)
 8002724:	4013      	ands	r3, r2
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	6811      	ldr	r1, [r2, #0]
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	6892      	ldr	r2, [r2, #8]
 800272e:	4311      	orrs	r1, r2
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	68d2      	ldr	r2, [r2, #12]
 8002734:	4311      	orrs	r1, r2
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	6912      	ldr	r2, [r2, #16]
 800273a:	4311      	orrs	r1, r2
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	6952      	ldr	r2, [r2, #20]
 8002740:	430a      	orrs	r2, r1
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60da      	str	r2, [r3, #12]
 8002748:	e011      	b.n	800276e <LL_ADC_REG_Init+0x72>
                 | pADC_RegInitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <LL_ADC_REG_Init+0x90>)
 8002750:	4013      	ands	r3, r2
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	6811      	ldr	r1, [r2, #0]
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	68d2      	ldr	r2, [r2, #12]
 800275a:	4311      	orrs	r1, r2
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	6912      	ldr	r2, [r2, #16]
 8002760:	4311      	orrs	r1, r2
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	6952      	ldr	r2, [r2, #20]
 8002766:	430a      	orrs	r2, r1
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	60da      	str	r2, [r3, #12]
                 | pADC_RegInitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, pADC_RegInitStruct->SequencerLength);
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff35 	bl	80025e4 <LL_ADC_REG_SetSequencerLength>
 800277a:	e001      	b.n	8002780 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002780:	7bfb      	ldrb	r3, [r7, #15]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	fff0c01c 	.word	0xfff0c01c

08002790 <LL_ADC_INJ_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, const LL_ADC_INJ_InitTypeDef *pADC_InjInitStruct)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800279a:	2300      	movs	r3, #0
 800279c:	73fb      	strb	r3, [r7, #15]
  }
  assert_param(IS_LL_ADC_INJ_TRIG_AUTO(pADC_InjInitStruct->TrigAuto));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7ff ff33 	bl	800260a <LL_ADC_IsEnabled>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d128      	bne.n	80027fc <LL_ADC_INJ_Init+0x6c>
    /*    - Set ADC group injected sequencer discontinuous mode               */
    /*    - Set ADC group injected conversion trigger: independent or         */
    /*      from ADC group regular                                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (pADC_InjInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00c      	beq.n	80027cc <LL_ADC_INJ_Init+0x3c>
    {
      MODIFY_REG(ADCx->CFGR,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f023 7204 	bic.w	r2, r3, #34603008	@ 0x2100000
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6899      	ldr	r1, [r3, #8]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	430b      	orrs	r3, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	60da      	str	r2, [r3, #12]
 80027ca:	e008      	b.n	80027de <LL_ADC_INJ_Init+0x4e>
                 | pADC_InjInitStruct->TrigAuto
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f023 7204 	bic.w	r2, r3, #34603008	@ 0x2100000
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60da      	str	r2, [r3, #12]
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                 | pADC_InjInitStruct->TrigAuto
                );
    }

    MODIFY_REG(ADCx->JSQR,
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e2:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80027e6:	f023 0301 	bic.w	r3, r3, #1
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	6811      	ldr	r1, [r2, #0]
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	6852      	ldr	r2, [r2, #4]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80027fa:	e001      	b.n	8002800 <LL_ADC_INJ_Init+0x70>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002800:	7bfb      	ldrb	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800280a:	b480      	push	{r7}
 800280c:	b08b      	sub	sp, #44	@ 0x2c
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	613b      	str	r3, [r7, #16]
  return result;
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002830:	2320      	movs	r3, #32
 8002832:	e003      	b.n	800283c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	2103      	movs	r1, #3
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	401a      	ands	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	6a3b      	ldr	r3, [r7, #32]
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	61fb      	str	r3, [r7, #28]
  return result;
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800285e:	2320      	movs	r3, #32
 8002860:	e003      	b.n	800286a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	fab3 f383 	clz	r3, r3
 8002868:	b2db      	uxtb	r3, r3
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	431a      	orrs	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]
}
 8002878:	bf00      	nop
 800287a:	372c      	adds	r7, #44	@ 0x2c
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	43db      	mvns	r3, r3
 8002898:	401a      	ands	r2, r3
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	431a      	orrs	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	605a      	str	r2, [r3, #4]
}
 80028a8:	bf00      	nop
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b08b      	sub	sp, #44	@ 0x2c
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	fa93 f3a3 	rbit	r3, r3
 80028ce:	613b      	str	r3, [r7, #16]
  return result;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80028da:	2320      	movs	r3, #32
 80028dc:	e003      	b.n	80028e6 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	2103      	movs	r1, #3
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	43db      	mvns	r3, r3
 80028f0:	401a      	ands	r2, r3
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	fa93 f3a3 	rbit	r3, r3
 80028fc:	61fb      	str	r3, [r7, #28]
  return result;
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002908:	2320      	movs	r3, #32
 800290a:	e003      	b.n	8002914 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800290c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290e:	fab3 f383 	clz	r3, r3
 8002912:	b2db      	uxtb	r3, r3
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	fa01 f303 	lsl.w	r3, r1, r3
 800291c:	431a      	orrs	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002922:	bf00      	nop
 8002924:	372c      	adds	r7, #44	@ 0x2c
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800292e:	b480      	push	{r7}
 8002930:	b08b      	sub	sp, #44	@ 0x2c
 8002932:	af00      	add	r7, sp, #0
 8002934:	60f8      	str	r0, [r7, #12]
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	613b      	str	r3, [r7, #16]
  return result;
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002954:	2320      	movs	r3, #32
 8002956:	e003      	b.n	8002960 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	2103      	movs	r1, #3
 8002964:	fa01 f303 	lsl.w	r3, r1, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	401a      	ands	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	61fb      	str	r3, [r7, #28]
  return result;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800297c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002982:	2320      	movs	r3, #32
 8002984:	e003      	b.n	800298e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	fab3 f383 	clz	r3, r3
 800298c:	b2db      	uxtb	r3, r3
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	431a      	orrs	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	60da      	str	r2, [r3, #12]
}
 800299c:	bf00      	nop
 800299e:	372c      	adds	r7, #44	@ 0x2c
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b08b      	sub	sp, #44	@ 0x2c
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a1a      	ldr	r2, [r3, #32]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	613b      	str	r3, [r7, #16]
  return result;
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80029ce:	2320      	movs	r3, #32
 80029d0:	e003      	b.n	80029da <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	fab3 f383 	clz	r3, r3
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	210f      	movs	r1, #15
 80029de:	fa01 f303 	lsl.w	r3, r1, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	401a      	ands	r2, r3
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	fa93 f3a3 	rbit	r3, r3
 80029f0:	61fb      	str	r3, [r7, #28]
  return result;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80029fc:	2320      	movs	r3, #32
 80029fe:	e003      	b.n	8002a08 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a10:	431a      	orrs	r2, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002a16:	bf00      	nop
 8002a18:	372c      	adds	r7, #44	@ 0x2c
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b08b      	sub	sp, #44	@ 0x2c
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	60f8      	str	r0, [r7, #12]
 8002a2a:	60b9      	str	r1, [r7, #8]
 8002a2c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	0a1b      	lsrs	r3, r3, #8
 8002a36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa93 f3a3 	rbit	r3, r3
 8002a3e:	613b      	str	r3, [r7, #16]
  return result;
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002a4a:	2320      	movs	r3, #32
 8002a4c:	e003      	b.n	8002a56 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	fab3 f383 	clz	r3, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	210f      	movs	r1, #15
 8002a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	401a      	ands	r2, r3
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	61fb      	str	r3, [r7, #28]
  return result;
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002a7a:	2320      	movs	r3, #32
 8002a7c:	e003      	b.n	8002a86 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	fab3 f383 	clz	r3, r3
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	431a      	orrs	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002a94:	bf00      	nop
 8002a96:	372c      	adds	r7, #44	@ 0x2c
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b088      	sub	sp, #32
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	fa93 f3a3 	rbit	r3, r3
 8002ab6:	60fb      	str	r3, [r7, #12]
  return result;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <LL_GPIO_Init+0x26>
    return 32U;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	e003      	b.n	8002ace <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	fab3 f383 	clz	r3, r3
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002ad0:	e048      	b.n	8002b64 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	fa01 f303 	lsl.w	r3, r1, r3
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d03a      	beq.n	8002b5e <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d003      	beq.n	8002af8 <LL_GPIO_Init+0x58>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d10e      	bne.n	8002b16 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	461a      	mov	r2, r3
 8002afe:	69b9      	ldr	r1, [r7, #24]
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f7ff fed7 	bl	80028b4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	6819      	ldr	r1, [r3, #0]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff feb7 	bl	8002884 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	69b9      	ldr	r1, [r7, #24]
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7ff ff05 	bl	800292e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d111      	bne.n	8002b50 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2bff      	cmp	r3, #255	@ 0xff
 8002b30:	d807      	bhi.n	8002b42 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	461a      	mov	r2, r3
 8002b38:	69b9      	ldr	r1, [r7, #24]
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ff34 	bl	80029a8 <LL_GPIO_SetAFPin_0_7>
 8002b40:	e006      	b.n	8002b50 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	461a      	mov	r2, r3
 8002b48:	69b9      	ldr	r1, [r7, #24]
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff ff69 	bl	8002a22 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	461a      	mov	r2, r3
 8002b56:	69b9      	ldr	r1, [r7, #24]
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff fe56 	bl	800280a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	3301      	adds	r3, #1
 8002b62:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1af      	bne.n	8002ad2 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <LL_RCC_HSI_IsReady>:
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002b80:	4b07      	ldr	r3, [pc, #28]	@ (8002ba0 <LL_RCC_HSI_IsReady+0x24>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b8c:	d101      	bne.n	8002b92 <LL_RCC_HSI_IsReady+0x16>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <LL_RCC_HSI_IsReady+0x18>
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000

08002ba4 <LL_RCC_LSE_IsReady>:
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002ba8:	4b07      	ldr	r3, [pc, #28]	@ (8002bc8 <LL_RCC_LSE_IsReady+0x24>)
 8002baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d101      	bne.n	8002bba <LL_RCC_LSE_IsReady+0x16>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <LL_RCC_LSE_IsReady+0x18>
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000

08002bcc <LL_RCC_GetSysClkSource>:
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002bd0:	4b04      	ldr	r3, [pc, #16]	@ (8002be4 <LL_RCC_GetSysClkSource+0x18>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 030c 	and.w	r3, r3, #12
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000

08002be8 <LL_RCC_GetAHBPrescaler>:
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002bec:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <LL_RCC_GetAHBPrescaler+0x18>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000

08002c04 <LL_RCC_GetAPB1Prescaler>:
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002c08:	4b04      	ldr	r3, [pc, #16]	@ (8002c1c <LL_RCC_GetAPB1Prescaler+0x18>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000

08002c20 <LL_RCC_GetAPB2Prescaler>:
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	40021000 	.word	0x40021000

08002c3c <LL_RCC_GetUSARTClockSource>:
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002c44:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <LL_RCC_GetUSARTClockSource+0x24>)
 8002c46:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	401a      	ands	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	041b      	lsls	r3, r3, #16
 8002c52:	4313      	orrs	r3, r2
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	40021000 	.word	0x40021000

08002c64 <LL_RCC_GetUARTClockSource>:
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8002c6c:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <LL_RCC_GetUARTClockSource+0x24>)
 8002c6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	401a      	ands	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	041b      	lsls	r3, r3, #16
 8002c7a:	4313      	orrs	r3, r2
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	40021000 	.word	0x40021000

08002c8c <LL_RCC_PLL_GetMainSource>:
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c90:	4b04      	ldr	r3, [pc, #16]	@ (8002ca4 <LL_RCC_PLL_GetMainSource+0x18>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	f003 0303 	and.w	r3, r3, #3
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <LL_RCC_PLL_GetN>:
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002cac:	4b04      	ldr	r3, [pc, #16]	@ (8002cc0 <LL_RCC_PLL_GetN+0x18>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	0a1b      	lsrs	r3, r3, #8
 8002cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	40021000 	.word	0x40021000

08002cc4 <LL_RCC_PLL_GetR>:
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002cc8:	4b04      	ldr	r3, [pc, #16]	@ (8002cdc <LL_RCC_PLL_GetR+0x18>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40021000 	.word	0x40021000

08002ce0 <LL_RCC_PLL_GetDivider>:
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002ce4:	4b04      	ldr	r3, [pc, #16]	@ (8002cf8 <LL_RCC_PLL_GetDivider+0x18>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000

08002cfc <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002d04:	2300      	movs	r3, #0
 8002d06:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d132      	bne.n	8002d74 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7ff ff94 	bl	8002c3c <LL_RCC_GetUSARTClockSource>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8002d1a:	d016      	beq.n	8002d4a <LL_RCC_GetUSARTClockFreq+0x4e>
 8002d1c:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8002d20:	d81c      	bhi.n	8002d5c <LL_RCC_GetUSARTClockFreq+0x60>
 8002d22:	4a51      	ldr	r2, [pc, #324]	@ (8002e68 <LL_RCC_GetUSARTClockFreq+0x16c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d003      	beq.n	8002d30 <LL_RCC_GetUSARTClockFreq+0x34>
 8002d28:	4a50      	ldr	r2, [pc, #320]	@ (8002e6c <LL_RCC_GetUSARTClockFreq+0x170>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d004      	beq.n	8002d38 <LL_RCC_GetUSARTClockFreq+0x3c>
 8002d2e:	e015      	b.n	8002d5c <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002d30:	f000 f8f2 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002d34:	60f8      	str	r0, [r7, #12]
        break;
 8002d36:	e092      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002d38:	f7ff ff20 	bl	8002b7c <LL_RCC_HSI_IsReady>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8082 	beq.w	8002e48 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8002d44:	4b4a      	ldr	r3, [pc, #296]	@ (8002e70 <LL_RCC_GetUSARTClockFreq+0x174>)
 8002d46:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d48:	e07e      	b.n	8002e48 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002d4a:	f7ff ff2b 	bl	8002ba4 <LL_RCC_LSE_IsReady>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d07b      	beq.n	8002e4c <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8002d54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d58:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d5a:	e077      	b.n	8002e4c <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002d5c:	f000 f8dc 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 f8fe 	bl	8002f64 <RCC_GetHCLKClockFreq>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f928 	bl	8002fc0 <RCC_GetPCLK2ClockFreq>
 8002d70:	60f8      	str	r0, [r7, #12]
        break;
 8002d72:	e074      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b0c      	cmp	r3, #12
 8002d78:	d131      	bne.n	8002dde <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff ff5e 	bl	8002c3c <LL_RCC_GetUSARTClockSource>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8002d86:	d015      	beq.n	8002db4 <LL_RCC_GetUSARTClockFreq+0xb8>
 8002d88:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8002d8c:	d81b      	bhi.n	8002dc6 <LL_RCC_GetUSARTClockFreq+0xca>
 8002d8e:	4a39      	ldr	r2, [pc, #228]	@ (8002e74 <LL_RCC_GetUSARTClockFreq+0x178>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d003      	beq.n	8002d9c <LL_RCC_GetUSARTClockFreq+0xa0>
 8002d94:	4a38      	ldr	r2, [pc, #224]	@ (8002e78 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d004      	beq.n	8002da4 <LL_RCC_GetUSARTClockFreq+0xa8>
 8002d9a:	e014      	b.n	8002dc6 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002d9c:	f000 f8bc 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002da0:	60f8      	str	r0, [r7, #12]
        break;
 8002da2:	e05c      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002da4:	f7ff feea 	bl	8002b7c <LL_RCC_HSI_IsReady>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d050      	beq.n	8002e50 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8002dae:	4b30      	ldr	r3, [pc, #192]	@ (8002e70 <LL_RCC_GetUSARTClockFreq+0x174>)
 8002db0:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002db2:	e04d      	b.n	8002e50 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002db4:	f7ff fef6 	bl	8002ba4 <LL_RCC_LSE_IsReady>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d04a      	beq.n	8002e54 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8002dbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dc2:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002dc4:	e046      	b.n	8002e54 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002dc6:	f000 f8a7 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 f8c9 	bl	8002f64 <RCC_GetHCLKClockFreq>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 f8dd 	bl	8002f94 <RCC_GetPCLK1ClockFreq>
 8002dda:	60f8      	str	r0, [r7, #12]
        break;
 8002ddc:	e03f      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b30      	cmp	r3, #48	@ 0x30
 8002de2:	d13c      	bne.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff ff29 	bl	8002c3c <LL_RCC_GetUSARTClockSource>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8002df0:	d015      	beq.n	8002e1e <LL_RCC_GetUSARTClockFreq+0x122>
 8002df2:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8002df6:	d81b      	bhi.n	8002e30 <LL_RCC_GetUSARTClockFreq+0x134>
 8002df8:	4a20      	ldr	r2, [pc, #128]	@ (8002e7c <LL_RCC_GetUSARTClockFreq+0x180>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d003      	beq.n	8002e06 <LL_RCC_GetUSARTClockFreq+0x10a>
 8002dfe:	4a20      	ldr	r2, [pc, #128]	@ (8002e80 <LL_RCC_GetUSARTClockFreq+0x184>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d004      	beq.n	8002e0e <LL_RCC_GetUSARTClockFreq+0x112>
 8002e04:	e014      	b.n	8002e30 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8002e06:	f000 f887 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002e0a:	60f8      	str	r0, [r7, #12]
          break;
 8002e0c:	e027      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8002e0e:	f7ff feb5 	bl	8002b7c <LL_RCC_HSI_IsReady>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01f      	beq.n	8002e58 <LL_RCC_GetUSARTClockFreq+0x15c>
          {
            usart_frequency = HSI_VALUE;
 8002e18:	4b15      	ldr	r3, [pc, #84]	@ (8002e70 <LL_RCC_GetUSARTClockFreq+0x174>)
 8002e1a:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002e1c:	e01c      	b.n	8002e58 <LL_RCC_GetUSARTClockFreq+0x15c>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8002e1e:	f7ff fec1 	bl	8002ba4 <LL_RCC_LSE_IsReady>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d019      	beq.n	8002e5c <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = LSE_VALUE;
 8002e28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e2c:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002e2e:	e015      	b.n	8002e5c <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002e30:	f000 f872 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002e34:	4603      	mov	r3, r0
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 f894 	bl	8002f64 <RCC_GetHCLKClockFreq>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 f8a8 	bl	8002f94 <RCC_GetPCLK1ClockFreq>
 8002e44:	60f8      	str	r0, [r7, #12]
          break;
 8002e46:	e00a      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8002e48:	bf00      	nop
 8002e4a:	e008      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8002e4c:	bf00      	nop
 8002e4e:	e006      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8002e50:	bf00      	nop
 8002e52:	e004      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8002e54:	bf00      	nop
 8002e56:	e002      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8002e58:	bf00      	nop
 8002e5a:	e000      	b.n	8002e5e <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8002e5c:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	00030001 	.word	0x00030001
 8002e6c:	00030002 	.word	0x00030002
 8002e70:	00f42400 	.word	0x00f42400
 8002e74:	000c0004 	.word	0x000c0004
 8002e78:	000c0008 	.word	0x000c0008
 8002e7c:	00300010 	.word	0x00300010
 8002e80:	00300020 	.word	0x00300020

08002e84 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e94:	d134      	bne.n	8002f00 <LL_RCC_GetUARTClockFreq+0x7c>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7ff fee4 	bl	8002c64 <LL_RCC_GetUARTClockSource>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002ea2:	d015      	beq.n	8002ed0 <LL_RCC_GetUARTClockFreq+0x4c>
 8002ea4:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002ea8:	d81b      	bhi.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x5e>
 8002eaa:	4a18      	ldr	r2, [pc, #96]	@ (8002f0c <LL_RCC_GetUARTClockFreq+0x88>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d003      	beq.n	8002eb8 <LL_RCC_GetUARTClockFreq+0x34>
 8002eb0:	4a17      	ldr	r2, [pc, #92]	@ (8002f10 <LL_RCC_GetUARTClockFreq+0x8c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d004      	beq.n	8002ec0 <LL_RCC_GetUARTClockFreq+0x3c>
 8002eb6:	e014      	b.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002eb8:	f000 f82e 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002ebc:	60f8      	str	r0, [r7, #12]
        break;
 8002ebe:	e01f      	b.n	8002f00 <LL_RCC_GetUARTClockFreq+0x7c>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002ec0:	f7ff fe5c 	bl	8002b7c <LL_RCC_HSI_IsReady>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d017      	beq.n	8002efa <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = HSI_VALUE;
 8002eca:	4b12      	ldr	r3, [pc, #72]	@ (8002f14 <LL_RCC_GetUARTClockFreq+0x90>)
 8002ecc:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002ece:	e014      	b.n	8002efa <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002ed0:	f7ff fe68 	bl	8002ba4 <LL_RCC_LSE_IsReady>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d011      	beq.n	8002efe <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = LSE_VALUE;
 8002eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ede:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002ee0:	e00d      	b.n	8002efe <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002ee2:	f000 f819 	bl	8002f18 <RCC_GetSystemClockFreq>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 f83b 	bl	8002f64 <RCC_GetHCLKClockFreq>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f000 f84f 	bl	8002f94 <RCC_GetPCLK1ClockFreq>
 8002ef6:	60f8      	str	r0, [r7, #12]
        break;
 8002ef8:	e002      	b.n	8002f00 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 8002efa:	bf00      	nop
 8002efc:	e000      	b.n	8002f00 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 8002efe:	bf00      	nop
        break;
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8002f00:	68fb      	ldr	r3, [r7, #12]
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	00c00040 	.word	0x00c00040
 8002f10:	00c00080 	.word	0x00c00080
 8002f14:	00f42400 	.word	0x00f42400

08002f18 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002f1e:	f7ff fe55 	bl	8002bcc <LL_RCC_GetSysClkSource>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b0c      	cmp	r3, #12
 8002f26:	d00c      	beq.n	8002f42 <RCC_GetSystemClockFreq+0x2a>
 8002f28:	2b0c      	cmp	r3, #12
 8002f2a:	d80e      	bhi.n	8002f4a <RCC_GetSystemClockFreq+0x32>
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d002      	beq.n	8002f36 <RCC_GetSystemClockFreq+0x1e>
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d003      	beq.n	8002f3c <RCC_GetSystemClockFreq+0x24>
 8002f34:	e009      	b.n	8002f4a <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002f36:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <RCC_GetSystemClockFreq+0x44>)
 8002f38:	607b      	str	r3, [r7, #4]
      break;
 8002f3a:	e009      	b.n	8002f50 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002f3c:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <RCC_GetSystemClockFreq+0x48>)
 8002f3e:	607b      	str	r3, [r7, #4]
      break;
 8002f40:	e006      	b.n	8002f50 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002f42:	f000 f853 	bl	8002fec <RCC_PLL_GetFreqDomain_SYS>
 8002f46:	6078      	str	r0, [r7, #4]
      break;
 8002f48:	e002      	b.n	8002f50 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8002f4a:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <RCC_GetSystemClockFreq+0x44>)
 8002f4c:	607b      	str	r3, [r7, #4]
      break;
 8002f4e:	bf00      	nop
  }

  return frequency;
 8002f50:	687b      	ldr	r3, [r7, #4]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	00f42400 	.word	0x00f42400
 8002f60:	007a1200 	.word	0x007a1200

08002f64 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002f6c:	f7ff fe3c 	bl	8002be8 <LL_RCC_GetAHBPrescaler>
 8002f70:	4603      	mov	r3, r0
 8002f72:	091b      	lsrs	r3, r3, #4
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <RCC_GetHCLKClockFreq+0x2c>)
 8002f7a:	5cd3      	ldrb	r3, [r2, r3]
 8002f7c:	f003 031f 	and.w	r3, r3, #31
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	08004718 	.word	0x08004718

08002f94 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002f9c:	f7ff fe32 	bl	8002c04 <LL_RCC_GetAPB1Prescaler>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	4a05      	ldr	r2, [pc, #20]	@ (8002fbc <RCC_GetPCLK1ClockFreq+0x28>)
 8002fa6:	5cd3      	ldrb	r3, [r2, r3]
 8002fa8:	f003 031f 	and.w	r3, r3, #31
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	08004728 	.word	0x08004728

08002fc0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002fc8:	f7ff fe2a 	bl	8002c20 <LL_RCC_GetAPB2Prescaler>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	0adb      	lsrs	r3, r3, #11
 8002fd0:	4a05      	ldr	r2, [pc, #20]	@ (8002fe8 <RCC_GetPCLK2ClockFreq+0x28>)
 8002fd2:	5cd3      	ldrb	r3, [r2, r3]
 8002fd4:	f003 031f 	and.w	r3, r3, #31
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	08004728 	.word	0x08004728

08002fec <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002fec:	b590      	push	{r4, r7, lr}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002ff2:	f7ff fe4b 	bl	8002c8c <LL_RCC_PLL_GetMainSource>
 8002ff6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d003      	beq.n	8003006 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b03      	cmp	r3, #3
 8003002:	d003      	beq.n	800300c <RCC_PLL_GetFreqDomain_SYS+0x20>
 8003004:	e005      	b.n	8003012 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003008:	607b      	str	r3, [r7, #4]
      break;
 800300a:	e005      	b.n	8003018 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800300c:	4b10      	ldr	r3, [pc, #64]	@ (8003050 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800300e:	607b      	str	r3, [r7, #4]
      break;
 8003010:	e002      	b.n	8003018 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8003012:	4b0e      	ldr	r3, [pc, #56]	@ (800304c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003014:	607b      	str	r3, [r7, #4]
      break;
 8003016:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003018:	f7ff fe46 	bl	8002ca8 <LL_RCC_PLL_GetN>
 800301c:	4602      	mov	r2, r0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	fb03 f402 	mul.w	r4, r3, r2
 8003024:	f7ff fe5c 	bl	8002ce0 <LL_RCC_PLL_GetDivider>
 8003028:	4603      	mov	r3, r0
 800302a:	091b      	lsrs	r3, r3, #4
 800302c:	3301      	adds	r3, #1
 800302e:	fbb4 f4f3 	udiv	r4, r4, r3
 8003032:	f7ff fe47 	bl	8002cc4 <LL_RCC_PLL_GetR>
 8003036:	4603      	mov	r3, r0
 8003038:	0e5b      	lsrs	r3, r3, #25
 800303a:	3301      	adds	r3, #1
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003042:	4618      	mov	r0, r3
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bd90      	pop	{r4, r7, pc}
 800304a:	bf00      	nop
 800304c:	00f42400 	.word	0x00f42400
 8003050:	007a1200 	.word	0x007a1200

08003054 <LL_TIM_SetPrescaler>:
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <LL_TIM_SetAutoReload>:
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <LL_TIM_SetRepetitionCounter>:
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <LL_TIM_OC_SetCompareCH1>:
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_TIM_OC_SetCompareCH2>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <LL_TIM_OC_SetCompareCH3>:
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <LL_TIM_OC_SetCompareCH4>:
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <LL_TIM_OC_SetCompareCH5>:
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <LL_TIM_OC_SetCompareCH6>:
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	f043 0201 	orr.w	r2, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	615a      	str	r2, [r3, #20]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a39      	ldr	r2, [pc, #228]	@ (800326c <LL_TIM_Init+0xf8>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d00f      	beq.n	80031ac <LL_TIM_Init+0x38>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003192:	d00b      	beq.n	80031ac <LL_TIM_Init+0x38>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a36      	ldr	r2, [pc, #216]	@ (8003270 <LL_TIM_Init+0xfc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d007      	beq.n	80031ac <LL_TIM_Init+0x38>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a35      	ldr	r2, [pc, #212]	@ (8003274 <LL_TIM_Init+0x100>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d003      	beq.n	80031ac <LL_TIM_Init+0x38>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a34      	ldr	r2, [pc, #208]	@ (8003278 <LL_TIM_Init+0x104>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d106      	bne.n	80031ba <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2b      	ldr	r2, [pc, #172]	@ (800326c <LL_TIM_Init+0xf8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01b      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031c8:	d017      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a28      	ldr	r2, [pc, #160]	@ (8003270 <LL_TIM_Init+0xfc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a27      	ldr	r2, [pc, #156]	@ (8003274 <LL_TIM_Init+0x100>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00f      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a26      	ldr	r2, [pc, #152]	@ (8003278 <LL_TIM_Init+0x104>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00b      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a25      	ldr	r2, [pc, #148]	@ (800327c <LL_TIM_Init+0x108>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <LL_TIM_Init+0x10c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <LL_TIM_Init+0x86>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a23      	ldr	r2, [pc, #140]	@ (8003284 <LL_TIM_Init+0x110>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d106      	bne.n	8003208 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	4313      	orrs	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	4619      	mov	r1, r3
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff ff2b 	bl	8003070 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	4619      	mov	r1, r3
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff ff17 	bl	8003054 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a10      	ldr	r2, [pc, #64]	@ (800326c <LL_TIM_Init+0xf8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00f      	beq.n	800324e <LL_TIM_Init+0xda>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a11      	ldr	r2, [pc, #68]	@ (8003278 <LL_TIM_Init+0x104>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d00b      	beq.n	800324e <LL_TIM_Init+0xda>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a10      	ldr	r2, [pc, #64]	@ (800327c <LL_TIM_Init+0x108>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d007      	beq.n	800324e <LL_TIM_Init+0xda>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a0f      	ldr	r2, [pc, #60]	@ (8003280 <LL_TIM_Init+0x10c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d003      	beq.n	800324e <LL_TIM_Init+0xda>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a0e      	ldr	r2, [pc, #56]	@ (8003284 <LL_TIM_Init+0x110>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d105      	bne.n	800325a <LL_TIM_Init+0xe6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	4619      	mov	r1, r3
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7ff ff19 	bl	800308c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff ff7a 	bl	8003154 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40012c00 	.word	0x40012c00
 8003270:	40000400 	.word	0x40000400
 8003274:	40000800 	.word	0x40000800
 8003278:	40013400 	.word	0x40013400
 800327c:	40014000 	.word	0x40014000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800

08003288 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800329e:	d045      	beq.n	800332c <LL_TIM_OC_Init+0xa4>
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032a6:	d848      	bhi.n	800333a <LL_TIM_OC_Init+0xb2>
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ae:	d036      	beq.n	800331e <LL_TIM_OC_Init+0x96>
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b6:	d840      	bhi.n	800333a <LL_TIM_OC_Init+0xb2>
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032be:	d027      	beq.n	8003310 <LL_TIM_OC_Init+0x88>
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032c6:	d838      	bhi.n	800333a <LL_TIM_OC_Init+0xb2>
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032ce:	d018      	beq.n	8003302 <LL_TIM_OC_Init+0x7a>
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032d6:	d830      	bhi.n	800333a <LL_TIM_OC_Init+0xb2>
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d003      	beq.n	80032e6 <LL_TIM_OC_Init+0x5e>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d007      	beq.n	80032f4 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80032e4:	e029      	b.n	800333a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 f8a5 	bl	8003438 <OC1Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	75fb      	strb	r3, [r7, #23]
      break;
 80032f2:	e023      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f91e 	bl	8003538 <OC2Config>
 80032fc:	4603      	mov	r3, r0
 80032fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003300:	e01c      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f99b 	bl	8003640 <OC3Config>
 800330a:	4603      	mov	r3, r0
 800330c:	75fb      	strb	r3, [r7, #23]
      break;
 800330e:	e015      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fa18 	bl	8003748 <OC4Config>
 8003318:	4603      	mov	r3, r0
 800331a:	75fb      	strb	r3, [r7, #23]
      break;
 800331c:	e00e      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 fa95 	bl	8003850 <OC5Config>
 8003326:	4603      	mov	r3, r0
 8003328:	75fb      	strb	r3, [r7, #23]
      break;
 800332a:	e007      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 faf2 	bl	8003918 <OC6Config>
 8003334:	4603      	mov	r3, r0
 8003336:	75fb      	strb	r3, [r7, #23]
      break;
 8003338:	e000      	b.n	800333c <LL_TIM_OC_Init+0xb4>
      break;
 800333a:	bf00      	nop
  }

  return result;
 800333c:	7dfb      	ldrb	r3, [r7, #23]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	7b12      	ldrb	r2, [r2, #12]
 8003360:	4313      	orrs	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	4313      	orrs	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	4313      	orrs	r3, r2
 800337e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	89d2      	ldrh	r2, [r2, #14]
 8003398:	4313      	orrs	r3, r2
 800339a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	4313      	orrs	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a16      	ldr	r2, [pc, #88]	@ (8003430 <LL_TIM_BDTR_Init+0xe8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d003      	beq.n	80033e4 <LL_TIM_BDTR_Init+0x9c>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a15      	ldr	r2, [pc, #84]	@ (8003434 <LL_TIM_BDTR_Init+0xec>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d11b      	bne.n	800341c <LL_TIM_BDTR_Init+0xd4>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	69db      	ldr	r3, [r3, #28]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	4313      	orrs	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003418:	4313      	orrs	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	40012c00 	.word	0x40012c00
 8003434:	40013400 	.word	0x40013400

08003438 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	f023 0201 	bic.w	r2, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800346e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f023 0202 	bic.w	r2, r3, #2
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f023 0201 	bic.w	r2, r3, #1
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a22      	ldr	r2, [pc, #136]	@ (8003524 <OC1Config+0xec>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00f      	beq.n	80034be <OC1Config+0x86>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a21      	ldr	r2, [pc, #132]	@ (8003528 <OC1Config+0xf0>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d00b      	beq.n	80034be <OC1Config+0x86>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a20      	ldr	r2, [pc, #128]	@ (800352c <OC1Config+0xf4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d007      	beq.n	80034be <OC1Config+0x86>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003530 <OC1Config+0xf8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d003      	beq.n	80034be <OC1Config+0x86>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003534 <OC1Config+0xfc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d11e      	bne.n	80034fc <OC1Config+0xc4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f023 0208 	bic.w	r2, r3, #8
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4313      	orrs	r3, r2
 80034cc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f023 0204 	bic.w	r2, r3, #4
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4313      	orrs	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	4619      	mov	r1, r3
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff fdca 	bl	80030a8 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3718      	adds	r7, #24
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40012c00 	.word	0x40012c00
 8003528:	40013400 	.word	0x40013400
 800352c:	40014000 	.word	0x40014000
 8003530:	40014400 	.word	0x40014400
 8003534:	40014800 	.word	0x40014800

08003538 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	f023 0210 	bic.w	r2, r3, #16
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003566:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800356e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	0212      	lsls	r2, r2, #8
 8003578:	4313      	orrs	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f023 0220 	bic.w	r2, r3, #32
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f023 0210 	bic.w	r2, r3, #16
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	011b      	lsls	r3, r3, #4
 8003598:	4313      	orrs	r3, r2
 800359a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a23      	ldr	r2, [pc, #140]	@ (800362c <OC2Config+0xf4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d00f      	beq.n	80035c4 <OC2Config+0x8c>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a22      	ldr	r2, [pc, #136]	@ (8003630 <OC2Config+0xf8>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d00b      	beq.n	80035c4 <OC2Config+0x8c>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a21      	ldr	r2, [pc, #132]	@ (8003634 <OC2Config+0xfc>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d007      	beq.n	80035c4 <OC2Config+0x8c>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a20      	ldr	r2, [pc, #128]	@ (8003638 <OC2Config+0x100>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d003      	beq.n	80035c4 <OC2Config+0x8c>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a1f      	ldr	r2, [pc, #124]	@ (800363c <OC2Config+0x104>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d11f      	bne.n	8003604 <OC2Config+0xcc>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	019b      	lsls	r3, r3, #6
 80035d0:	4313      	orrs	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	019b      	lsls	r3, r3, #6
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4313      	orrs	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	4313      	orrs	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4619      	mov	r1, r3
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fd54 	bl	80030c4 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40012c00 	.word	0x40012c00
 8003630:	40013400 	.word	0x40013400
 8003634:	40014000 	.word	0x40014000
 8003638:	40014400 	.word	0x40014400
 800363c:	40014800 	.word	0x40014800

08003640 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f023 0303 	bic.w	r3, r3, #3
 800366e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	6812      	ldr	r2, [r2, #0]
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	021b      	lsls	r3, r3, #8
 800368e:	4313      	orrs	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a23      	ldr	r2, [pc, #140]	@ (8003734 <OC3Config+0xf4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d00f      	beq.n	80036ca <OC3Config+0x8a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a22      	ldr	r2, [pc, #136]	@ (8003738 <OC3Config+0xf8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00b      	beq.n	80036ca <OC3Config+0x8a>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a21      	ldr	r2, [pc, #132]	@ (800373c <OC3Config+0xfc>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d007      	beq.n	80036ca <OC3Config+0x8a>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a20      	ldr	r2, [pc, #128]	@ (8003740 <OC3Config+0x100>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d003      	beq.n	80036ca <OC3Config+0x8a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003744 <OC3Config+0x104>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d11f      	bne.n	800370a <OC3Config+0xca>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	029b      	lsls	r3, r3, #10
 80036d6:	4313      	orrs	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	029b      	lsls	r3, r3, #10
 80036e6:	4313      	orrs	r3, r2
 80036e8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	015b      	lsls	r3, r3, #5
 8003706:	4313      	orrs	r3, r2
 8003708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	4619      	mov	r1, r3
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff fcdf 	bl	80030e0 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40012c00 	.word	0x40012c00
 8003738:	40013400 	.word	0x40013400
 800373c:	40014000 	.word	0x40014000
 8003740:	40014400 	.word	0x40014400
 8003744:	40014800 	.word	0x40014800

08003748 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800377e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	6812      	ldr	r2, [r2, #0]
 8003786:	0212      	lsls	r2, r2, #8
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	031b      	lsls	r3, r3, #12
 8003798:	4313      	orrs	r3, r2
 800379a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	031b      	lsls	r3, r3, #12
 80037a8:	4313      	orrs	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a23      	ldr	r2, [pc, #140]	@ (800383c <OC4Config+0xf4>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d00f      	beq.n	80037d4 <OC4Config+0x8c>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a22      	ldr	r2, [pc, #136]	@ (8003840 <OC4Config+0xf8>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d00b      	beq.n	80037d4 <OC4Config+0x8c>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a21      	ldr	r2, [pc, #132]	@ (8003844 <OC4Config+0xfc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d007      	beq.n	80037d4 <OC4Config+0x8c>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a20      	ldr	r2, [pc, #128]	@ (8003848 <OC4Config+0x100>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d003      	beq.n	80037d4 <OC4Config+0x8c>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a1f      	ldr	r2, [pc, #124]	@ (800384c <OC4Config+0x104>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d11f      	bne.n	8003814 <OC4Config+0xcc>
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	039b      	lsls	r3, r3, #14
 80037e0:	4313      	orrs	r3, r2
 80037e2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	039b      	lsls	r3, r3, #14
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	019b      	lsls	r3, r3, #6
 8003800:	4313      	orrs	r3, r2
 8003802:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	01db      	lsls	r3, r3, #7
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4619      	mov	r1, r3
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7ff fc68 	bl	80030fc <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40012c00 	.word	0x40012c00
 8003840:	40013400 	.word	0x40013400
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800

08003850 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003870:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	4313      	orrs	r3, r2
 8003882:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	041b      	lsls	r3, r3, #16
 8003890:	4313      	orrs	r3, r2
 8003892:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	041b      	lsls	r3, r3, #16
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a17      	ldr	r2, [pc, #92]	@ (8003904 <OC5Config+0xb4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00f      	beq.n	80038cc <OC5Config+0x7c>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a16      	ldr	r2, [pc, #88]	@ (8003908 <OC5Config+0xb8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d00b      	beq.n	80038cc <OC5Config+0x7c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a15      	ldr	r2, [pc, #84]	@ (800390c <OC5Config+0xbc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d007      	beq.n	80038cc <OC5Config+0x7c>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a14      	ldr	r2, [pc, #80]	@ (8003910 <OC5Config+0xc0>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d003      	beq.n	80038cc <OC5Config+0x7c>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a13      	ldr	r2, [pc, #76]	@ (8003914 <OC5Config+0xc4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d109      	bne.n	80038e0 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	021b      	lsls	r3, r3, #8
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4619      	mov	r1, r3
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff fc13 	bl	8003118 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40012c00 	.word	0x40012c00
 8003908:	40013400 	.word	0x40013400
 800390c:	40014000 	.word	0x40014000
 8003910:	40014400 	.word	0x40014400
 8003914:	40014800 	.word	0x40014800

08003918 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003938:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003940:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	6812      	ldr	r2, [r2, #0]
 8003948:	0212      	lsls	r2, r2, #8
 800394a:	4313      	orrs	r3, r2
 800394c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	051b      	lsls	r3, r3, #20
 800395a:	4313      	orrs	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	051b      	lsls	r3, r3, #20
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a16      	ldr	r2, [pc, #88]	@ (80039cc <OC6Config+0xb4>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d00f      	beq.n	8003996 <OC6Config+0x7e>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a15      	ldr	r2, [pc, #84]	@ (80039d0 <OC6Config+0xb8>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00b      	beq.n	8003996 <OC6Config+0x7e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a14      	ldr	r2, [pc, #80]	@ (80039d4 <OC6Config+0xbc>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d007      	beq.n	8003996 <OC6Config+0x7e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a13      	ldr	r2, [pc, #76]	@ (80039d8 <OC6Config+0xc0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d003      	beq.n	8003996 <OC6Config+0x7e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a12      	ldr	r2, [pc, #72]	@ (80039dc <OC6Config+0xc4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d109      	bne.n	80039aa <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	029b      	lsls	r3, r3, #10
 80039a4:	431a      	orrs	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	4619      	mov	r1, r3
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7ff fbbe 	bl	8003138 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	40012c00 	.word	0x40012c00
 80039d0:	40013400 	.word	0x40013400
 80039d4:	40014000 	.word	0x40014000
 80039d8:	40014400 	.word	0x40014400
 80039dc:	40014800 	.word	0x40014800

080039e0 <LL_USART_IsEnabled>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <LL_USART_IsEnabled+0x18>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <LL_USART_IsEnabled+0x1a>
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <LL_USART_SetPrescaler>:
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
 8003a0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	f023 030f 	bic.w	r3, r3, #15
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	b292      	uxth	r2, r2
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <LL_USART_SetStopBitsLength>:
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
 8003a36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	605a      	str	r2, [r3, #4]
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <LL_USART_SetHWFlowCtrl>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	609a      	str	r2, [r3, #8]
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
	...

08003a7c <LL_USART_SetBaudRate>:
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b0b      	cmp	r3, #11
 8003a8e:	d83c      	bhi.n	8003b0a <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d039      	beq.n	8003b0a <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a9c:	d122      	bne.n	8003ae4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b18 <LL_USART_SetBaudRate+0x9c>)
 8003aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	005a      	lsls	r2, r3, #1
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	085b      	lsrs	r3, r3, #1
 8003ab6:	441a      	add	r2, r3
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8003ac8:	4013      	ands	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	60da      	str	r2, [r3, #12]
}
 8003ae2:	e012      	b.n	8003b0a <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <LL_USART_SetBaudRate+0x9c>)
 8003aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	085b      	lsrs	r3, r3, #1
 8003afa:	441a      	add	r2, r3
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	461a      	mov	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	60da      	str	r2, [r3, #12]
}
 8003b0a:	bf00      	nop
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	08004730 	.word	0x08004730

08003b1c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af02      	add	r7, sp, #8
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff ff56 	bl	80039e0 <LL_USART_IsEnabled>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d15b      	bne.n	8003bf2 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003bfc <LL_USART_Init+0xe0>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	6891      	ldr	r1, [r2, #8]
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	6912      	ldr	r2, [r2, #16]
 8003b4a:	4311      	orrs	r1, r2
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	6952      	ldr	r2, [r2, #20]
 8003b50:	4311      	orrs	r1, r2
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	69d2      	ldr	r2, [r2, #28]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	4619      	mov	r1, r3
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff ff62 	bl	8003a2e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	4619      	mov	r1, r3
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f7ff ff6f 	bl	8003a54 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a21      	ldr	r2, [pc, #132]	@ (8003c00 <LL_USART_Init+0xe4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d104      	bne.n	8003b88 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003b7e:	2003      	movs	r0, #3
 8003b80:	f7ff f8bc 	bl	8002cfc <LL_RCC_GetUSARTClockFreq>
 8003b84:	60b8      	str	r0, [r7, #8]
 8003b86:	e019      	b.n	8003bbc <LL_USART_Init+0xa0>
    }
    else if (USARTx == USART2)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003c04 <LL_USART_Init+0xe8>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d104      	bne.n	8003b9a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8003b90:	200c      	movs	r0, #12
 8003b92:	f7ff f8b3 	bl	8002cfc <LL_RCC_GetUSARTClockFreq>
 8003b96:	60b8      	str	r0, [r7, #8]
 8003b98:	e010      	b.n	8003bbc <LL_USART_Init+0xa0>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c08 <LL_USART_Init+0xec>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d104      	bne.n	8003bac <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8003ba2:	2030      	movs	r0, #48	@ 0x30
 8003ba4:	f7ff f8aa 	bl	8002cfc <LL_RCC_GetUSARTClockFreq>
 8003ba8:	60b8      	str	r0, [r7, #8]
 8003baa:	e007      	b.n	8003bbc <LL_USART_Init+0xa0>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a17      	ldr	r2, [pc, #92]	@ (8003c0c <LL_USART_Init+0xf0>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d103      	bne.n	8003bbc <LL_USART_Init+0xa0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8003bb4:	20c0      	movs	r0, #192	@ 0xc0
 8003bb6:	f7ff f965 	bl	8002e84 <LL_RCC_GetUARTClockFreq>
 8003bba:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d011      	beq.n	8003be6 <LL_USART_Init+0xca>
        && (USART_InitStruct->BaudRate != 0U))
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00d      	beq.n	8003be6 <LL_USART_Init+0xca>
    {
      status = SUCCESS;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	68b9      	ldr	r1, [r7, #8]
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7ff ff4b 	bl	8003a7c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4619      	mov	r1, r3
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff ff0a 	bl	8003a06 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	efff69f3 	.word	0xefff69f3
 8003c00:	40013800 	.word	0x40013800
 8003c04:	40004400 	.word	0x40004400
 8003c08:	40004800 	.word	0x40004800
 8003c0c:	40004c00 	.word	0x40004c00

08003c10 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003c18:	4a04      	ldr	r2, [pc, #16]	@ (8003c2c <LL_SetSystemCoreClock+0x1c>)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6013      	str	r3, [r2, #0]
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	20000000 	.word	0x20000000

08003c30 <memset>:
 8003c30:	4402      	add	r2, r0
 8003c32:	4603      	mov	r3, r0
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d100      	bne.n	8003c3a <memset+0xa>
 8003c38:	4770      	bx	lr
 8003c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c3e:	e7f9      	b.n	8003c34 <memset+0x4>

08003c40 <__libc_init_array>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	4d0d      	ldr	r5, [pc, #52]	@ (8003c78 <__libc_init_array+0x38>)
 8003c44:	4c0d      	ldr	r4, [pc, #52]	@ (8003c7c <__libc_init_array+0x3c>)
 8003c46:	1b64      	subs	r4, r4, r5
 8003c48:	10a4      	asrs	r4, r4, #2
 8003c4a:	2600      	movs	r6, #0
 8003c4c:	42a6      	cmp	r6, r4
 8003c4e:	d109      	bne.n	8003c64 <__libc_init_array+0x24>
 8003c50:	4d0b      	ldr	r5, [pc, #44]	@ (8003c80 <__libc_init_array+0x40>)
 8003c52:	4c0c      	ldr	r4, [pc, #48]	@ (8003c84 <__libc_init_array+0x44>)
 8003c54:	f000 fd48 	bl	80046e8 <_init>
 8003c58:	1b64      	subs	r4, r4, r5
 8003c5a:	10a4      	asrs	r4, r4, #2
 8003c5c:	2600      	movs	r6, #0
 8003c5e:	42a6      	cmp	r6, r4
 8003c60:	d105      	bne.n	8003c6e <__libc_init_array+0x2e>
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c68:	4798      	blx	r3
 8003c6a:	3601      	adds	r6, #1
 8003c6c:	e7ee      	b.n	8003c4c <__libc_init_array+0xc>
 8003c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c72:	4798      	blx	r3
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7f2      	b.n	8003c5e <__libc_init_array+0x1e>
 8003c78:	08004b30 	.word	0x08004b30
 8003c7c:	08004b30 	.word	0x08004b30
 8003c80:	08004b30 	.word	0x08004b30
 8003c84:	08004b34 	.word	0x08004b34

08003c88 <sinf>:
 8003c88:	ee10 3a10 	vmov	r3, s0
 8003c8c:	b507      	push	{r0, r1, r2, lr}
 8003c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8003d0c <sinf+0x84>)
 8003c90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d807      	bhi.n	8003ca8 <sinf+0x20>
 8003c98:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8003d10 <sinf+0x88>
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	b003      	add	sp, #12
 8003ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ca4:	f000 b88e 	b.w	8003dc4 <__kernel_sinf>
 8003ca8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003cac:	d304      	bcc.n	8003cb8 <sinf+0x30>
 8003cae:	ee30 0a40 	vsub.f32	s0, s0, s0
 8003cb2:	b003      	add	sp, #12
 8003cb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cb8:	4668      	mov	r0, sp
 8003cba:	f000 f8cb 	bl	8003e54 <__ieee754_rem_pio2f>
 8003cbe:	f000 0003 	and.w	r0, r0, #3
 8003cc2:	2801      	cmp	r0, #1
 8003cc4:	d00a      	beq.n	8003cdc <sinf+0x54>
 8003cc6:	2802      	cmp	r0, #2
 8003cc8:	d00f      	beq.n	8003cea <sinf+0x62>
 8003cca:	b9c0      	cbnz	r0, 8003cfe <sinf+0x76>
 8003ccc:	eddd 0a01 	vldr	s1, [sp, #4]
 8003cd0:	ed9d 0a00 	vldr	s0, [sp]
 8003cd4:	2001      	movs	r0, #1
 8003cd6:	f000 f875 	bl	8003dc4 <__kernel_sinf>
 8003cda:	e7ea      	b.n	8003cb2 <sinf+0x2a>
 8003cdc:	eddd 0a01 	vldr	s1, [sp, #4]
 8003ce0:	ed9d 0a00 	vldr	s0, [sp]
 8003ce4:	f000 f816 	bl	8003d14 <__kernel_cosf>
 8003ce8:	e7e3      	b.n	8003cb2 <sinf+0x2a>
 8003cea:	eddd 0a01 	vldr	s1, [sp, #4]
 8003cee:	ed9d 0a00 	vldr	s0, [sp]
 8003cf2:	2001      	movs	r0, #1
 8003cf4:	f000 f866 	bl	8003dc4 <__kernel_sinf>
 8003cf8:	eeb1 0a40 	vneg.f32	s0, s0
 8003cfc:	e7d9      	b.n	8003cb2 <sinf+0x2a>
 8003cfe:	eddd 0a01 	vldr	s1, [sp, #4]
 8003d02:	ed9d 0a00 	vldr	s0, [sp]
 8003d06:	f000 f805 	bl	8003d14 <__kernel_cosf>
 8003d0a:	e7f5      	b.n	8003cf8 <sinf+0x70>
 8003d0c:	3f490fd8 	.word	0x3f490fd8
 8003d10:	00000000 	.word	0x00000000

08003d14 <__kernel_cosf>:
 8003d14:	ee10 3a10 	vmov	r3, s0
 8003d18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d1c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003d20:	eef0 6a40 	vmov.f32	s13, s0
 8003d24:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003d28:	d204      	bcs.n	8003d34 <__kernel_cosf+0x20>
 8003d2a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8003d2e:	ee17 2a90 	vmov	r2, s15
 8003d32:	b342      	cbz	r2, 8003d86 <__kernel_cosf+0x72>
 8003d34:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8003d38:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8003da4 <__kernel_cosf+0x90>
 8003d3c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003da8 <__kernel_cosf+0x94>
 8003d40:	4a1a      	ldr	r2, [pc, #104]	@ (8003dac <__kernel_cosf+0x98>)
 8003d42:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003d46:	4293      	cmp	r3, r2
 8003d48:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003db0 <__kernel_cosf+0x9c>
 8003d4c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003d50:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8003db4 <__kernel_cosf+0xa0>
 8003d54:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003d58:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8003db8 <__kernel_cosf+0xa4>
 8003d5c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003d60:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8003dbc <__kernel_cosf+0xa8>
 8003d64:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003d68:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8003d6c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8003d70:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003d74:	eee7 0a06 	vfma.f32	s1, s14, s12
 8003d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d7c:	d804      	bhi.n	8003d88 <__kernel_cosf+0x74>
 8003d7e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8003d82:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003d86:	4770      	bx	lr
 8003d88:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc0 <__kernel_cosf+0xac>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	bf9a      	itte	ls
 8003d8e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8003d92:	ee07 3a10 	vmovls	s14, r3
 8003d96:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8003d9a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003d9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003da2:	e7ec      	b.n	8003d7e <__kernel_cosf+0x6a>
 8003da4:	ad47d74e 	.word	0xad47d74e
 8003da8:	310f74f6 	.word	0x310f74f6
 8003dac:	3e999999 	.word	0x3e999999
 8003db0:	b493f27c 	.word	0xb493f27c
 8003db4:	37d00d01 	.word	0x37d00d01
 8003db8:	bab60b61 	.word	0xbab60b61
 8003dbc:	3d2aaaab 	.word	0x3d2aaaab
 8003dc0:	3f480000 	.word	0x3f480000

08003dc4 <__kernel_sinf>:
 8003dc4:	ee10 3a10 	vmov	r3, s0
 8003dc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003dcc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003dd0:	d204      	bcs.n	8003ddc <__kernel_sinf+0x18>
 8003dd2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003dd6:	ee17 3a90 	vmov	r3, s15
 8003dda:	b35b      	cbz	r3, 8003e34 <__kernel_sinf+0x70>
 8003ddc:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003de0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8003e38 <__kernel_sinf+0x74>
 8003de4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8003e3c <__kernel_sinf+0x78>
 8003de8:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003dec:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8003e40 <__kernel_sinf+0x7c>
 8003df0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003df4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8003e44 <__kernel_sinf+0x80>
 8003df8:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003dfc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8003e48 <__kernel_sinf+0x84>
 8003e00:	ee60 6a07 	vmul.f32	s13, s0, s14
 8003e04:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003e08:	b930      	cbnz	r0, 8003e18 <__kernel_sinf+0x54>
 8003e0a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8003e4c <__kernel_sinf+0x88>
 8003e0e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003e12:	eea6 0a26 	vfma.f32	s0, s12, s13
 8003e16:	4770      	bx	lr
 8003e18:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8003e1c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8003e20:	eee0 7a86 	vfma.f32	s15, s1, s12
 8003e24:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8003e28:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8003e50 <__kernel_sinf+0x8c>
 8003e2c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8003e30:	ee30 0a60 	vsub.f32	s0, s0, s1
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	2f2ec9d3 	.word	0x2f2ec9d3
 8003e3c:	b2d72f34 	.word	0xb2d72f34
 8003e40:	3638ef1b 	.word	0x3638ef1b
 8003e44:	b9500d01 	.word	0xb9500d01
 8003e48:	3c088889 	.word	0x3c088889
 8003e4c:	be2aaaab 	.word	0xbe2aaaab
 8003e50:	3e2aaaab 	.word	0x3e2aaaab

08003e54 <__ieee754_rem_pio2f>:
 8003e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e56:	ee10 6a10 	vmov	r6, s0
 8003e5a:	4b88      	ldr	r3, [pc, #544]	@ (800407c <__ieee754_rem_pio2f+0x228>)
 8003e5c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8003e60:	429d      	cmp	r5, r3
 8003e62:	b087      	sub	sp, #28
 8003e64:	4604      	mov	r4, r0
 8003e66:	d805      	bhi.n	8003e74 <__ieee754_rem_pio2f+0x20>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	ed80 0a00 	vstr	s0, [r0]
 8003e6e:	6043      	str	r3, [r0, #4]
 8003e70:	2000      	movs	r0, #0
 8003e72:	e022      	b.n	8003eba <__ieee754_rem_pio2f+0x66>
 8003e74:	4b82      	ldr	r3, [pc, #520]	@ (8004080 <__ieee754_rem_pio2f+0x22c>)
 8003e76:	429d      	cmp	r5, r3
 8003e78:	d83a      	bhi.n	8003ef0 <__ieee754_rem_pio2f+0x9c>
 8003e7a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8003e7e:	2e00      	cmp	r6, #0
 8003e80:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8004084 <__ieee754_rem_pio2f+0x230>
 8003e84:	4a80      	ldr	r2, [pc, #512]	@ (8004088 <__ieee754_rem_pio2f+0x234>)
 8003e86:	f023 030f 	bic.w	r3, r3, #15
 8003e8a:	dd18      	ble.n	8003ebe <__ieee754_rem_pio2f+0x6a>
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8003e92:	bf09      	itett	eq
 8003e94:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800408c <__ieee754_rem_pio2f+0x238>
 8003e98:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8004090 <__ieee754_rem_pio2f+0x23c>
 8003e9c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8004094 <__ieee754_rem_pio2f+0x240>
 8003ea0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8003ea4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8003ea8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003eac:	ed80 7a00 	vstr	s14, [r0]
 8003eb0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003eb4:	edc0 7a01 	vstr	s15, [r0, #4]
 8003eb8:	2001      	movs	r0, #1
 8003eba:	b007      	add	sp, #28
 8003ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	ee70 7a07 	vadd.f32	s15, s0, s14
 8003ec4:	bf09      	itett	eq
 8003ec6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800408c <__ieee754_rem_pio2f+0x238>
 8003eca:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8004090 <__ieee754_rem_pio2f+0x23c>
 8003ece:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8004094 <__ieee754_rem_pio2f+0x240>
 8003ed2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8003ed6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003eda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ede:	ed80 7a00 	vstr	s14, [r0]
 8003ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ee6:	edc0 7a01 	vstr	s15, [r0, #4]
 8003eea:	f04f 30ff 	mov.w	r0, #4294967295
 8003eee:	e7e4      	b.n	8003eba <__ieee754_rem_pio2f+0x66>
 8003ef0:	4b69      	ldr	r3, [pc, #420]	@ (8004098 <__ieee754_rem_pio2f+0x244>)
 8003ef2:	429d      	cmp	r5, r3
 8003ef4:	d873      	bhi.n	8003fde <__ieee754_rem_pio2f+0x18a>
 8003ef6:	f000 f8dd 	bl	80040b4 <fabsf>
 8003efa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800409c <__ieee754_rem_pio2f+0x248>
 8003efe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003f02:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003f06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f0e:	ee17 0a90 	vmov	r0, s15
 8003f12:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004084 <__ieee754_rem_pio2f+0x230>
 8003f16:	eea7 0a67 	vfms.f32	s0, s14, s15
 8003f1a:	281f      	cmp	r0, #31
 8003f1c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004090 <__ieee754_rem_pio2f+0x23c>
 8003f20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f24:	eeb1 6a47 	vneg.f32	s12, s14
 8003f28:	ee70 6a67 	vsub.f32	s13, s0, s15
 8003f2c:	ee16 1a90 	vmov	r1, s13
 8003f30:	dc09      	bgt.n	8003f46 <__ieee754_rem_pio2f+0xf2>
 8003f32:	4a5b      	ldr	r2, [pc, #364]	@ (80040a0 <__ieee754_rem_pio2f+0x24c>)
 8003f34:	1e47      	subs	r7, r0, #1
 8003f36:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8003f3a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8003f3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d107      	bne.n	8003f56 <__ieee754_rem_pio2f+0x102>
 8003f46:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8003f4a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8003f4e:	2a08      	cmp	r2, #8
 8003f50:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8003f54:	dc14      	bgt.n	8003f80 <__ieee754_rem_pio2f+0x12c>
 8003f56:	6021      	str	r1, [r4, #0]
 8003f58:	ed94 7a00 	vldr	s14, [r4]
 8003f5c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003f60:	2e00      	cmp	r6, #0
 8003f62:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003f66:	ed84 0a01 	vstr	s0, [r4, #4]
 8003f6a:	daa6      	bge.n	8003eba <__ieee754_rem_pio2f+0x66>
 8003f6c:	eeb1 7a47 	vneg.f32	s14, s14
 8003f70:	eeb1 0a40 	vneg.f32	s0, s0
 8003f74:	ed84 7a00 	vstr	s14, [r4]
 8003f78:	ed84 0a01 	vstr	s0, [r4, #4]
 8003f7c:	4240      	negs	r0, r0
 8003f7e:	e79c      	b.n	8003eba <__ieee754_rem_pio2f+0x66>
 8003f80:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800408c <__ieee754_rem_pio2f+0x238>
 8003f84:	eef0 6a40 	vmov.f32	s13, s0
 8003f88:	eee6 6a25 	vfma.f32	s13, s12, s11
 8003f8c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8003f90:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003f94:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004094 <__ieee754_rem_pio2f+0x240>
 8003f98:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8003f9c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8003fa0:	ee15 2a90 	vmov	r2, s11
 8003fa4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003fa8:	1a5b      	subs	r3, r3, r1
 8003faa:	2b19      	cmp	r3, #25
 8003fac:	dc04      	bgt.n	8003fb8 <__ieee754_rem_pio2f+0x164>
 8003fae:	edc4 5a00 	vstr	s11, [r4]
 8003fb2:	eeb0 0a66 	vmov.f32	s0, s13
 8003fb6:	e7cf      	b.n	8003f58 <__ieee754_rem_pio2f+0x104>
 8003fb8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80040a4 <__ieee754_rem_pio2f+0x250>
 8003fbc:	eeb0 0a66 	vmov.f32	s0, s13
 8003fc0:	eea6 0a25 	vfma.f32	s0, s12, s11
 8003fc4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8003fc8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80040a8 <__ieee754_rem_pio2f+0x254>
 8003fcc:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003fd0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8003fd4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8003fd8:	ed84 7a00 	vstr	s14, [r4]
 8003fdc:	e7bc      	b.n	8003f58 <__ieee754_rem_pio2f+0x104>
 8003fde:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8003fe2:	d306      	bcc.n	8003ff2 <__ieee754_rem_pio2f+0x19e>
 8003fe4:	ee70 7a40 	vsub.f32	s15, s0, s0
 8003fe8:	edc0 7a01 	vstr	s15, [r0, #4]
 8003fec:	edc0 7a00 	vstr	s15, [r0]
 8003ff0:	e73e      	b.n	8003e70 <__ieee754_rem_pio2f+0x1c>
 8003ff2:	15ea      	asrs	r2, r5, #23
 8003ff4:	3a86      	subs	r2, #134	@ 0x86
 8003ff6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8003ffa:	ee07 3a90 	vmov	s15, r3
 8003ffe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8004002:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80040ac <__ieee754_rem_pio2f+0x258>
 8004006:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800400a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800400e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8004012:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004016:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800401a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800401e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004022:	ed8d 7a04 	vstr	s14, [sp, #16]
 8004026:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800402a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800402e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004032:	edcd 7a05 	vstr	s15, [sp, #20]
 8004036:	d11e      	bne.n	8004076 <__ieee754_rem_pio2f+0x222>
 8004038:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800403c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004040:	bf0c      	ite	eq
 8004042:	2301      	moveq	r3, #1
 8004044:	2302      	movne	r3, #2
 8004046:	491a      	ldr	r1, [pc, #104]	@ (80040b0 <__ieee754_rem_pio2f+0x25c>)
 8004048:	9101      	str	r1, [sp, #4]
 800404a:	2102      	movs	r1, #2
 800404c:	9100      	str	r1, [sp, #0]
 800404e:	a803      	add	r0, sp, #12
 8004050:	4621      	mov	r1, r4
 8004052:	f000 f837 	bl	80040c4 <__kernel_rem_pio2f>
 8004056:	2e00      	cmp	r6, #0
 8004058:	f6bf af2f 	bge.w	8003eba <__ieee754_rem_pio2f+0x66>
 800405c:	edd4 7a00 	vldr	s15, [r4]
 8004060:	eef1 7a67 	vneg.f32	s15, s15
 8004064:	edc4 7a00 	vstr	s15, [r4]
 8004068:	edd4 7a01 	vldr	s15, [r4, #4]
 800406c:	eef1 7a67 	vneg.f32	s15, s15
 8004070:	edc4 7a01 	vstr	s15, [r4, #4]
 8004074:	e782      	b.n	8003f7c <__ieee754_rem_pio2f+0x128>
 8004076:	2303      	movs	r3, #3
 8004078:	e7e5      	b.n	8004046 <__ieee754_rem_pio2f+0x1f2>
 800407a:	bf00      	nop
 800407c:	3f490fd8 	.word	0x3f490fd8
 8004080:	4016cbe3 	.word	0x4016cbe3
 8004084:	3fc90f80 	.word	0x3fc90f80
 8004088:	3fc90fd0 	.word	0x3fc90fd0
 800408c:	37354400 	.word	0x37354400
 8004090:	37354443 	.word	0x37354443
 8004094:	2e85a308 	.word	0x2e85a308
 8004098:	43490f80 	.word	0x43490f80
 800409c:	3f22f984 	.word	0x3f22f984
 80040a0:	08004760 	.word	0x08004760
 80040a4:	2e85a300 	.word	0x2e85a300
 80040a8:	248d3132 	.word	0x248d3132
 80040ac:	43800000 	.word	0x43800000
 80040b0:	080047e0 	.word	0x080047e0

080040b4 <fabsf>:
 80040b4:	ee10 3a10 	vmov	r3, s0
 80040b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040bc:	ee00 3a10 	vmov	s0, r3
 80040c0:	4770      	bx	lr
	...

080040c4 <__kernel_rem_pio2f>:
 80040c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040c8:	ed2d 8b04 	vpush	{d8-d9}
 80040cc:	b0d9      	sub	sp, #356	@ 0x164
 80040ce:	4690      	mov	r8, r2
 80040d0:	9001      	str	r0, [sp, #4]
 80040d2:	4ab6      	ldr	r2, [pc, #728]	@ (80043ac <__kernel_rem_pio2f+0x2e8>)
 80040d4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80040d6:	f118 0f04 	cmn.w	r8, #4
 80040da:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80040de:	460f      	mov	r7, r1
 80040e0:	f103 3bff 	add.w	fp, r3, #4294967295
 80040e4:	db26      	blt.n	8004134 <__kernel_rem_pio2f+0x70>
 80040e6:	f1b8 0203 	subs.w	r2, r8, #3
 80040ea:	bf48      	it	mi
 80040ec:	f108 0204 	addmi.w	r2, r8, #4
 80040f0:	10d2      	asrs	r2, r2, #3
 80040f2:	1c55      	adds	r5, r2, #1
 80040f4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80040f6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 80040fa:	00e8      	lsls	r0, r5, #3
 80040fc:	eba2 060b 	sub.w	r6, r2, fp
 8004100:	9002      	str	r0, [sp, #8]
 8004102:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8004106:	eb0a 0c0b 	add.w	ip, sl, fp
 800410a:	ac1c      	add	r4, sp, #112	@ 0x70
 800410c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8004110:	2000      	movs	r0, #0
 8004112:	4560      	cmp	r0, ip
 8004114:	dd10      	ble.n	8004138 <__kernel_rem_pio2f+0x74>
 8004116:	a91c      	add	r1, sp, #112	@ 0x70
 8004118:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800411c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8004120:	2600      	movs	r6, #0
 8004122:	4556      	cmp	r6, sl
 8004124:	dc24      	bgt.n	8004170 <__kernel_rem_pio2f+0xac>
 8004126:	f8dd e004 	ldr.w	lr, [sp, #4]
 800412a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 800412e:	4684      	mov	ip, r0
 8004130:	2400      	movs	r4, #0
 8004132:	e016      	b.n	8004162 <__kernel_rem_pio2f+0x9e>
 8004134:	2200      	movs	r2, #0
 8004136:	e7dc      	b.n	80040f2 <__kernel_rem_pio2f+0x2e>
 8004138:	42c6      	cmn	r6, r0
 800413a:	bf5d      	ittte	pl
 800413c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8004140:	ee07 1a90 	vmovpl	s15, r1
 8004144:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8004148:	eef0 7a47 	vmovmi.f32	s15, s14
 800414c:	ece4 7a01 	vstmia	r4!, {s15}
 8004150:	3001      	adds	r0, #1
 8004152:	e7de      	b.n	8004112 <__kernel_rem_pio2f+0x4e>
 8004154:	ecfe 6a01 	vldmia	lr!, {s13}
 8004158:	ed3c 7a01 	vldmdb	ip!, {s14}
 800415c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004160:	3401      	adds	r4, #1
 8004162:	455c      	cmp	r4, fp
 8004164:	ddf6      	ble.n	8004154 <__kernel_rem_pio2f+0x90>
 8004166:	ece9 7a01 	vstmia	r9!, {s15}
 800416a:	3601      	adds	r6, #1
 800416c:	3004      	adds	r0, #4
 800416e:	e7d8      	b.n	8004122 <__kernel_rem_pio2f+0x5e>
 8004170:	a908      	add	r1, sp, #32
 8004172:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004176:	9104      	str	r1, [sp, #16]
 8004178:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800417a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80043b8 <__kernel_rem_pio2f+0x2f4>
 800417e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80043b4 <__kernel_rem_pio2f+0x2f0>
 8004182:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004186:	9203      	str	r2, [sp, #12]
 8004188:	4654      	mov	r4, sl
 800418a:	00a2      	lsls	r2, r4, #2
 800418c:	9205      	str	r2, [sp, #20]
 800418e:	aa58      	add	r2, sp, #352	@ 0x160
 8004190:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004194:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8004198:	a944      	add	r1, sp, #272	@ 0x110
 800419a:	aa08      	add	r2, sp, #32
 800419c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80041a0:	4694      	mov	ip, r2
 80041a2:	4626      	mov	r6, r4
 80041a4:	2e00      	cmp	r6, #0
 80041a6:	dc4c      	bgt.n	8004242 <__kernel_rem_pio2f+0x17e>
 80041a8:	4628      	mov	r0, r5
 80041aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80041ae:	f000 f9f1 	bl	8004594 <scalbnf>
 80041b2:	eeb0 8a40 	vmov.f32	s16, s0
 80041b6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80041ba:	ee28 0a00 	vmul.f32	s0, s16, s0
 80041be:	f000 fa4f 	bl	8004660 <floorf>
 80041c2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80041c6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80041ca:	2d00      	cmp	r5, #0
 80041cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80041d0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80041d4:	ee17 9a90 	vmov	r9, s15
 80041d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041dc:	ee38 8a67 	vsub.f32	s16, s16, s15
 80041e0:	dd41      	ble.n	8004266 <__kernel_rem_pio2f+0x1a2>
 80041e2:	f104 3cff 	add.w	ip, r4, #4294967295
 80041e6:	a908      	add	r1, sp, #32
 80041e8:	f1c5 0e08 	rsb	lr, r5, #8
 80041ec:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80041f0:	fa46 f00e 	asr.w	r0, r6, lr
 80041f4:	4481      	add	r9, r0
 80041f6:	fa00 f00e 	lsl.w	r0, r0, lr
 80041fa:	1a36      	subs	r6, r6, r0
 80041fc:	f1c5 0007 	rsb	r0, r5, #7
 8004200:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8004204:	4106      	asrs	r6, r0
 8004206:	2e00      	cmp	r6, #0
 8004208:	dd3c      	ble.n	8004284 <__kernel_rem_pio2f+0x1c0>
 800420a:	f04f 0e00 	mov.w	lr, #0
 800420e:	f109 0901 	add.w	r9, r9, #1
 8004212:	4670      	mov	r0, lr
 8004214:	4574      	cmp	r4, lr
 8004216:	dc68      	bgt.n	80042ea <__kernel_rem_pio2f+0x226>
 8004218:	2d00      	cmp	r5, #0
 800421a:	dd03      	ble.n	8004224 <__kernel_rem_pio2f+0x160>
 800421c:	2d01      	cmp	r5, #1
 800421e:	d074      	beq.n	800430a <__kernel_rem_pio2f+0x246>
 8004220:	2d02      	cmp	r5, #2
 8004222:	d07d      	beq.n	8004320 <__kernel_rem_pio2f+0x25c>
 8004224:	2e02      	cmp	r6, #2
 8004226:	d12d      	bne.n	8004284 <__kernel_rem_pio2f+0x1c0>
 8004228:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800422c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8004230:	b340      	cbz	r0, 8004284 <__kernel_rem_pio2f+0x1c0>
 8004232:	4628      	mov	r0, r5
 8004234:	9306      	str	r3, [sp, #24]
 8004236:	f000 f9ad 	bl	8004594 <scalbnf>
 800423a:	9b06      	ldr	r3, [sp, #24]
 800423c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8004240:	e020      	b.n	8004284 <__kernel_rem_pio2f+0x1c0>
 8004242:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004246:	3e01      	subs	r6, #1
 8004248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800424c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004250:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8004254:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004258:	ecac 0a01 	vstmia	ip!, {s0}
 800425c:	ed30 0a01 	vldmdb	r0!, {s0}
 8004260:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004264:	e79e      	b.n	80041a4 <__kernel_rem_pio2f+0xe0>
 8004266:	d105      	bne.n	8004274 <__kernel_rem_pio2f+0x1b0>
 8004268:	1e60      	subs	r0, r4, #1
 800426a:	a908      	add	r1, sp, #32
 800426c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8004270:	11f6      	asrs	r6, r6, #7
 8004272:	e7c8      	b.n	8004206 <__kernel_rem_pio2f+0x142>
 8004274:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004278:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800427c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004280:	da31      	bge.n	80042e6 <__kernel_rem_pio2f+0x222>
 8004282:	2600      	movs	r6, #0
 8004284:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	f040 8098 	bne.w	80043c0 <__kernel_rem_pio2f+0x2fc>
 8004290:	1e60      	subs	r0, r4, #1
 8004292:	2200      	movs	r2, #0
 8004294:	4550      	cmp	r0, sl
 8004296:	da4b      	bge.n	8004330 <__kernel_rem_pio2f+0x26c>
 8004298:	2a00      	cmp	r2, #0
 800429a:	d065      	beq.n	8004368 <__kernel_rem_pio2f+0x2a4>
 800429c:	3c01      	subs	r4, #1
 800429e:	ab08      	add	r3, sp, #32
 80042a0:	3d08      	subs	r5, #8
 80042a2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0f8      	beq.n	800429c <__kernel_rem_pio2f+0x1d8>
 80042aa:	4628      	mov	r0, r5
 80042ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80042b0:	f000 f970 	bl	8004594 <scalbnf>
 80042b4:	1c63      	adds	r3, r4, #1
 80042b6:	aa44      	add	r2, sp, #272	@ 0x110
 80042b8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80043b8 <__kernel_rem_pio2f+0x2f4>
 80042bc:	0099      	lsls	r1, r3, #2
 80042be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80042c2:	4623      	mov	r3, r4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f280 80a9 	bge.w	800441c <__kernel_rem_pio2f+0x358>
 80042ca:	4623      	mov	r3, r4
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f2c0 80c7 	blt.w	8004460 <__kernel_rem_pio2f+0x39c>
 80042d2:	aa44      	add	r2, sp, #272	@ 0x110
 80042d4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80042d8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80043b0 <__kernel_rem_pio2f+0x2ec>
 80042dc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 80042e0:	2000      	movs	r0, #0
 80042e2:	1ae2      	subs	r2, r4, r3
 80042e4:	e0b1      	b.n	800444a <__kernel_rem_pio2f+0x386>
 80042e6:	2602      	movs	r6, #2
 80042e8:	e78f      	b.n	800420a <__kernel_rem_pio2f+0x146>
 80042ea:	f852 1b04 	ldr.w	r1, [r2], #4
 80042ee:	b948      	cbnz	r0, 8004304 <__kernel_rem_pio2f+0x240>
 80042f0:	b121      	cbz	r1, 80042fc <__kernel_rem_pio2f+0x238>
 80042f2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80042f6:	f842 1c04 	str.w	r1, [r2, #-4]
 80042fa:	2101      	movs	r1, #1
 80042fc:	f10e 0e01 	add.w	lr, lr, #1
 8004300:	4608      	mov	r0, r1
 8004302:	e787      	b.n	8004214 <__kernel_rem_pio2f+0x150>
 8004304:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8004308:	e7f5      	b.n	80042f6 <__kernel_rem_pio2f+0x232>
 800430a:	f104 3cff 	add.w	ip, r4, #4294967295
 800430e:	aa08      	add	r2, sp, #32
 8004310:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8004314:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004318:	a908      	add	r1, sp, #32
 800431a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800431e:	e781      	b.n	8004224 <__kernel_rem_pio2f+0x160>
 8004320:	f104 3cff 	add.w	ip, r4, #4294967295
 8004324:	aa08      	add	r2, sp, #32
 8004326:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800432a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800432e:	e7f3      	b.n	8004318 <__kernel_rem_pio2f+0x254>
 8004330:	a908      	add	r1, sp, #32
 8004332:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8004336:	3801      	subs	r0, #1
 8004338:	430a      	orrs	r2, r1
 800433a:	e7ab      	b.n	8004294 <__kernel_rem_pio2f+0x1d0>
 800433c:	3201      	adds	r2, #1
 800433e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8004342:	2e00      	cmp	r6, #0
 8004344:	d0fa      	beq.n	800433c <__kernel_rem_pio2f+0x278>
 8004346:	9905      	ldr	r1, [sp, #20]
 8004348:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800434c:	eb0d 0001 	add.w	r0, sp, r1
 8004350:	18e6      	adds	r6, r4, r3
 8004352:	a91c      	add	r1, sp, #112	@ 0x70
 8004354:	f104 0c01 	add.w	ip, r4, #1
 8004358:	384c      	subs	r0, #76	@ 0x4c
 800435a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800435e:	4422      	add	r2, r4
 8004360:	4562      	cmp	r2, ip
 8004362:	da04      	bge.n	800436e <__kernel_rem_pio2f+0x2aa>
 8004364:	4614      	mov	r4, r2
 8004366:	e710      	b.n	800418a <__kernel_rem_pio2f+0xc6>
 8004368:	9804      	ldr	r0, [sp, #16]
 800436a:	2201      	movs	r2, #1
 800436c:	e7e7      	b.n	800433e <__kernel_rem_pio2f+0x27a>
 800436e:	9903      	ldr	r1, [sp, #12]
 8004370:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004374:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8004378:	9105      	str	r1, [sp, #20]
 800437a:	ee07 1a90 	vmov	s15, r1
 800437e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004382:	2400      	movs	r4, #0
 8004384:	ece6 7a01 	vstmia	r6!, {s15}
 8004388:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 800438c:	46b1      	mov	r9, r6
 800438e:	455c      	cmp	r4, fp
 8004390:	dd04      	ble.n	800439c <__kernel_rem_pio2f+0x2d8>
 8004392:	ece0 7a01 	vstmia	r0!, {s15}
 8004396:	f10c 0c01 	add.w	ip, ip, #1
 800439a:	e7e1      	b.n	8004360 <__kernel_rem_pio2f+0x29c>
 800439c:	ecfe 6a01 	vldmia	lr!, {s13}
 80043a0:	ed39 7a01 	vldmdb	r9!, {s14}
 80043a4:	3401      	adds	r4, #1
 80043a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80043aa:	e7f0      	b.n	800438e <__kernel_rem_pio2f+0x2ca>
 80043ac:	08004b24 	.word	0x08004b24
 80043b0:	08004af8 	.word	0x08004af8
 80043b4:	43800000 	.word	0x43800000
 80043b8:	3b800000 	.word	0x3b800000
 80043bc:	00000000 	.word	0x00000000
 80043c0:	9b02      	ldr	r3, [sp, #8]
 80043c2:	eeb0 0a48 	vmov.f32	s0, s16
 80043c6:	eba3 0008 	sub.w	r0, r3, r8
 80043ca:	f000 f8e3 	bl	8004594 <scalbnf>
 80043ce:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80043b4 <__kernel_rem_pio2f+0x2f0>
 80043d2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80043d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043da:	db19      	blt.n	8004410 <__kernel_rem_pio2f+0x34c>
 80043dc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80043b8 <__kernel_rem_pio2f+0x2f4>
 80043e0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80043e4:	aa08      	add	r2, sp, #32
 80043e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043ea:	3508      	adds	r5, #8
 80043ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043f0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80043f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80043fc:	ee10 3a10 	vmov	r3, s0
 8004400:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004404:	ee17 3a90 	vmov	r3, s15
 8004408:	3401      	adds	r4, #1
 800440a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800440e:	e74c      	b.n	80042aa <__kernel_rem_pio2f+0x1e6>
 8004410:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004414:	aa08      	add	r2, sp, #32
 8004416:	ee10 3a10 	vmov	r3, s0
 800441a:	e7f6      	b.n	800440a <__kernel_rem_pio2f+0x346>
 800441c:	a808      	add	r0, sp, #32
 800441e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8004422:	9001      	str	r0, [sp, #4]
 8004424:	ee07 0a90 	vmov	s15, r0
 8004428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800442c:	3b01      	subs	r3, #1
 800442e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004432:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004436:	ed62 7a01 	vstmdb	r2!, {s15}
 800443a:	e743      	b.n	80042c4 <__kernel_rem_pio2f+0x200>
 800443c:	ecfc 6a01 	vldmia	ip!, {s13}
 8004440:	ecb5 7a01 	vldmia	r5!, {s14}
 8004444:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004448:	3001      	adds	r0, #1
 800444a:	4550      	cmp	r0, sl
 800444c:	dc01      	bgt.n	8004452 <__kernel_rem_pio2f+0x38e>
 800444e:	4290      	cmp	r0, r2
 8004450:	ddf4      	ble.n	800443c <__kernel_rem_pio2f+0x378>
 8004452:	a858      	add	r0, sp, #352	@ 0x160
 8004454:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004458:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800445c:	3b01      	subs	r3, #1
 800445e:	e735      	b.n	80042cc <__kernel_rem_pio2f+0x208>
 8004460:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8004462:	2b02      	cmp	r3, #2
 8004464:	dc09      	bgt.n	800447a <__kernel_rem_pio2f+0x3b6>
 8004466:	2b00      	cmp	r3, #0
 8004468:	dc27      	bgt.n	80044ba <__kernel_rem_pio2f+0x3f6>
 800446a:	d040      	beq.n	80044ee <__kernel_rem_pio2f+0x42a>
 800446c:	f009 0007 	and.w	r0, r9, #7
 8004470:	b059      	add	sp, #356	@ 0x164
 8004472:	ecbd 8b04 	vpop	{d8-d9}
 8004476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800447a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800447c:	2b03      	cmp	r3, #3
 800447e:	d1f5      	bne.n	800446c <__kernel_rem_pio2f+0x3a8>
 8004480:	aa30      	add	r2, sp, #192	@ 0xc0
 8004482:	1f0b      	subs	r3, r1, #4
 8004484:	4413      	add	r3, r2
 8004486:	461a      	mov	r2, r3
 8004488:	4620      	mov	r0, r4
 800448a:	2800      	cmp	r0, #0
 800448c:	dc50      	bgt.n	8004530 <__kernel_rem_pio2f+0x46c>
 800448e:	4622      	mov	r2, r4
 8004490:	2a01      	cmp	r2, #1
 8004492:	dc5d      	bgt.n	8004550 <__kernel_rem_pio2f+0x48c>
 8004494:	ab30      	add	r3, sp, #192	@ 0xc0
 8004496:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 800449a:	440b      	add	r3, r1
 800449c:	2c01      	cmp	r4, #1
 800449e:	dc67      	bgt.n	8004570 <__kernel_rem_pio2f+0x4ac>
 80044a0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80044a4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80044a8:	2e00      	cmp	r6, #0
 80044aa:	d167      	bne.n	800457c <__kernel_rem_pio2f+0x4b8>
 80044ac:	edc7 6a00 	vstr	s13, [r7]
 80044b0:	ed87 7a01 	vstr	s14, [r7, #4]
 80044b4:	edc7 7a02 	vstr	s15, [r7, #8]
 80044b8:	e7d8      	b.n	800446c <__kernel_rem_pio2f+0x3a8>
 80044ba:	ab30      	add	r3, sp, #192	@ 0xc0
 80044bc:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 80044c0:	440b      	add	r3, r1
 80044c2:	4622      	mov	r2, r4
 80044c4:	2a00      	cmp	r2, #0
 80044c6:	da24      	bge.n	8004512 <__kernel_rem_pio2f+0x44e>
 80044c8:	b34e      	cbz	r6, 800451e <__kernel_rem_pio2f+0x45a>
 80044ca:	eef1 7a47 	vneg.f32	s15, s14
 80044ce:	edc7 7a00 	vstr	s15, [r7]
 80044d2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80044d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044da:	aa31      	add	r2, sp, #196	@ 0xc4
 80044dc:	2301      	movs	r3, #1
 80044de:	429c      	cmp	r4, r3
 80044e0:	da20      	bge.n	8004524 <__kernel_rem_pio2f+0x460>
 80044e2:	b10e      	cbz	r6, 80044e8 <__kernel_rem_pio2f+0x424>
 80044e4:	eef1 7a67 	vneg.f32	s15, s15
 80044e8:	edc7 7a01 	vstr	s15, [r7, #4]
 80044ec:	e7be      	b.n	800446c <__kernel_rem_pio2f+0x3a8>
 80044ee:	ab30      	add	r3, sp, #192	@ 0xc0
 80044f0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80043bc <__kernel_rem_pio2f+0x2f8>
 80044f4:	440b      	add	r3, r1
 80044f6:	2c00      	cmp	r4, #0
 80044f8:	da05      	bge.n	8004506 <__kernel_rem_pio2f+0x442>
 80044fa:	b10e      	cbz	r6, 8004500 <__kernel_rem_pio2f+0x43c>
 80044fc:	eef1 7a67 	vneg.f32	s15, s15
 8004500:	edc7 7a00 	vstr	s15, [r7]
 8004504:	e7b2      	b.n	800446c <__kernel_rem_pio2f+0x3a8>
 8004506:	ed33 7a01 	vldmdb	r3!, {s14}
 800450a:	3c01      	subs	r4, #1
 800450c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004510:	e7f1      	b.n	80044f6 <__kernel_rem_pio2f+0x432>
 8004512:	ed73 7a01 	vldmdb	r3!, {s15}
 8004516:	3a01      	subs	r2, #1
 8004518:	ee37 7a27 	vadd.f32	s14, s14, s15
 800451c:	e7d2      	b.n	80044c4 <__kernel_rem_pio2f+0x400>
 800451e:	eef0 7a47 	vmov.f32	s15, s14
 8004522:	e7d4      	b.n	80044ce <__kernel_rem_pio2f+0x40a>
 8004524:	ecb2 7a01 	vldmia	r2!, {s14}
 8004528:	3301      	adds	r3, #1
 800452a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800452e:	e7d6      	b.n	80044de <__kernel_rem_pio2f+0x41a>
 8004530:	ed72 7a01 	vldmdb	r2!, {s15}
 8004534:	edd2 6a01 	vldr	s13, [r2, #4]
 8004538:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800453c:	3801      	subs	r0, #1
 800453e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004542:	ed82 7a00 	vstr	s14, [r2]
 8004546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800454a:	edc2 7a01 	vstr	s15, [r2, #4]
 800454e:	e79c      	b.n	800448a <__kernel_rem_pio2f+0x3c6>
 8004550:	ed73 7a01 	vldmdb	r3!, {s15}
 8004554:	edd3 6a01 	vldr	s13, [r3, #4]
 8004558:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800455c:	3a01      	subs	r2, #1
 800455e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004562:	ed83 7a00 	vstr	s14, [r3]
 8004566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800456a:	edc3 7a01 	vstr	s15, [r3, #4]
 800456e:	e78f      	b.n	8004490 <__kernel_rem_pio2f+0x3cc>
 8004570:	ed33 7a01 	vldmdb	r3!, {s14}
 8004574:	3c01      	subs	r4, #1
 8004576:	ee77 7a87 	vadd.f32	s15, s15, s14
 800457a:	e78f      	b.n	800449c <__kernel_rem_pio2f+0x3d8>
 800457c:	eef1 6a66 	vneg.f32	s13, s13
 8004580:	eeb1 7a47 	vneg.f32	s14, s14
 8004584:	edc7 6a00 	vstr	s13, [r7]
 8004588:	ed87 7a01 	vstr	s14, [r7, #4]
 800458c:	eef1 7a67 	vneg.f32	s15, s15
 8004590:	e790      	b.n	80044b4 <__kernel_rem_pio2f+0x3f0>
 8004592:	bf00      	nop

08004594 <scalbnf>:
 8004594:	ee10 3a10 	vmov	r3, s0
 8004598:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800459c:	d02b      	beq.n	80045f6 <scalbnf+0x62>
 800459e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80045a2:	d302      	bcc.n	80045aa <scalbnf+0x16>
 80045a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80045a8:	4770      	bx	lr
 80045aa:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80045ae:	d123      	bne.n	80045f8 <scalbnf+0x64>
 80045b0:	4b24      	ldr	r3, [pc, #144]	@ (8004644 <scalbnf+0xb0>)
 80045b2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8004648 <scalbnf+0xb4>
 80045b6:	4298      	cmp	r0, r3
 80045b8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80045bc:	db17      	blt.n	80045ee <scalbnf+0x5a>
 80045be:	ee10 3a10 	vmov	r3, s0
 80045c2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80045c6:	3a19      	subs	r2, #25
 80045c8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80045cc:	4288      	cmp	r0, r1
 80045ce:	dd15      	ble.n	80045fc <scalbnf+0x68>
 80045d0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800464c <scalbnf+0xb8>
 80045d4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8004650 <scalbnf+0xbc>
 80045d8:	ee10 3a10 	vmov	r3, s0
 80045dc:	eeb0 7a67 	vmov.f32	s14, s15
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	bfb8      	it	lt
 80045e4:	eef0 7a66 	vmovlt.f32	s15, s13
 80045e8:	ee27 0a87 	vmul.f32	s0, s15, s14
 80045ec:	4770      	bx	lr
 80045ee:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004654 <scalbnf+0xc0>
 80045f2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80045f6:	4770      	bx	lr
 80045f8:	0dd2      	lsrs	r2, r2, #23
 80045fa:	e7e5      	b.n	80045c8 <scalbnf+0x34>
 80045fc:	4410      	add	r0, r2
 80045fe:	28fe      	cmp	r0, #254	@ 0xfe
 8004600:	dce6      	bgt.n	80045d0 <scalbnf+0x3c>
 8004602:	2800      	cmp	r0, #0
 8004604:	dd06      	ble.n	8004614 <scalbnf+0x80>
 8004606:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800460a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800460e:	ee00 3a10 	vmov	s0, r3
 8004612:	4770      	bx	lr
 8004614:	f110 0f16 	cmn.w	r0, #22
 8004618:	da09      	bge.n	800462e <scalbnf+0x9a>
 800461a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8004654 <scalbnf+0xc0>
 800461e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8004658 <scalbnf+0xc4>
 8004622:	ee10 3a10 	vmov	r3, s0
 8004626:	eeb0 7a67 	vmov.f32	s14, s15
 800462a:	2b00      	cmp	r3, #0
 800462c:	e7d9      	b.n	80045e2 <scalbnf+0x4e>
 800462e:	3019      	adds	r0, #25
 8004630:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004634:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004638:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800465c <scalbnf+0xc8>
 800463c:	ee07 3a90 	vmov	s15, r3
 8004640:	e7d7      	b.n	80045f2 <scalbnf+0x5e>
 8004642:	bf00      	nop
 8004644:	ffff3cb0 	.word	0xffff3cb0
 8004648:	4c000000 	.word	0x4c000000
 800464c:	7149f2ca 	.word	0x7149f2ca
 8004650:	f149f2ca 	.word	0xf149f2ca
 8004654:	0da24260 	.word	0x0da24260
 8004658:	8da24260 	.word	0x8da24260
 800465c:	33000000 	.word	0x33000000

08004660 <floorf>:
 8004660:	ee10 3a10 	vmov	r3, s0
 8004664:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004668:	3a7f      	subs	r2, #127	@ 0x7f
 800466a:	2a16      	cmp	r2, #22
 800466c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004670:	dc2b      	bgt.n	80046ca <floorf+0x6a>
 8004672:	2a00      	cmp	r2, #0
 8004674:	da12      	bge.n	800469c <floorf+0x3c>
 8004676:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80046dc <floorf+0x7c>
 800467a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800467e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004686:	dd06      	ble.n	8004696 <floorf+0x36>
 8004688:	2b00      	cmp	r3, #0
 800468a:	da24      	bge.n	80046d6 <floorf+0x76>
 800468c:	2900      	cmp	r1, #0
 800468e:	4b14      	ldr	r3, [pc, #80]	@ (80046e0 <floorf+0x80>)
 8004690:	bf08      	it	eq
 8004692:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8004696:	ee00 3a10 	vmov	s0, r3
 800469a:	4770      	bx	lr
 800469c:	4911      	ldr	r1, [pc, #68]	@ (80046e4 <floorf+0x84>)
 800469e:	4111      	asrs	r1, r2
 80046a0:	420b      	tst	r3, r1
 80046a2:	d0fa      	beq.n	800469a <floorf+0x3a>
 80046a4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80046dc <floorf+0x7c>
 80046a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80046ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80046b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b4:	ddef      	ble.n	8004696 <floorf+0x36>
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	bfbe      	ittt	lt
 80046ba:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80046be:	fa40 f202 	asrlt.w	r2, r0, r2
 80046c2:	189b      	addlt	r3, r3, r2
 80046c4:	ea23 0301 	bic.w	r3, r3, r1
 80046c8:	e7e5      	b.n	8004696 <floorf+0x36>
 80046ca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80046ce:	d3e4      	bcc.n	800469a <floorf+0x3a>
 80046d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80046d4:	4770      	bx	lr
 80046d6:	2300      	movs	r3, #0
 80046d8:	e7dd      	b.n	8004696 <floorf+0x36>
 80046da:	bf00      	nop
 80046dc:	7149f2ca 	.word	0x7149f2ca
 80046e0:	bf800000 	.word	0xbf800000
 80046e4:	007fffff 	.word	0x007fffff

080046e8 <_init>:
 80046e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ea:	bf00      	nop
 80046ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ee:	bc08      	pop	{r3}
 80046f0:	469e      	mov	lr, r3
 80046f2:	4770      	bx	lr

080046f4 <_fini>:
 80046f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f6:	bf00      	nop
 80046f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046fa:	bc08      	pop	{r3}
 80046fc:	469e      	mov	lr, r3
 80046fe:	4770      	bx	lr
