TimeQuest Timing Analyzer report for SimpleNiosII
Sun Jun 16 21:13:58 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_clk'
 13. Slow Model Hold: 'clk_clk'
 14. Slow Model Recovery: 'clk_clk'
 15. Slow Model Removal: 'clk_clk'
 16. Slow Model Minimum Pulse Width: 'clk_clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk_clk'
 25. Fast Model Hold: 'clk_clk'
 26. Fast Model Recovery: 'clk_clk'
 27. Fast Model Removal: 'clk_clk'
 28. Fast Model Minimum Pulse Width: 'clk_clk'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; SimpleNiosII                                       ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; HostSystem/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Jun 16 21:13:55 2019 ;
+-------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 159.49 MHz ; 159.49 MHz      ; clk_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -5.270 ; -2863.933     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.391 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -1.624 ; -901.320      ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 2.394 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_clk ; -2.000 ; -2338.480           ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_clk'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.270 ; HostSystem_cpu:cpu|E_src1[0]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.316      ;
; -5.241 ; HostSystem_cpu:cpu|E_src1[1]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.287      ;
; -5.118 ; HostSystem_cpu:cpu|E_src1[7]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 6.157      ;
; -5.083 ; HostSystem_cpu:cpu|E_src2[0]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.129      ;
; -5.008 ; HostSystem_cpu:cpu|E_src1[5]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 6.047      ;
; -5.006 ; HostSystem_cpu:cpu|E_src1[4]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.052      ;
; -4.986 ; HostSystem_cpu:cpu|E_src1[12]                                                                                      ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 6.025      ;
; -4.982 ; HostSystem_cpu:cpu|E_src2[1]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.028      ;
; -4.965 ; HostSystem_cpu:cpu|E_src2[2]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 6.011      ;
; -4.927 ; HostSystem_cpu:cpu|E_src1[2]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 5.973      ;
; -4.895 ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                 ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.932      ;
; -4.890 ; HostSystem_cpu:cpu|E_src2[4]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 5.936      ;
; -4.888 ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                 ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.925      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_cpu:cpu|E_src1[3]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 5.933      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.887 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.861      ;
; -4.870 ; HostSystem_cpu:cpu|E_src1[0]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.004     ; 5.902      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.863 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.837      ;
; -4.857 ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                 ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.894      ;
; -4.852 ; HostSystem_cpu:cpu|E_src1[6]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 5.898      ;
; -4.843 ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                 ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.880      ;
; -4.836 ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                 ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.873      ;
; -4.812 ; HostSystem_cpu:cpu|E_src1[5]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 5.837      ;
; -4.805 ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                 ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.842      ;
; -4.791 ; HostSystem_cpu:cpu|E_src2[4]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.004     ; 5.823      ;
; -4.765 ; HostSystem_cpu:cpu|E_src2[6]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 5.810      ;
; -4.757 ; HostSystem_cpu:cpu|W_alu_result[10]                                                                                ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.794      ;
; -4.753 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.789      ;
; -4.750 ; HostSystem_cpu:cpu|W_alu_result[10]                                                                                ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.787      ;
; -4.749 ; HostSystem_cpu:cpu|E_src2[11]                                                                                      ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.788      ;
; -4.749 ; HostSystem_cpu:cpu|E_src2[3]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 5.794      ;
; -4.748 ; HostSystem_cpu:cpu|W_alu_result[13]                                                                                ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.784      ;
; -4.746 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.782      ;
; -4.743 ; HostSystem_cpu:cpu|E_src1[1]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.004     ; 5.775      ;
; -4.741 ; HostSystem_cpu:cpu|W_alu_result[13]                                                                                ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.777      ;
; -4.727 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]         ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.766      ;
; -4.723 ; HostSystem_cpu:cpu|E_src2[2]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.004     ; 5.755      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.723 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte1_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.705      ;
; -4.720 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]         ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.759      ;
; -4.719 ; HostSystem_cpu:cpu|W_alu_result[10]                                                                                ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.756      ;
; -4.715 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.751      ;
; -4.710 ; HostSystem_cpu:cpu|W_alu_result[13]                                                                                ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.000      ; 5.746      ;
; -4.704 ; HostSystem_cpu:cpu|E_src2[7]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 5.749      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.700 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte1_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 5.682      ;
; -4.699 ; HostSystem_cpu:cpu|E_src2[9]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.738      ;
; -4.689 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]         ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.728      ;
; -4.677 ; HostSystem_cpu:cpu|E_src1[8]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.015      ; 5.728      ;
; -4.667 ; HostSystem_cpu:cpu|E_src1[9]                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 5.706      ;
; -4.666 ; HostSystem_cpu:cpu|E_src2[6]                                                                                       ; HostSystem_cpu:cpu|W_alu_result[24]                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.005     ; 5.697      ;
; -4.666 ; HostSystem_cpu:cpu|W_alu_result[5]                                                                                 ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; 0.001      ; 5.703      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
; -4.665 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 5.645      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                             ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.778      ;
; 0.517 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.783      ;
; 0.524 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]                                              ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                              ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.799      ;
; 0.535 ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[9]                                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|pre_txd                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                         ; HostSystem_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; HostSystem_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.808      ;
; 0.544 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.812      ;
; 0.548 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; HostSystem_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.814      ;
; 0.553 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.820      ;
; 0.571 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.837      ;
; 0.642 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_shift_empty                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.908      ;
; 0.646 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[3]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.912      ;
; 0.649 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[4]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.915      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.008     ; 2.652      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 2.672      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 2.672      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 2.668      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.005      ; 2.665      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 2.677      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.005      ; 2.665      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 2.678      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.013      ; 2.673      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 2.672      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 2.672      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 2.678      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.019      ; 2.679      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 2.678      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 2.670      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.019      ; 2.679      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 2.678      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 2.668      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.021      ; 2.681      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 2.671      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 2.678      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 2.674      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.020      ; 2.680      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[8]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.005      ; 2.665      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.019      ; 2.679      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 2.676      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 2.669      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.004      ; 2.664      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.019      ; 2.679      ;
; -1.624 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.005      ; 2.665      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.008     ; 2.652      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 2.672      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 2.672      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 2.668      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.005      ; 2.665      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 2.677      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.005      ; 2.665      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 2.678      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.013      ; 2.673      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 2.672      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 2.672      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 2.678      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.019      ; 2.679      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 2.678      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 2.670      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.019      ; 2.679      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 2.678      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 2.668      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 2.681      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 2.671      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 2.678      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 2.674      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.020      ; 2.680      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[8]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.005      ; 2.665      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.019      ; 2.679      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 2.676      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 2.669      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.004      ; 2.664      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.019      ; 2.679      ;
; 2.394 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.005      ; 2.665      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 7.950 ; 7.950 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 7.950 ; 7.950 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -2.268 ; -1002.880     ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -0.601 ; -333.555      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 1.481 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_clk ; -2.000 ; -2338.480           ;
+---------+--------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_clk'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.231      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.236 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.199      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.166 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte1_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.134      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.155 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte1_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.123      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.148 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.116      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.125 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a9~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.074     ; 3.083      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.115 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte1_data[4] ; clk_clk      ; clk_clk     ; 1.000        ; -0.072     ; 3.075      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.114 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte2_data[3] ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 3.093      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a41~porta_we_reg       ; HostSystem_cpu:cpu|av_ld_byte1_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 3.073      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg0 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg1 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg2 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg3 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg4 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg5 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg6 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg7 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg8 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg9 ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.064     ; 3.078      ;
+--------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                             ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.239 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]                                              ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[9]                                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                              ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; HostSystem_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                         ; HostSystem_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|pre_txd                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; HostSystem_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; HostSystem_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.408      ;
; 0.267 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.419      ;
; 0.278 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.430      ;
; 0.290 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[3]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[4]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.444      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.627      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 1.651      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 1.651      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.013      ; 1.646      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.005      ; 1.638      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 1.644      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 1.636      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 1.647      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.013      ; 1.646      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 1.636      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.015      ; 1.648      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 1.644      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 1.644      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; 0.013      ; 1.646      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.002      ; 1.635      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 1.643      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.010      ; 1.643      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.009      ; 1.642      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 1.647      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 1.641      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 1.647      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.006      ; 1.639      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 1.000        ; 0.013      ; 1.646      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.018      ; 1.651      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 1.644      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.011      ; 1.644      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 1.647      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.014      ; 1.647      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; 0.017      ; 1.650      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[8]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 1.636      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; 0.012      ; 1.645      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; 0.007      ; 1.640      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 1.636      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; 0.016      ; 1.649      ;
; -0.601 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; 0.003      ; 1.636      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.627      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 1.651      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 1.651      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.013      ; 1.646      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.005      ; 1.638      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 1.644      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.636      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 1.647      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.013      ; 1.646      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.636      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 1.648      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 1.644      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 1.644      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.013      ; 1.646      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.635      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.643      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.643      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.009      ; 1.642      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 1.647      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.641      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 1.647      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.006      ; 1.639      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.013      ; 1.646      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.018      ; 1.651      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 1.644      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.011      ; 1.644      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 1.647      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.014      ; 1.647      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[8]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.636      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.645      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.640      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.636      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 1.649      ;
; 1.481 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.636      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 4.422 ; 4.422 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 4.422 ; 4.422 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.270    ; 0.215 ; -1.624   ; 1.481   ; -2.000              ;
;  clk_clk         ; -5.270    ; 0.215 ; -1.624   ; 1.481   ; -2.000              ;
; Design-wide TNS  ; -2863.933 ; 0.0   ; -901.32  ; 0.0     ; -2338.48            ;
;  clk_clk         ; -2863.933 ; 0.000 ; -901.320 ; 0.000   ; -2338.480           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 7.950 ; 7.950 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 4.422 ; 4.422 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 18514    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 18514    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 556      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 556      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jun 16 21:13:52 2019
Info: Command: quartus_sta SimpleNiosII -c SimpleNiosII
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'HostSystem/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_clk clk_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.270
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.270     -2863.933 clk_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk_clk 
Info (332146): Worst-case recovery slack is -1.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.624      -901.320 clk_clk 
Info (332146): Worst-case removal slack is 2.394
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.394         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2338.480 clk_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.268     -1002.880 clk_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_clk 
Info (332146): Worst-case recovery slack is -0.601
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.601      -333.555 clk_clk 
Info (332146): Worst-case removal slack is 1.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.481         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2338.480 clk_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4677 megabytes
    Info: Processing ended: Sun Jun 16 21:13:58 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


