Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 22:38:45 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                  286        2.850        0.000                       0                  1264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.040        0.000                      0                  286        2.850        0.000                       0                   592  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.339ns (51.994%)  route 0.313ns (48.006%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.704ns (routing 0.926ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.014ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         1.704     2.534    shift_reg_tap_i/clk_c
    SLICE_X104Y511       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y511       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.603 r  shift_reg_tap_i/sr_p.sr_1[96]/Q
                         net (fo=4, routed)           0.071     2.674    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/input_slr_17
    SLICE_X104Y511       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.773 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=4, routed)           0.058     2.831    dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/idx_69_0
    SLICE_X104Y510       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.046     2.877 r  dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=4, routed)           0.116     2.993    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_71_0
    SLICE_X104Y508       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     3.074 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.040     3.114    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_37_0
    SLICE_X104Y508       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.044     3.158 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.028     3.186    shift_reg_tap_o/idx[1]
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         2.393     3.534    shift_reg_tap_o/clk_c
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism             -0.441     3.093    
    SLICE_X104Y508       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.146    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.339ns (51.994%)  route 0.313ns (48.006%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.704ns (routing 0.926ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.014ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         1.704     2.534    shift_reg_tap_i/clk_c
    SLICE_X104Y511       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y511       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.603 f  shift_reg_tap_i/sr_p.sr_1[96]/Q
                         net (fo=4, routed)           0.071     2.674    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/input_slr_17
    SLICE_X104Y511       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.773 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=4, routed)           0.058     2.831    dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/idx_69_0
    SLICE_X104Y510       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.046     2.877 f  dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=4, routed)           0.116     2.993    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_71_0
    SLICE_X104Y508       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     3.074 f  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.040     3.114    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_37_0
    SLICE_X104Y508       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.044     3.158 f  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.028     3.186    shift_reg_tap_o/idx[1]
    SLICE_X104Y508       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         2.393     3.534    shift_reg_tap_o/clk_c
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism             -0.441     3.093    
    SLICE_X104Y508       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.146    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.176ns (43.672%)  route 0.227ns (56.328%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.984ns (routing 0.522ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.578ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         0.984     1.530    shift_reg_tap_i/clk_c
    SLICE_X104Y511       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y511       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.568 r  shift_reg_tap_i/sr_p.sr_1[96]/Q
                         net (fo=4, routed)           0.053     1.621    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/input_slr_17
    SLICE_X104Y511       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.671 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=4, routed)           0.049     1.720    dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/idx_69_0
    SLICE_X104Y510       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.744 r  dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=4, routed)           0.082     1.826    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_71_0
    SLICE_X104Y508       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     1.867 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.025     1.892    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_37_0
    SLICE_X104Y508       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.915 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.018     1.933    shift_reg_tap_o/idx[1]
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         1.332     2.104    shift_reg_tap_o/clk_c
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism             -0.307     1.797    
    SLICE_X104Y508       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.843    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.176ns (43.672%)  route 0.227ns (56.328%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.984ns (routing 0.522ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.578ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         0.984     1.530    shift_reg_tap_i/clk_c
    SLICE_X104Y511       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y511       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.568 f  shift_reg_tap_i/sr_p.sr_1[96]/Q
                         net (fo=4, routed)           0.053     1.621    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/input_slr_17
    SLICE_X104Y511       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.671 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=4, routed)           0.049     1.720    dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/idx_69_0
    SLICE_X104Y510       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.744 f  dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=4, routed)           0.082     1.826    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_71_0
    SLICE_X104Y508       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     1.867 f  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.025     1.892    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_37_0
    SLICE_X104Y508       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.915 f  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.018     1.933    shift_reg_tap_o/idx[1]
    SLICE_X104Y508       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         1.332     2.104    shift_reg_tap_o/clk_c
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism             -0.307     1.797    
    SLICE_X104Y508       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.843    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.323ns (45.112%)  route 0.393ns (54.888%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.704ns (routing 0.926ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.014ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         1.704     2.534    shift_reg_tap_i/clk_c
    SLICE_X104Y511       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y511       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.605 r  shift_reg_tap_i/sr_p.sr_1[83]/Q
                         net (fo=4, routed)           0.151     2.756    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/input_slr_4
    SLICE_X104Y511       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.837 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=4, routed)           0.058     2.895    dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/idx_69_0
    SLICE_X104Y510       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.046     2.941 r  dut_inst/stage_g.3.pair_g.9.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=4, routed)           0.116     3.057    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_71_0
    SLICE_X104Y508       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     3.138 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.040     3.178    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_37_0
    SLICE_X104Y508       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.044     3.222 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.028     3.250    shift_reg_tap_o/idx[1]
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=591, routed)         2.393     3.534    shift_reg_tap_o/clk_c
    SLICE_X104Y508       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism             -0.441     3.093    
    SLICE_X104Y508       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.146    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X94Y514   shift_reg_tap_i/sr_p.sr_1[260]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X94Y514   shift_reg_tap_i/sr_p.sr_1[261]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X93Y518   shift_reg_tap_i/sr_p.sr_1[262]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X94Y518   shift_reg_tap_i/sr_p.sr_1[263]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X106Y516  shift_reg_tap_i/sr_p.sr_1[266]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X106Y516  shift_reg_tap_i/sr_p.sr_1[267]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y517  shift_reg_tap_i/sr_p.sr_1[268]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X106Y516  shift_reg_tap_i/sr_p.sr_1[269]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y517  shift_reg_tap_i/sr_p.sr_1[270]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y518   shift_reg_tap_i/sr_p.sr_1[263]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y517  shift_reg_tap_i/sr_p.sr_1[268]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y517  shift_reg_tap_i/sr_p.sr_1[270]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y505   shift_reg_tap_o/sr_p.sr_1[175]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y505   shift_reg_tap_o/sr_p.sr_1[178]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X90Y511          lsfr_1/shiftreg_vector[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y511         lsfr_1/shiftreg_vector[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y515         lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X90Y511          lsfr_1/shiftreg_vector[160]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y511         lsfr_1/shiftreg_vector[161]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y517         lsfr_1/shiftreg_vector[91]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X90Y511          lsfr_1/shiftreg_vector[160]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y511         lsfr_1/shiftreg_vector[161]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y515         lsfr_1/shiftreg_vector[162]/C



