$date
	Sat Oct 31 02:57:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! Salida [12:0] $end
$var reg 1 " En $end
$var reg 7 # Entrada [6:0] $end
$scope module g $end
$var wire 1 " En $end
$var wire 7 $ Entrada [6:0] $end
$var reg 13 % Salida [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#1
b0 !
b0 %
0"
#2
b1000000001000 !
b1000000001000 %
1"
#3
b1000000001000 !
b1000000001000 %
bx0 #
bx0 $
#4
b100000001000 !
b100000001000 %
b1x1 #
b1x1 $
#5
b1000000001000 !
b1000000001000 %
b0x1 #
b0x1 $
#6
b1000000001000 !
b1000000001000 %
b11x1 #
b11x1 $
#7
b100000001000 !
b100000001000 %
b10x1 #
b10x1 $
#8
b1001000010 !
b1001000010 %
b10xx1 #
b10xx1 $
#9
b1001001100000 !
b1001001100000 %
b11xx1 #
b11xx1 $
#10
b11010000010 !
b11010000010 %
b100xx1 #
b100xx1 $
#11
b11010000100 !
b11010000100 %
b101xx1 #
b101xx1 $
#12
b1011010100000 !
b1011010100000 %
b110xx1 #
b110xx1 $
#13
b1000000111000 !
b1000000111000 %
b111xx1 #
b111xx1 $
#14
b100000001000 !
b100000001000 %
b1000x11 #
b1000x11 $
#15
b1000000001000 !
b1000000001000 %
b1000x01 #
b1000x01 $
#16
b1000000001000 !
b1000000001000 %
b1001x11 #
b1001x11 $
#17
b100000001000 !
b100000001000 %
b1001x01 #
b1001x01 $
#18
b11011000010 !
b11011000010 %
b1010xx1 #
b1010xx1 $
#19
b1011011100000 !
b1011011100000 %
b1011xx1 #
b1011xx1 $
#20
b100000001000 !
b100000001000 %
b1100xx1 #
b1100xx1 $
#21
b1001 !
b1001 %
b1101xx1 #
b1101xx1 $
#22
b11100000010 !
b11100000010 %
b1110xx1 #
b1110xx1 $
#23
b1011100100000 !
b1011100100000 %
b1111xx1 #
b1111xx1 $
#24
b1000000001000 !
b1000000001000 %
b101010 #
b101010 $
#25
b1000000001000 !
b1000000001000 %
b1010100 #
b1010100 $
#30
