#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 15:02:32 2023
# Process ID: 22148
# Current directory: C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20076 C:\Users\azmin\Desktop\ESN_MIMO (copy)\ESN_MIMO_e3\ESN_MIMO_e3.xpr
# Log file: C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/vivado.log
# Journal file: C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3\vivado.jou
# Running On: LAPTOP-IN15QMSA, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/azmin/Desktop/ESN_editions_ISQED/ESN-SD/digitalesn/digitalesn.ipdefs/ip_tfu_tanh_purelut_0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/azmin/Desktop/ESN_editions_ISQED/ESN-SD/digitalesn/digitalesn.ipdefs/ip_tfu_tanh_purelut_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'tfu_tanh_purelut_8_19' is locked:
* IP definition 'tfu_tanh_purelut (1.0)' for IP 'tfu_tanh_purelut_8_19' (customized with software release 2018.3) was not found in the IP Catalog. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'tfu_tanh_purelut_8_19' do not match.
WARNING: [IP_Flow 19-2162] IP 'dsp48_macro_typeB' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeB' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeB' do not match.
WARNING: [IP_Flow 19-2162] IP 'dsp48_macro_typeC' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeC' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeC' do not match.
WARNING: [IP_Flow 19-2162] IP 'eth_sgmii' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.1)' for IP 'eth_sgmii' (customized with software release 2019.1.3) has a newer minor version in the IP Catalog. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'eth_sgmii' do not match.
WARNING: [IP_Flow 19-2162] IP 'dsp48_macro_typeA' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'dsp48_macro_typeA' has been replaced in the IP Catalog by 'DSP Macro (1.0)'. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'dsp48_macro_typeA' do not match.
WARNING: [IP_Flow 19-2162] IP 'temac' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'temac' (customized with software release 2019.1.3) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'xilinx.com:vc707:part0:1.4' used to customize the IP 'temac' do not match. * Current project part 'xc7z010iclg225-1L' and the part 'xc7vx485tffg1761-2' used to customize the IP 'temac' do not match.
WARNING: [IP_Flow 19-5178] IP temac will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.074 ; gain = 285.426
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'esn_core_sdrtb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'esn_core_sdrtb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/lut_intercept.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/lut_slope.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/intercept.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/slope.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/weights.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/predict_py.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/inputs.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_x.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_out.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/weights.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/predict_py.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/inputs.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_x.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_out.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/w_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj esn_core_sdrtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj esn_core_sdrtb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L blk_mem_gen_v8_4_2 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot esn_core_sdrtb_behav xil_defaultlib.esn_core_sdrtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L blk_mem_gen_v8_4_2 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot esn_core_sdrtb_behav xil_defaultlib.esn_core_sdrtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.loadweights
Compiling module xil_defaultlib.return_conf
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_has_sc...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp48_macro_typea_arch of entity xil_defaultlib.dsp48_macro_typeA [dsp48_macro_typea_default]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp48_macro_typeB_xbip_dsp48_mac...
Compiling module xil_defaultlib.dsp48_macro_typeB
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.dsp48_macro_typeC_xbip_dsp48_mac...
Compiling module xil_defaultlib.dsp48_macro_typeC
Compiling module xil_defaultlib.dsp_array
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.lut_intercept
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.lut_slope
Compiling module xil_defaultlib.tfu_tanh_purelut
Compiling module xil_defaultlib.tfu_tanh_purelut_8_19
Compiling module xil_defaultlib.dual_reservoir_neuron
Compiling module xil_defaultlib.output_neuron_dsp
Compiling module xil_defaultlib.esn_core_default
Compiling module xil_defaultlib.esn_core_sdrtb
WARNING: [XSIM 43-3373] "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" Line 134. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot esn_core_sdrtb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "esn_core_sdrtb_behav -key {Behavioral:sim_1:Functional:esn_core_sdrtb} -tclbatch {esn_core_sdrtb.tcl} -view {{C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/imports/digitalesn.sim/esn_core_sdrtb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/imports/digitalesn.sim/esn_core_sdrtb_behav.wcfg}
source esn_core_sdrtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[0].drn_inst .tfu_2_port_lut_inst.inst.lut_intercept_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[0].drn_inst .tfu_2_port_lut_inst.inst.lut_slope_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[1].drn_inst .tfu_2_port_lut_inst.inst.lut_intercept_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[1].drn_inst .tfu_2_port_lut_inst.inst.lut_slope_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[2].drn_inst .tfu_2_port_lut_inst.inst.lut_intercept_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[2].drn_inst .tfu_2_port_lut_inst.inst.lut_slope_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[3].drn_inst .tfu_2_port_lut_inst.inst.lut_intercept_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module esn_core_sdrtb.esn_core_inst.\rn[3].drn_inst .tfu_2_port_lut_inst.inst.lut_slope_inst.inst.\native_mem_module.blk_mem_gen_v8_4_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'esn_core_sdrtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1570.238 ; gain = 392.164
current_wave_config {esn_core_sdrtb_behav.wcfg}
esn_core_sdrtb_behav.wcfg
add_wave {{/esn_core_sdrtb/esn_core_inst}} 
run all
$stop called at time : 8453745 ns : File "C:/Users/azmin/Desktop/ESN_MIMO (copy)/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" Line 218
run: Time (s): cpu = 00:01:33 ; elapsed = 00:07:38 . Memory (MB): peak = 1724.875 ; gain = 126.559
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
