Release 5.2i - xst F.28
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 5.88 s | Elapsed : 0.00 / 5.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 5.89 s | Elapsed : 0.00 / 5.00 s
 
--> Reading design: fpga_debug.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report
     6.1) Device utilization summary
     6.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : fpga_debug.prj
Input Format                       : VHDL
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : fpga_debug
Output Format                      : NGC
Target Device                      : xc2s300e-6fg456

---- Source Options
Entity Name                        : fpga_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : lower
Top module area constraint         : 100
Top module allowed area overflow   : 5

---- Other Options
read_cores                         : YES
cross_clock_analysis               : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <fpga_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd line 241: The following signals are missing in the process sensitivity list:
   video<19>, video<18>, video<17>, video<16>, video<15>, video<14>, video<13>, video<12>, video<11>, video<10>, video<9>, video<8>, video<7>, video<6>, video<5>, video<4>, video<3>, video<2>, video<1>, f_tp3.
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd.
    Found 20-bit register for signal <din>.
WARNING:Xst:649 - Inout <pin21> is never used.
WARNING:Xst:649 - Inout <pin22> is never used.
WARNING:Xst:649 - Inout <pin23> is never used.
WARNING:Xst:649 - Inout <pin24> is never used.
WARNING:Xst:649 - Inout <pin25> is never used.
WARNING:Xst:649 - Inout <pin26> is never used.
WARNING:Xst:652 - Inout <pin74> is used but never assigned.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:649 - Inout <pin7> is never used.
WARNING:Xst:649 - Inout <pin9> is never used.
WARNING:Xst:652 - Inout <extf> is used but never assigned.
WARNING:Xst:652 - Inout <exth> is used but never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:649 - Inout <pin20> is never used.
Unit <fpga_debug> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "U:/Program/xilinx_webpack_52/data/librtl.xst" Consulted

Optimizing unit <fpga_debug> ...

Mapping all equations...
Loading device for application Xst from file '2s300e.nph' in environment U:/Program/xilinx_webpack_52.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga_debug.ngr
Top Level Output File Name         : fpga_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : NO
Macro Generator                    : macro+

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 40
#      LUT2                        : 40
# FlipFlops/Latches                : 20
#      FDCP                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 40
#      OBUF                        : 63
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                      23  out of   3072     0%  
 Number of Slice Flip Flops:            20  out of   6144     0%  
 Number of 4 input LUTs:                40  out of   6144     0%  
 Number of bonded IOBs:                103  out of    329    31%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 6.274ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.945ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk1560'
Offset:              6.274ns (Levels of Logic = 2)
  Source:            pin74
  Destination:       din_19_0
  Destination Clock: pclk1560 rising

  Data Path: pin74 to din_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o            40   0.797   3.360  pin74_ibuf (pin74_ibuf)
     LUT2:i0->o            2   0.468   1.072  _n00001 (_n0000)
     FDCP:pre                  0.577          din_19_0
    ----------------------------------------
    Total                      6.274ns (1.842ns logic, 4.432ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk1560'
Offset:              6.514ns (Levels of Logic = 1)
  Source:            din_18_0
  Destination:       din<18>
  Source Clock:      pclk1560 rising

  Data Path: din_18_0 to din<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:c->q             1   0.992   0.920  din_18_0 (din_18_0)
     OBUF:i->o                 4.602          din_18_obuf (din<18>)
    ----------------------------------------
    Total                      6.514ns (5.594ns logic, 0.920ns route)
                                       (85.9% logic, 14.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               7.945ns (Levels of Logic = 2)
  Source:            pclk1560
  Destination:       pclk1532

  Data Path: pclk1560 to pclk1532
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:i->o           23   0.663   2.680  pclk1560_bufgp (pclk1560_bufgp)
     OBUF:i->o                 4.602          pclk1532_obuf (pclk1532)
    ----------------------------------------
    Total                      7.945ns (5.265ns logic, 2.680ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
CPU : 6.33 / 14.22 s | Elapsed : 7.00 / 14.00 s
 
--> 

Total memory usage is 55236 kilobytes


