============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:23:19 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[8]
       Endpoint: (F) S[27]

                   Capture    Launch  
      Path Delay:+    1390         -  
      Drv Adjust:+       0         0  
         Arrival:=    1390            
                                      
   Required Time:=    1390            
       Data Path:-    1390            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1390            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[8]                          -       -      F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g26/X                         -       A->X   F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  addinc_add_7_30_g2407/Y       -       A->Y   R     sky130_fd_sc_hd__inv_2         2 11.2    60    75     400    (-,-) 
  addinc_add_7_30_g2204__2409/Y -       B->Y   F     sky130_fd_sc_hd__nor2_2        2 11.8    53    51     451    (-,-) 
  addinc_add_7_30_g2093__2408/Y -       A->Y   R     sky130_fd_sc_hd__nand2_4       1 10.6    59    64     515    (-,-) 
  addinc_add_7_30_g2038__9315/Y -       B->Y   F     sky130_fd_sc_hd__nand2_4       2 13.1    41    58     573    (-,-) 
  addinc_add_7_30_g1980__2754/Y -       A->Y   R     sky130_fd_sc_hd__nand2_4       1  5.9    41    49     622    (-,-) 
  addinc_add_7_30_g1977__6260/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2       2  7.8    47    50     673    (-,-) 
  g3404/Y                       -       A->Y   R     sky130_fd_sc_hd__nand2_2       1 10.6    74    76     749    (-,-) 
  g3406/Y                       -       B->Y   F     sky130_fd_sc_hd__nand2_4       2 16.8    50    68     817    (-,-) 
  g3380/Y                       -       A->Y   R     sky130_fd_sc_hd__inv_6         2 21.7    52    68     884    (-,-) 
  g54/Y                         -       A->Y   F     sky130_fd_sc_hd__nand2_8      16 57.5    88    87     971    (-,-) 
  addinc_add_7_30_g1861__2587/Y -       A1->Y  R     sky130_fd_sc_hd__a21oi_2       2  5.7   112   146    1118    (-,-) 
  addinc_add_7_30_g2298__1666/Y -       A_N->Y R     sky130_fd_sc_hd__nand2b_2      1 10.1    78   154    1271    (-,-) 
  addinc_add_7_30_g1799__2588/Y -       A->Y   F     sky130_fd_sc_hd__nand2_4       1 51.3   117   118    1390    (-,-) 
  S[27]                         <<<     -      F     (port)                         -    -     -     0    1390    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

