

================================================================
== Vitis HLS Report for 'compute_multiplication_Pipeline_VITIS_LOOP_207_4'
================================================================
* Date:           Thu Oct 19 11:50:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|      112|  2.700 us|  5.600 us|   54|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_207_4  |       52|      110|        15|          2|          1|  20 ~ 49|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale"   --->   Operation 20 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_k"   --->   Operation 21 'read' 'in_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln206_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln206"   --->   Operation 22 'read' 'zext_ln206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln203"   --->   Operation 23 'read' 'zext_ln203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln204_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln204"   --->   Operation 24 'read' 'mul_ln204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln206_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln206_1"   --->   Operation 25 'read' 'sext_ln206_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3"   --->   Operation 26 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln206_cast = zext i6 %zext_ln206_read"   --->   Operation 27 'zext' 'zext_ln206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln203_cast = zext i6 %zext_ln203_read"   --->   Operation 28 'zext' 'zext_ln203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln206_1_cast = sext i62 %sext_ln206_1_read"   --->   Operation 29 'sext' 'sext_ln206_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_3 = load i6 %j" [kernel_attention.cpp:207]   --->   Operation 34 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln207 = icmp_eq  i6 %j_3, i6 %p_read" [kernel_attention.cpp:207]   --->   Operation 36 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 49, i64 0"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln207 = add i6 %j_3, i6 1" [kernel_attention.cpp:207]   --->   Operation 38 'add' 'add_ln207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.inc.split, void %for.inc54.loopexit.exitStub" [kernel_attention.cpp:207]   --->   Operation 39 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast4 = zext i6 %j_3" [kernel_attention.cpp:207]   --->   Operation 40 'zext' 'j_cast4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j_3" [kernel_attention.cpp:207]   --->   Operation 41 'zext' 'j_cast' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln208 = add i63 %j_cast, i63 %sext_ln206_1_cast" [kernel_attention.cpp:208]   --->   Operation 42 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i63 %add_ln208" [kernel_attention.cpp:208]   --->   Operation 43 'sext' 'sext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln208" [kernel_attention.cpp:208]   --->   Operation 44 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.69ns) (grouped into DSP with root node add_ln209_1)   --->   "%add_ln209 = add i10 %j_cast4, i10 %mul_ln204_read" [kernel_attention.cpp:209]   --->   Operation 45 'add' 'add_ln209' <Predicate = (!icmp_ln207)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into DSP with root node add_ln209_1)   --->   "%zext_ln209 = zext i10 %add_ln209" [kernel_attention.cpp:209]   --->   Operation 46 'zext' 'zext_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 47 'mul' 'mul_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln207 = store i6 %add_ln207, i6 %j" [kernel_attention.cpp:207]   --->   Operation 48 'store' 'store_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 49 [7/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 49 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln207)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 50 'mul' 'mul_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 51 [6/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 52 'mul' 'mul_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln209_1 = add i16 %mul_ln209, i16 %zext_ln206_cast" [kernel_attention.cpp:209]   --->   Operation 53 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 54 [5/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 54 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 55 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln209_1 = add i16 %mul_ln209, i16 %zext_ln206_cast" [kernel_attention.cpp:209]   --->   Operation 55 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln209_1, i2 0" [kernel_attention.cpp:209]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i18 %shl_ln" [kernel_attention.cpp:209]   --->   Operation 57 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.14ns)   --->   "%add_ln209_2 = add i64 %zext_ln209_1, i64 %in_k_read" [kernel_attention.cpp:209]   --->   Operation 58 'add' 'add_ln209_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln209_2, i32 2, i32 63" [kernel_attention.cpp:209]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i62 %trunc_ln" [kernel_attention.cpp:209]   --->   Operation 60 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln209" [kernel_attention.cpp:209]   --->   Operation 61 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 62 [4/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 63 [7/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 63 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 64 [3/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 65 [6/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 65 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 66 [2/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 67 [5/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 67 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 68 [1/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [4/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 69 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 70 [1/1] (36.5ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [kernel_attention.cpp:208]   --->   Operation 70 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 71 [3/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 71 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 72 [2/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 72 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 73 [1/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 73 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 74 [1/1] (36.5ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [kernel_attention.cpp:209]   --->   Operation 74 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 20.4>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln208 = bitcast i32 %gmem_addr_22_read" [kernel_attention.cpp:208]   --->   Operation 75 'bitcast' 'bitcast_ln208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %gmem_addr_23_read" [kernel_attention.cpp:209]   --->   Operation 76 'bitcast' 'bitcast_ln209' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (20.4ns)   --->   "%mul = fmul i32 %bitcast_ln208, i32 %bitcast_ln209" [kernel_attention.cpp:209]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 20.4> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 0> <II = 1> <Delay = 20.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 84 'load' 'sum_load_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 20.4>
ST_14 : Operation 78 [1/1] (20.4ns)   --->   "%mul1 = fmul i32 %mul, i32 %scale_read" [kernel_attention.cpp:209]   --->   Operation 78 'fmul' 'mul1' <Predicate = true> <Delay = 20.4> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 0> <II = 1> <Delay = 20.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 31.1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [kernel_attention.cpp:208]   --->   Operation 79 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [kernel_attention.cpp:201]   --->   Operation 80 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (30.7ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul1" [kernel_attention.cpp:208]   --->   Operation 81 'fadd' 'sum_1' <Predicate = true> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln207 = store i32 %sum_1, i32 %sum" [kernel_attention.cpp:207]   --->   Operation 82 'store' 'store_ln207' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.inc" [kernel_attention.cpp:207]   --->   Operation 83 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 2.69ns
The critical path consists of the following:
	'alloca' operation ('j') [11]  (0 ns)
	'load' operation ('j', kernel_attention.cpp:207) on local variable 'j' [27]  (0 ns)
	'add' operation of DSP[47] ('add_ln209', kernel_attention.cpp:209) [44]  (1.7 ns)
	'mul' operation of DSP[47] ('mul_ln209', kernel_attention.cpp:209) [46]  (0.996 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [41]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', kernel_attention.cpp:208) on port 'gmem' (kernel_attention.cpp:208) [42]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', kernel_attention.cpp:209) on port 'gmem' (kernel_attention.cpp:209) [54]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', kernel_attention.cpp:209) on port 'gmem' (kernel_attention.cpp:209) [54]  (36.5 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', kernel_attention.cpp:209) on port 'gmem' (kernel_attention.cpp:209) [55]  (36.5 ns)

 <State 13>: 20.4ns
The critical path consists of the following:
	'fmul' operation ('mul', kernel_attention.cpp:209) [57]  (20.4 ns)

 <State 14>: 20.4ns
The critical path consists of the following:
	'fmul' operation ('mul1', kernel_attention.cpp:209) [58]  (20.4 ns)

 <State 15>: 31.1ns
The critical path consists of the following:
	'load' operation ('sum_load', kernel_attention.cpp:208) on local variable 'sum' [34]  (0 ns)
	'fadd' operation ('sum', kernel_attention.cpp:208) [59]  (30.7 ns)
	'store' operation ('store_ln207', kernel_attention.cpp:207) of variable 'sum', kernel_attention.cpp:208 on local variable 'sum' [61]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
