OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1612 has 130 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25835
Number of terminals:      771
Number of snets:          2
Number of nets:           19380

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 360.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 771981.
[INFO DRT-0033] mcon shape region query size = 505767.
[INFO DRT-0033] met1 shape region query size = 162012.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23240.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23239.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2958 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11874 groups.
#scanned instances     = 25835
#unique  instances     = 360
#stdCellGenAp          = 12575
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8571
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72363
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:41, elapsed time = 00:02:11, memory = 464.37 (MB), peak = 479.76 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195040

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56216.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54289.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34485.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9398.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2367.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 282.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 531.09 (MB), peak = 531.09 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93068 vertical wires in 3 frboxes and 63969 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15277 vertical wires in 3 frboxes and 18375 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 959.71 (MB), peak = 961.43 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.71 (MB), peak = 961.43 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:23, memory = 1279.82 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:41, memory = 1590.84 (MB).
    Completing 30% with 3128 violations.
    elapsed time = 00:00:56, memory = 1735.07 (MB).
    Completing 40% with 3128 violations.
    elapsed time = 00:01:20, memory = 1802.00 (MB).
    Completing 50% with 3128 violations.
    elapsed time = 00:01:36, memory = 1666.77 (MB).
    Completing 60% with 6445 violations.
    elapsed time = 00:02:05, memory = 1801.91 (MB).
    Completing 70% with 6445 violations.
    elapsed time = 00:02:22, memory = 1878.21 (MB).
    Completing 80% with 9655 violations.
    elapsed time = 00:02:45, memory = 1940.60 (MB).
    Completing 90% with 9655 violations.
    elapsed time = 00:03:07, memory = 1980.13 (MB).
    Completing 100% with 12453 violations.
    elapsed time = 00:03:19, memory = 1912.93 (MB).
[INFO DRT-0199]   Number of violations = 14816.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     43      0      2      0      0      0      0      3      0
Metal Spacing        2      0   2480      0    860    172      0     43      0     47
Min Hole             0      0     26      0      0      0      0      0      0      0
NS Metal             0      0      2      0      0      0      0      0      0      0
Recheck             39      0   1302      0    744    156      0     64      0     58
Short                2      2   6319      7   2075    288      1     18      2     59
[INFO DRT-0267] cpu time = 00:24:53, elapsed time = 00:03:20, memory = 2076.61 (MB), peak = 2076.61 (MB)
Total wire length = 1047209 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 290642 um.
Total wire length on LAYER met2 = 447046 um.
Total wire length on LAYER met3 = 198951 um.
Total wire length on LAYER met4 = 97920 um.
Total wire length on LAYER met5 = 12648 um.
Total number of vias = 174295.
Up-via summary (total 174295):

-------------------------
 FR_MASTERSLICE         0
            li1     68573
           met1     85711
           met2     15628
           met3      3969
           met4       414
-------------------------
               174295


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14816 violations.
    elapsed time = 00:00:20, memory = 2112.52 (MB).
    Completing 20% with 14816 violations.
    elapsed time = 00:00:35, memory = 2151.29 (MB).
    Completing 30% with 13060 violations.
    elapsed time = 00:00:58, memory = 2115.87 (MB).
    Completing 40% with 13060 violations.
    elapsed time = 00:01:23, memory = 2154.61 (MB).
    Completing 50% with 13060 violations.
    elapsed time = 00:01:37, memory = 2121.67 (MB).
    Completing 60% with 11425 violations.
    elapsed time = 00:02:00, memory = 2131.25 (MB).
    Completing 70% with 11425 violations.
    elapsed time = 00:02:15, memory = 2143.26 (MB).
    Completing 80% with 9049 violations.
    elapsed time = 00:02:35, memory = 2137.93 (MB).
    Completing 90% with 9049 violations.
    elapsed time = 00:02:58, memory = 2146.82 (MB).
    Completing 100% with 6692 violations.
    elapsed time = 00:03:08, memory = 2150.82 (MB).
[INFO DRT-0199]   Number of violations = 6692.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          6      0      0      0      0      0
Metal Spacing        0   1236    445     58     11      2
Short                0   4118    791     20      2      3
[INFO DRT-0267] cpu time = 00:22:50, elapsed time = 00:03:09, memory = 2109.82 (MB), peak = 2185.54 (MB)
Total wire length = 1039366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288630 um.
Total wire length on LAYER met2 = 443448 um.
Total wire length on LAYER met3 = 198292 um.
Total wire length on LAYER met4 = 97288 um.
Total wire length on LAYER met5 = 11706 um.
Total number of vias = 172835.
Up-via summary (total 172835):

-------------------------
 FR_MASTERSLICE         0
            li1     68553
           met1     84628
           met2     15453
           met3      3855
           met4       346
-------------------------
               172835


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6692 violations.
    elapsed time = 00:00:16, memory = 2109.82 (MB).
    Completing 20% with 6692 violations.
    elapsed time = 00:00:31, memory = 2180.07 (MB).
    Completing 30% with 6588 violations.
    elapsed time = 00:00:43, memory = 2112.07 (MB).
    Completing 40% with 6588 violations.
    elapsed time = 00:01:14, memory = 2112.15 (MB).
    Completing 50% with 6588 violations.
    elapsed time = 00:01:25, memory = 2112.15 (MB).
    Completing 60% with 6470 violations.
    elapsed time = 00:01:43, memory = 2118.15 (MB).
    Completing 70% with 6470 violations.
    elapsed time = 00:02:08, memory = 2186.23 (MB).
    Completing 80% with 6551 violations.
    elapsed time = 00:02:18, memory = 2119.28 (MB).
    Completing 90% with 6551 violations.
    elapsed time = 00:02:49, memory = 2153.02 (MB).
    Completing 100% with 6324 violations.
    elapsed time = 00:03:04, memory = 2173.16 (MB).
[INFO DRT-0199]   Number of violations = 6328.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          6      0      1      0      0      0
Metal Spacing        0   1168      0    460     63      8
Min Hole             0      1      0      1      0      0
Recheck              0      3      0      1      0      0
Short                0   3877      2    689     42      6
[INFO DRT-0267] cpu time = 00:22:45, elapsed time = 00:03:05, memory = 2177.21 (MB), peak = 2208.90 (MB)
Total wire length = 1037735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287941 um.
Total wire length on LAYER met2 = 442730 um.
Total wire length on LAYER met3 = 198700 um.
Total wire length on LAYER met4 = 97308 um.
Total wire length on LAYER met5 = 11053 um.
Total number of vias = 172584.
Up-via summary (total 172584):

-------------------------
 FR_MASTERSLICE         0
            li1     68504
           met1     84471
           met2     15470
           met3      3826
           met4       313
-------------------------
               172584


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6328 violations.
    elapsed time = 00:00:17, memory = 2177.34 (MB).
    Completing 20% with 6328 violations.
    elapsed time = 00:00:28, memory = 2178.11 (MB).
    Completing 30% with 4933 violations.
    elapsed time = 00:00:47, memory = 2189.00 (MB).
    Completing 40% with 4933 violations.
    elapsed time = 00:01:11, memory = 2222.23 (MB).
    Completing 50% with 4933 violations.
    elapsed time = 00:01:23, memory = 2218.36 (MB).
    Completing 60% with 3484 violations.
    elapsed time = 00:01:39, memory = 2241.12 (MB).
    Completing 70% with 3484 violations.
    elapsed time = 00:01:47, memory = 2276.05 (MB).
    Completing 80% with 2064 violations.
    elapsed time = 00:02:03, memory = 2247.52 (MB).
    Completing 90% with 2064 violations.
    elapsed time = 00:02:22, memory = 2320.63 (MB).
    Completing 100% with 939 violations.
    elapsed time = 00:02:32, memory = 2247.80 (MB).
[INFO DRT-0199]   Number of violations = 939.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          2      0      3      0      0
Metal Spacing        0    244      0     69      7
Min Hole             0      1      0      1      0
Short                0    523      0     87      2
[INFO DRT-0267] cpu time = 00:17:39, elapsed time = 00:02:32, memory = 2247.80 (MB), peak = 2322.87 (MB)
Total wire length = 1037235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280379 um.
Total wire length on LAYER met2 = 439589 um.
Total wire length on LAYER met3 = 205008 um.
Total wire length on LAYER met4 = 101319 um.
Total wire length on LAYER met5 = 10939 um.
Total number of vias = 175676.
Up-via summary (total 175676):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     85408
           met2     17168
           met3      4256
           met4       306
-------------------------
               175676


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 939 violations.
    elapsed time = 00:00:01, memory = 2247.80 (MB).
    Completing 20% with 939 violations.
    elapsed time = 00:00:03, memory = 2247.80 (MB).
    Completing 30% with 670 violations.
    elapsed time = 00:00:11, memory = 2247.80 (MB).
    Completing 40% with 670 violations.
    elapsed time = 00:00:15, memory = 2247.80 (MB).
    Completing 50% with 670 violations.
    elapsed time = 00:00:23, memory = 2247.80 (MB).
    Completing 60% with 355 violations.
    elapsed time = 00:00:25, memory = 2247.80 (MB).
    Completing 70% with 355 violations.
    elapsed time = 00:00:26, memory = 2318.32 (MB).
    Completing 80% with 156 violations.
    elapsed time = 00:00:29, memory = 2247.80 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:00:32, memory = 2277.56 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:35, memory = 2247.80 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        7      9
Short                4      3
[INFO DRT-0267] cpu time = 00:02:50, elapsed time = 00:00:35, memory = 2247.80 (MB), peak = 2322.87 (MB)
Total wire length = 1037211 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279624 um.
Total wire length on LAYER met2 = 439275 um.
Total wire length on LAYER met3 = 205635 um.
Total wire length on LAYER met4 = 101747 um.
Total wire length on LAYER met5 = 10929 um.
Total number of vias = 175847.
Up-via summary (total 175847):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     85417
           met2     17282
           met3      4304
           met4       306
-------------------------
               175847


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 2247.80 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 2247.80 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 2247.85 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2247.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2248.17 (MB), peak = 2322.87 (MB)
Total wire length = 1037192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279614 um.
Total wire length on LAYER met2 = 439266 um.
Total wire length on LAYER met3 = 205637 um.
Total wire length on LAYER met4 = 101746 um.
Total wire length on LAYER met5 = 10929 um.
Total number of vias = 175848.
Up-via summary (total 175848):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     85418
           met2     17282
           met3      4304
           met4       306
-------------------------
               175848


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279614 um.
Total wire length on LAYER met2 = 439266 um.
Total wire length on LAYER met3 = 205637 um.
Total wire length on LAYER met4 = 101746 um.
Total wire length on LAYER met5 = 10929 um.
Total number of vias = 175848.
Up-via summary (total 175848):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     85418
           met2     17282
           met3      4304
           met4       306
-------------------------
               175848


[INFO DRT-0267] cpu time = 01:31:04, elapsed time = 00:12:46, memory = 2248.17 (MB), peak = 2322.87 (MB)

[INFO DRT-0180] Post processing.
Took 906 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 16 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net net1612 has 130 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2958 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11874 groups.
#scanned instances     = 25857
#unique  instances     = 360
#stdCellGenAp          = 12575
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8571
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72363
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:07, elapsed time = 00:02:14, memory = 2194.60 (MB), peak = 2322.87 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     205755

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56229.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54298.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34488.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9389.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2355.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 277.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2194.60 (MB), peak = 2322.87 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93072 vertical wires in 3 frboxes and 63964 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15269 vertical wires in 3 frboxes and 18326 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2194.54 (MB), peak = 2322.87 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.54 (MB), peak = 2322.87 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2137.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2137.00 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:09, memory = 2137.00 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:14, memory = 2217.85 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:16, memory = 2146.89 (MB).
    Completing 60% with 94 violations.
    elapsed time = 00:00:21, memory = 2203.24 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:23, memory = 2145.55 (MB).
    Completing 80% with 113 violations.
    elapsed time = 00:00:27, memory = 2164.56 (MB).
    Completing 90% with 113 violations.
    elapsed time = 00:00:31, memory = 2152.51 (MB).
    Completing 100% with 157 violations.
    elapsed time = 00:00:33, memory = 2137.25 (MB).
[INFO DRT-0199]   Number of violations = 183.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       10      6     22      1      0
Recheck              3      3     18      1      1
Short               38     23     55      1      1
[INFO DRT-0267] cpu time = 00:04:08, elapsed time = 00:00:33, memory = 2229.66 (MB), peak = 2322.87 (MB)
Total wire length = 1037312 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279734 um.
Total wire length on LAYER met2 = 439431 um.
Total wire length on LAYER met3 = 205762 um.
Total wire length on LAYER met4 = 101483 um.
Total wire length on LAYER met5 = 10899 um.
Total number of vias = 175888.
Up-via summary (total 175888):

-------------------------
 FR_MASTERSLICE         0
            li1     68569
           met1     85426
           met2     17287
           met3      4298
           met4       308
-------------------------
               175888


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 183 violations.
    elapsed time = 00:00:03, memory = 2261.37 (MB).
    Completing 20% with 183 violations.
    elapsed time = 00:00:06, memory = 2261.37 (MB).
    Completing 30% with 149 violations.
    elapsed time = 00:00:09, memory = 2171.58 (MB).
    Completing 40% with 149 violations.
    elapsed time = 00:00:13, memory = 2148.15 (MB).
    Completing 50% with 149 violations.
    elapsed time = 00:00:15, memory = 2089.45 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:20, memory = 2193.56 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:22, memory = 2222.30 (MB).
    Completing 80% with 101 violations.
    elapsed time = 00:00:25, memory = 2171.92 (MB).
    Completing 90% with 101 violations.
    elapsed time = 00:00:30, memory = 2177.75 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:32, memory = 2145.59 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met1   met2   met3
Metal Spacing        1      1      5
Short               13      0     46
[INFO DRT-0267] cpu time = 00:04:03, elapsed time = 00:00:32, memory = 2229.75 (MB), peak = 2322.87 (MB)
Total wire length = 1037302 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279744 um.
Total wire length on LAYER met2 = 439447 um.
Total wire length on LAYER met3 = 205739 um.
Total wire length on LAYER met4 = 101470 um.
Total wire length on LAYER met5 = 10899 um.
Total number of vias = 175900.
Up-via summary (total 175900):

-------------------------
 FR_MASTERSLICE         0
            li1     68570
           met1     85438
           met2     17287
           met3      4297
           met4       308
-------------------------
               175900


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 60% with 63 violations.
    elapsed time = 00:00:01, memory = 2229.75 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:01, memory = 2229.75 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:03, memory = 2229.75 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:03, memory = 2229.75 (MB).
    Completing 100% with 61 violations.
    elapsed time = 00:00:04, memory = 2229.75 (MB).
[INFO DRT-0199]   Number of violations = 61.
Viol/Layer        met1   met3
Metal Spacing        0     11
Short               11     39
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:04, memory = 2229.75 (MB), peak = 2322.87 (MB)
Total wire length = 1037289 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279745 um.
Total wire length on LAYER met2 = 439445 um.
Total wire length on LAYER met3 = 205727 um.
Total wire length on LAYER met4 = 101470 um.
Total wire length on LAYER met5 = 10899 um.
Total number of vias = 175900.
Up-via summary (total 175900):

-------------------------
 FR_MASTERSLICE         0
            li1     68570
           met1     85437
           met2     17288
           met3      4297
           met4       308
-------------------------
               175900


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 61 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 20% with 61 violations.
    elapsed time = 00:00:00, memory = 2229.75 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:01, memory = 2229.75 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:01, memory = 2229.75 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:02, memory = 2257.75 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:02, memory = 2257.75 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 2257.75 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:03, memory = 2257.75 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:03, memory = 2257.75 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 2257.75 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:04, memory = 2257.75 (MB), peak = 2322.87 (MB)
Total wire length = 1037269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279931 um.
Total wire length on LAYER met2 = 439481 um.
Total wire length on LAYER met3 = 205488 um.
Total wire length on LAYER met4 = 101468 um.
Total wire length on LAYER met5 = 10899 um.
Total number of vias = 175943.
Up-via summary (total 175943):

-------------------------
 FR_MASTERSLICE         0
            li1     68571
           met1     85464
           met2     17296
           met3      4304
           met4       308
-------------------------
               175943


[INFO DRT-0198] Complete detail routing.
Total wire length = 1037269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279931 um.
Total wire length on LAYER met2 = 439481 um.
Total wire length on LAYER met3 = 205488 um.
Total wire length on LAYER met4 = 101468 um.
Total wire length on LAYER met5 = 10899 um.
Total number of vias = 175943.
Up-via summary (total 175943):

-------------------------
 FR_MASTERSLICE         0
            li1     68571
           met1     85464
           met2     17296
           met3      4304
           met4       308
-------------------------
               175943


[INFO DRT-0267] cpu time = 00:08:47, elapsed time = 00:01:15, memory = 2257.75 (MB), peak = 2322.87 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 19:17.11[h:]min:sec. CPU time: user 8284.10 sys 5.53 (716%). Peak memory: 2378620KB.
