

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
================================================================
* Date:           Fri Mar 17 13:50:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1860|     1860|        22|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten174 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 28 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten219 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln24_224 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln24_2"   --->   Operation 30 'read' 'select_ln24_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln24_123 = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln24_1"   --->   Operation 31 'read' 'select_ln24_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln133_5_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln133_5"   --->   Operation 32 'read' 'zext_ln133_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln128_121 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln128_1"   --->   Operation 33 'read' 'zext_ln128_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln133_mid20 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %shl_ln133_mid"   --->   Operation 34 'read' 'shl_ln133_mid20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln24_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_4"   --->   Operation 35 'read' 'select_ln24_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid2256_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_mid2256"   --->   Operation 36 'read' 'p_mid2256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 37 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_ln1"   --->   Operation 38 'read' 'shl_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln133_5_cast = zext i19 %zext_ln133_5_read"   --->   Operation 39 'zext' 'zext_ln133_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln24_4_cast = zext i11 %select_ln24_4_read"   --->   Operation 40 'zext' 'select_ln24_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten219"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten174"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten219_load = load i11 %indvar_flatten219" [utils.cpp:122]   --->   Operation 48 'load' 'indvar_flatten219_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln122 = icmp_eq  i11 %indvar_flatten219_load, i11 1840" [utils.cpp:122]   --->   Operation 49 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln122_1 = add i11 %indvar_flatten219_load, i11 1" [utils.cpp:122]   --->   Operation 50 'add' 'add_ln122_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc43.i, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit.exitStub" [utils.cpp:122]   --->   Operation 51 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [15/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 52 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [15/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 53 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln128 = store i11 %add_ln122_1, i11 %indvar_flatten219" [utils.cpp:128]   --->   Operation 54 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 55 [14/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 55 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [14/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 56 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 57 [13/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 57 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [13/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 58 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 59 [12/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 59 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [12/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 60 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 61 [11/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 61 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [11/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 62 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 63 [10/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 63 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [10/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 64 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 65 [9/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 65 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [9/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 66 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 67 [8/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 67 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [8/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 68 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 69 [7/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 69 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [7/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 70 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 71 [6/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 71 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [6/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 72 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.62>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [utils.cpp:122]   --->   Operation 73 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i3 %f_1" [utils.cpp:122]   --->   Operation 74 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln122, i6 %shl_ln1_read" [utils.cpp:122]   --->   Operation 75 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %empty" [utils.cpp:133]   --->   Operation 76 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 77 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten174_load_1 = load i10 %indvar_flatten174" [utils.cpp:125]   --->   Operation 78 'load' 'indvar_flatten174_load_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (1.65ns)   --->   "%add_ln122 = add i3 %f_1, i3 1" [utils.cpp:122]   --->   Operation 79 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.77ns)   --->   "%icmp_ln125 = icmp_eq  i10 %indvar_flatten174_load_1, i10 460" [utils.cpp:125]   --->   Operation 80 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.98ns)   --->   "%select_ln122_1 = select i1 %icmp_ln125, i3 %add_ln122, i3 %f_1" [utils.cpp:122]   --->   Operation 81 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1696 = zext i3 %select_ln122_1"   --->   Operation 82 'zext' 'zext_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 83 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i3 %add_ln122" [utils.cpp:122]   --->   Operation 84 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.82ns)   --->   "%p_mid1185 = add i6 %zext_ln122_1, i6 %shl_ln1_read" [utils.cpp:122]   --->   Operation 85 'add' 'p_mid1185' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i6 %p_mid1185" [utils.cpp:133]   --->   Operation 86 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 87 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 87 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 88 [5/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 88 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten174_load = load i10 %indvar_flatten174" [utils.cpp:125]   --->   Operation 89 'load' 'indvar_flatten174_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln125_1 = add i10 %indvar_flatten174_load, i10 1" [utils.cpp:125]   --->   Operation 90 'add' 'add_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.68ns)   --->   "%select_ln125_3 = select i1 %icmp_ln125, i10 1, i10 %add_ln125_1" [utils.cpp:125]   --->   Operation 91 'select' 'select_ln125_3' <Predicate = (!icmp_ln122)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [5/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 92 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln128 = store i3 %select_ln122_1, i3 %f" [utils.cpp:128]   --->   Operation 93 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_11 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln128 = store i10 %select_ln125_3, i10 %indvar_flatten174" [utils.cpp:128]   --->   Operation 94 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 95 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 95 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 96 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 97 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 97 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 98 [4/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 98 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [4/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 99 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [utils.cpp:125]   --->   Operation 100 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 101 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cpp:128]   --->   Operation 102 'load' 'j_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%select_ln122 = select i1 %icmp_ln125, i5 0, i5 %i_2" [utils.cpp:122]   --->   Operation 103 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 104 'mul' 'mul_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 105 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln122)   --->   "%xor_ln122 = xor i1 %icmp_ln125, i1 1" [utils.cpp:122]   --->   Operation 106 'xor' 'xor_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln128 = icmp_eq  i5 %j_load, i5 20" [utils.cpp:128]   --->   Operation 107 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln122 = and i1 %icmp_ln128, i1 %xor_ln122" [utils.cpp:122]   --->   Operation 108 'and' 'and_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 109 'add' 'add_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln125)   --->   "%or_ln125 = or i1 %and_ln122, i1 %icmp_ln125" [utils.cpp:125]   --->   Operation 110 'or' 'or_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln125 = select i1 %or_ln125, i5 0, i5 %j_load" [utils.cpp:125]   --->   Operation 111 'select' 'select_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%select_ln125_1 = select i1 %and_ln122, i5 %add_ln125, i5 %select_ln122" [utils.cpp:125]   --->   Operation 112 'select' 'select_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1696_1 = zext i5 %select_ln125_1"   --->   Operation 113 'zext' 'zext_ln1696_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 114 'add' 'add_ln1696' <Predicate = (!icmp_ln122)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 115 [3/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 115 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln128 = add i5 %select_ln125, i5 1" [utils.cpp:128]   --->   Operation 116 'add' 'add_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [3/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 117 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln128 = store i5 %select_ln125_1, i5 %i" [utils.cpp:128]   --->   Operation 118 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_13 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln128 = store i5 %add_ln128, i5 %j" [utils.cpp:128]   --->   Operation 119 'store' 'store_ln128' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body11.i" [utils.cpp:128]   --->   Operation 120 'br' 'br_ln128' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.85>
ST_14 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln133 = mul i25 %zext_ln133, i25 471040" [utils.cpp:133]   --->   Operation 121 'mul' 'mul_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i25 %mul_ln133" [utils.cpp:125]   --->   Operation 122 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln125, i64 %output_feature_map_read" [utils.cpp:133]   --->   Operation 123 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i5 %i_2" [utils.cpp:125]   --->   Operation 124 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.82ns)   --->   "%empty_29 = add i9 %zext_ln125_1, i9 %p_mid2256_read" [utils.cpp:125]   --->   Operation 125 'add' 'empty_29' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_29, i10 0" [utils.cpp:133]   --->   Operation 126 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_29, i8 0" [utils.cpp:133]   --->   Operation 127 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i17 %shl_ln133_1" [utils.cpp:128]   --->   Operation 128 'zext' 'zext_ln128' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln133_1 = add i19 %shl_ln2, i19 %select_ln24_4_cast" [utils.cpp:133]   --->   Operation 129 'add' 'add_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 130 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln133_2 = add i19 %add_ln133_1, i19 %zext_ln128" [utils.cpp:133]   --->   Operation 130 'add' 'add_ln133_2' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln133_1 = mul i25 %zext_ln133_2, i25 471040" [utils.cpp:133]   --->   Operation 131 'mul' 'mul_ln133_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i25 %mul_ln133_1" [utils.cpp:125]   --->   Operation 132 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.52ns)   --->   "%add_ln133_4 = add i64 %zext_ln125_2, i64 %output_feature_map_read" [utils.cpp:133]   --->   Operation 133 'add' 'add_ln133_4' <Predicate = (!icmp_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 134 'add' 'add_ln1696' <Predicate = (!icmp_ln122)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1696 = trunc i8 %add_ln1696"   --->   Operation 135 'trunc' 'trunc_ln1696' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1696, i4 0"   --->   Operation 136 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln1696, i2 0"   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1696_2 = zext i10 %tmp"   --->   Operation 138 'zext' 'zext_ln1696_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1696_1 = add i11 %p_shl8, i11 %zext_ln1696_2"   --->   Operation 139 'add' 'add_ln1696_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i5 %add_ln125" [utils.cpp:125]   --->   Operation 140 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.82ns)   --->   "%p_mid1172 = add i9 %zext_ln125_3, i9 %p_mid2256_read" [utils.cpp:125]   --->   Operation 141 'add' 'p_mid1172' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln133_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1172, i10 0" [utils.cpp:133]   --->   Operation 142 'bitconcatenate' 'shl_ln133_mid1' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln133_1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1172, i8 0" [utils.cpp:133]   --->   Operation 143 'bitconcatenate' 'shl_ln133_1_mid1' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i17 %shl_ln133_1_mid1" [utils.cpp:128]   --->   Operation 144 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln133_6 = add i19 %shl_ln133_mid1, i19 %select_ln24_4_cast" [utils.cpp:133]   --->   Operation 145 'add' 'add_ln133_6' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 146 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln133_7 = add i19 %add_ln133_6, i19 %zext_ln128_2" [utils.cpp:133]   --->   Operation 146 'add' 'add_ln133_7' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1696_3 = zext i5 %select_ln125"   --->   Operation 147 'zext' 'zext_ln1696_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1696_2 = add i11 %add_ln1696_1, i11 %zext_ln1696_3"   --->   Operation 148 'add' 'add_ln1696_2' <Predicate = (!icmp_ln122)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 149 [2/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 149 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 150 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.93>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i19 %add_ln133_2" [utils.cpp:133]   --->   Operation 152 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln133_3 = add i64 %zext_ln133_1, i64 %add_ln133" [utils.cpp:133]   --->   Operation 153 'add' 'add_ln133_3' <Predicate = (!icmp_ln125 & !and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%select_ln122_2 = select i1 %icmp_ln125, i64 %add_ln133_4, i64 %add_ln133" [utils.cpp:122]   --->   Operation 155 'select' 'select_ln122_2' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (3.52ns)   --->   "%add_ln133_5 = add i64 %zext_ln133_5_cast, i64 %add_ln133_4" [utils.cpp:133]   --->   Operation 156 'add' 'add_ln133_5' <Predicate = (!icmp_ln122 & icmp_ln125 & !and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_3 = zext i19 %add_ln133_7" [utils.cpp:133]   --->   Operation 157 'zext' 'zext_ln133_3' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln133_8 = add i64 %zext_ln133_3, i64 %select_ln122_2" [utils.cpp:133]   --->   Operation 158 'add' 'add_ln133_8' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_8, i32 1, i32 63" [utils.cpp:125]   --->   Operation 159 'partselect' 'tmp_s' <Predicate = (!icmp_ln122 & and_ln122)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_5, i32 1, i32 63" [utils.cpp:125]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = (!icmp_ln122 & icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln133_3, i32 1, i32 63" [utils.cpp:125]   --->   Operation 161 'partselect' 'tmp_2' <Predicate = (!icmp_ln122 & !icmp_ln125 & !and_ln122)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%select_ln122_3 = select i1 %icmp_ln125, i63 %tmp_1, i63 %tmp_2" [utils.cpp:122]   --->   Operation 162 'select' 'select_ln122_3' <Predicate = (!icmp_ln122 & !and_ln122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln125_2 = select i1 %and_ln122, i63 %tmp_s, i63 %select_ln122_3" [utils.cpp:125]   --->   Operation 163 'select' 'select_ln125_2' <Predicate = (!icmp_ln122)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i63 %select_ln125_2" [utils.cpp:125]   --->   Operation 164 'sext' 'sext_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1696_4 = zext i11 %add_ln1696_2"   --->   Operation 165 'zext' 'zext_ln1696_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i15 %conv_out_buf_V, i64 0, i64 %zext_ln1696_4"   --->   Operation 166 'getelementptr' 'conv_out_buf_V_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 167 'load' 'conv_out_buf_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln125" [utils.cpp:137]   --->   Operation 168 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 169 [1/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten219_load, i11 20" [utils.cpp:122]   --->   Operation 169 'urem' 'empty_31' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (1.42ns)   --->   "%empty_32 = icmp_eq  i11 %empty_31, i11 0" [utils.cpp:122]   --->   Operation 170 'icmp' 'empty_32' <Predicate = (!icmp_ln122)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %empty_32, void %BurstBB, void %ReqBB" [utils.cpp:122]   --->   Operation 171 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_15 : Operation 172 [1/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln122_1, i11 20" [utils.cpp:122]   --->   Operation 172 'urem' 'empty_33' <Predicate = (!icmp_ln122)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (1.42ns)   --->   "%empty_34 = icmp_eq  i11 %empty_33, i11 0" [utils.cpp:122]   --->   Operation 173 'icmp' 'empty_34' <Predicate = (!icmp_ln122)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %empty_34, void %BurstBB15, void %RespBB" [utils.cpp:122]   --->   Operation 174 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 175 'load' 'conv_out_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_16 : Operation 176 [1/1] (7.30ns)   --->   "%fm_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 20" [utils.cpp:137]   --->   Operation 176 'writereq' 'fm_addr_2_wr_req' <Predicate = (empty_32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 177 'br' 'br_ln0' <Predicate = (empty_32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 179 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [utils.cpp:128]   --->   Operation 183 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i15 %conv_out_buf_V_load" [utils.cpp:137]   --->   Operation 184 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %zext_ln137, i2 3" [utils.cpp:137]   --->   Operation 185 'write' 'write_ln137' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 186 [5/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 186 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 187 [4/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 187 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 188 [3/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 188 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 189 [2/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 189 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 190 [1/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:137]   --->   Operation 190 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB15"   --->   Operation 191 'br' 'br_ln0' <Predicate = (empty_34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.87ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten219') [16]  (0 ns)
	'load' operation ('indvar_flatten219_load', utils.cpp:122) on local variable 'indvar_flatten219' [38]  (0 ns)
	'add' operation ('add_ln122_1', utils.cpp:122) [57]  (1.64 ns)
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 4>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 5>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 6>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 7>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 9>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 10>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'load' operation ('f', utils.cpp:122) on local variable 'f' [37]  (0 ns)
	'add' operation ('add_ln122', utils.cpp:122) [62]  (1.65 ns)
	'add' operation ('p_mid1185', utils.cpp:122) [71]  (1.83 ns)
	'mul' operation of DSP[73] ('mul_ln133_1', utils.cpp:133) [73]  (2.15 ns)

 <State 12>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_33', utils.cpp:122) [130]  (3.23 ns)

 <State 13>: 6.93ns
The critical path consists of the following:
	'load' operation ('j_load', utils.cpp:128) on local variable 'j' [60]  (0 ns)
	'icmp' operation ('icmp_ln128', utils.cpp:128) [80]  (1.36 ns)
	'and' operation ('and_ln122', utils.cpp:122) [81]  (0.978 ns)
	'or' operation ('or_ln125', utils.cpp:125) [84]  (0 ns)
	'select' operation ('select_ln125', utils.cpp:125) [85]  (1.22 ns)
	'add' operation ('add_ln128', utils.cpp:128) [127]  (1.78 ns)
	'store' operation ('store_ln128', utils.cpp:128) of variable 'add_ln128', utils.cpp:128 on local variable 'j' [141]  (1.59 ns)

 <State 14>: 5.86ns
The critical path consists of the following:
	'add' operation of DSP[88] ('add_ln1696') [88]  (2.1 ns)
	'add' operation ('add_ln1696_1') [93]  (0 ns)
	'add' operation ('add_ln1696_2') [111]  (3.76 ns)

 <State 15>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln133_3', utils.cpp:133) [54]  (3.52 ns)
	'select' operation ('select_ln122_3', utils.cpp:122) [106]  (0 ns)
	'select' operation ('select_ln125_2', utils.cpp:125) [107]  (1.41 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_addr_2_wr_req', utils.cpp:137) on port 'fm' (utils.cpp:137) [122]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln137', utils.cpp:137) on port 'fm' (utils.cpp:137) [126]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_2_wr_resp', utils.cpp:137) on port 'fm' (utils.cpp:137) [134]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_2_wr_resp', utils.cpp:137) on port 'fm' (utils.cpp:137) [134]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_2_wr_resp', utils.cpp:137) on port 'fm' (utils.cpp:137) [134]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_2_wr_resp', utils.cpp:137) on port 'fm' (utils.cpp:137) [134]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_2_wr_resp', utils.cpp:137) on port 'fm' (utils.cpp:137) [134]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
