





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-12925.html">
    <link rel="next" href="x86-15831.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-12925.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-15831.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">BOUND           Check Array Index agains Bounds      Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">BOUND</span> destination,source                             CPU: 186+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   if (destination &lt; source[0]) OR (destination &gt; source[n])</span><br /><span class="line">                   INT 5</span><br /><span class="line">                endif                   ; n = 2 for word, 4 for dword</span><br /><span class="line"></span><br /><span class="line">    BOUND verifies that the signed destination value lies within</span><br /><span class="line">    specified limits. Interrupt 5 occurs if the value in the</span><br /><span class="line">    destination register is less than the lower bound or greater than</span><br /><span class="line">    the upper bound. The upper and lower limit values may each be a</span><br /><span class="line">    word or a doubleword.</span><br /><span class="line"></span><br /><span class="line">    The block of memory that specifies the lower and upper limits of</span><br /><span class="line">    an array can typically reside just before the array itself. This</span><br /><span class="line">    makes the array bounds accessible at a constant offset from the</span><br /><span class="line">    beginning of the array. Because the address of the array is</span><br /><span class="line">    already present in a register, this avoids extra calculations to</span><br /><span class="line">    obtain the effective address of the array bounds.</span><br /><span class="line"></span><br /><span class="line">    BOUND includes two operands. The first specifies the register</span><br /><span class="line">    being tested, and the second contains the effective address of the</span><br /><span class="line">    two signed limit values. BOUND assumes that the lower limit and</span><br /><span class="line">    the upper limit are in adjacent memory locations.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngu">Note</span></span><br /><span class="line">    An INT 05h interrupt handler must be installed before using BOUND.</span><br /><span class="line">    On the 80186, the exception saves CS:IP pointing to the</span><br /><span class="line">    instruction following BOUND; on 286+, to the BOUND instruction.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    62 /r       BOUND r16,m16&amp;16</span><br /><span class="line">    62 /r       BOUND r32,m32&amp;32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    reg, mem      4      -      35      13      10       7       8   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-32436.html">CMP</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

