;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 06/07/2017 09:49:30 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x027D0000  	637
0x0008	0x02610000  	609
0x000C	0x02610000  	609
0x0010	0x02610000  	609
0x0014	0x02610000  	609
0x0018	0x02610000  	609
0x001C	0x02610000  	609
0x0020	0x02610000  	609
0x0024	0x02610000  	609
0x0028	0x02610000  	609
0x002C	0x02610000  	609
0x0030	0x02610000  	609
0x0034	0x02610000  	609
0x0038	0x02610000  	609
0x003C	0x02610000  	609
0x0040	0x02610000  	609
0x0044	0x02610000  	609
0x0048	0x02610000  	609
0x004C	0x02610000  	609
0x0050	0x02610000  	609
0x0054	0x02610000  	609
0x0058	0x02610000  	609
0x005C	0x02610000  	609
0x0060	0x02610000  	609
0x0064	0x02610000  	609
0x0068	0x02610000  	609
0x006C	0x02610000  	609
0x0070	0x02610000  	609
0x0074	0x02610000  	609
0x0078	0x02610000  	609
0x007C	0x02610000  	609
0x0080	0x02610000  	609
0x0084	0x02610000  	609
0x0088	0x02610000  	609
0x008C	0x02610000  	609
0x0090	0x02610000  	609
0x0094	0x02610000  	609
0x0098	0x02610000  	609
0x009C	0x02610000  	609
0x00A0	0x02610000  	609
0x00A4	0x02610000  	609
0x00A8	0x02610000  	609
0x00AC	0x02610000  	609
0x00B0	0x02610000  	609
0x00B4	0x02610000  	609
0x00B8	0x02610000  	609
0x00BC	0x02610000  	609
0x00C0	0x02610000  	609
0x00C4	0x02610000  	609
0x00C8	0x02610000  	609
0x00CC	0x02610000  	609
0x00D0	0x02610000  	609
0x00D4	0x02610000  	609
0x00D8	0x02490000  	585
0x00DC	0x02610000  	609
0x00E0	0x02610000  	609
0x00E4	0x02610000  	609
0x00E8	0x02610000  	609
0x00EC	0x02610000  	609
0x00F0	0x02610000  	609
0x00F4	0x02610000  	609
0x00F8	0x02610000  	609
0x00FC	0x02610000  	609
0x0100	0x02610000  	609
0x0104	0x02610000  	609
0x0108	0x02610000  	609
0x010C	0x02610000  	609
0x0110	0x02610000  	609
0x0114	0x02610000  	609
0x0118	0x02610000  	609
0x011C	0x02610000  	609
0x0120	0x02610000  	609
0x0124	0x02610000  	609
0x0128	0x02610000  	609
0x012C	0x02610000  	609
; end of ____SysVT
_main:
;UFUSART2_INT.c, 5 :: 		void main() {
0x027C	0xF000F88C  BL	920
0x0280	0xF000F908  BL	1172
0x0284	0xF7FFFFF0  BL	616
;UFUSART2_INT.c, 11 :: 		RCC_APB2ENR|=1<<IOPAEN;
0x0288	0x4832    LDR	R0, [PC, #200]
0x028A	0x6800    LDR	R0, [R0, #0]
0x028C	0xF0400104  ORR	R1, R0, #4
0x0290	0x4830    LDR	R0, [PC, #192]
0x0292	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 12 :: 		GPIOA_CRL &=  ~( (15<<(2*4))|(15<<(3*4))|(15<<(5*4)) );
0x0294	0x4830    LDR	R0, [PC, #192]
0x0296	0x6801    LDR	R1, [R0, #0]
0x0298	0x4830    LDR	R0, [PC, #192]
0x029A	0x4001    ANDS	R1, R0
0x029C	0x482E    LDR	R0, [PC, #184]
0x029E	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 13 :: 		GPIOA_CRL |=  ( (11<<(2*4))| (4<<(3*4))|(2<<(5*4)));
0x02A0	0x482D    LDR	R0, [PC, #180]
0x02A2	0x6801    LDR	R1, [R0, #0]
0x02A4	0x482E    LDR	R0, [PC, #184]
0x02A6	0x4301    ORRS	R1, R0
0x02A8	0x482B    LDR	R0, [PC, #172]
0x02AA	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 14 :: 		LED=1;
0x02AC	0x2301    MOVS	R3, #1
0x02AE	0xB25B    SXTB	R3, R3
0x02B0	0x482C    LDR	R0, [PC, #176]
0x02B2	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 18 :: 		RCC_APB1ENRbits.USART2EN=1;
0x02B4	0x482C    LDR	R0, [PC, #176]
0x02B6	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 19 :: 		USART2_CR1bits.UE=1;       //hABILITA LA USART2
0x02B8	0x482C    LDR	R0, [PC, #176]
0x02BA	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 20 :: 		USART2_CR1bits.M=0;        //8 BITS DE PALABRA
0x02BC	0x2100    MOVS	R1, #0
0x02BE	0xB249    SXTB	R1, R1
0x02C0	0x482B    LDR	R0, [PC, #172]
0x02C2	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 21 :: 		USART2_CR1bits.PCE=0;      //SIN PARIDAD
0x02C4	0x482B    LDR	R0, [PC, #172]
0x02C6	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 22 :: 		USART2_CR2bits.STOP=0;     //1 BIT DE STOP
0x02C8	0x2200    MOVS	R2, #0
0x02CA	0x492B    LDR	R1, [PC, #172]
0x02CC	0x8808    LDRH	R0, [R1, #0]
0x02CE	0xF362300D  BFI	R0, R2, #12, #2
0x02D2	0x8008    STRH	R0, [R1, #0]
;UFUSART2_INT.c, 23 :: 		USART2_BRR=0X9C4;          //9600 @ 24MHZ   BAUD=24MHZ/(16*9600)
0x02D4	0xF64011C4  MOVW	R1, #2500
0x02D8	0x4828    LDR	R0, [PC, #160]
0x02DA	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 24 :: 		USART2_CR1bits.RE=1;       //HABILITA RECEPCIÓN
0x02DC	0x4828    LDR	R0, [PC, #160]
0x02DE	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 25 :: 		USART2_CR1bits.TE=1;       //HABILITA TRANSMISIÓN
0x02E0	0x4828    LDR	R0, [PC, #160]
0x02E2	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 27 :: 		USART2_CR1bits.RXNEIE=1;
0x02E4	0x4828    LDR	R0, [PC, #160]
0x02E6	0x6003    STR	R3, [R0, #0]
;UFUSART2_INT.c, 29 :: 		NVIC_IntEnable(IVT_INT_USART2);
0x02E8	0xF2400036  MOVW	R0, #54
0x02EC	0xF7FFFF70  BL	_NVIC_IntEnable+0
;UFUSART2_INT.c, 31 :: 		Delay_ms(500);
0x02F0	0xF64007FE  MOVW	R7, #2302
0x02F4	0xF2C0073D  MOVT	R7, #61
0x02F8	0xBF00    NOP
0x02FA	0xBF00    NOP
L_main0:
0x02FC	0x1E7F    SUBS	R7, R7, #1
0x02FE	0xD1FD    BNE	L_main0
0x0300	0xBF00    NOP
0x0302	0xBF00    NOP
0x0304	0xBF00    NOP
;UFUSART2_INT.c, 32 :: 		app=msn;
; app start address is: 8 (R2)
0x0306	0x4A21    LDR	R2, [PC, #132]
; app end address is: 8 (R2)
;UFUSART2_INT.c, 33 :: 		while(*app!=0)
L_main2:
; app start address is: 8 (R2)
0x0308	0x7810    LDRB	R0, [R2, #0]
0x030A	0xB160    CBZ	R0, L_main3
;UFUSART2_INT.c, 35 :: 		USART2_DR=*app;
0x030C	0x7811    LDRB	R1, [R2, #0]
0x030E	0x4820    LDR	R0, [PC, #128]
0x0310	0x6001    STR	R1, [R0, #0]
; app end address is: 8 (R2)
;UFUSART2_INT.c, 36 :: 		while(USART2_SRBITS.TXE==0);
L_main4:
; app start address is: 8 (R2)
0x0312	0x4920    LDR	R1, [PC, #128]
0x0314	0x6808    LDR	R0, [R1, #0]
0x0316	0xB900    CBNZ	R0, L_main5
0x0318	0xE7FB    B	L_main4
L_main5:
;UFUSART2_INT.c, 37 :: 		USART2_SRBITS.TXE=0;
0x031A	0x2100    MOVS	R1, #0
0x031C	0xB249    SXTB	R1, R1
0x031E	0x481D    LDR	R0, [PC, #116]
0x0320	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 38 :: 		app++;
0x0322	0x1C52    ADDS	R2, R2, #1
;UFUSART2_INT.c, 39 :: 		}
; app end address is: 8 (R2)
0x0324	0xE7F0    B	L_main2
L_main3:
;UFUSART2_INT.c, 40 :: 		USART2_DR=0X20;
0x0326	0x2120    MOVS	R1, #32
0x0328	0x4819    LDR	R0, [PC, #100]
0x032A	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 42 :: 		while(1)
L_main6:
;UFUSART2_INT.c, 44 :: 		LED=~LED;
0x032C	0x490D    LDR	R1, [PC, #52]
0x032E	0x6808    LDR	R0, [R1, #0]
0x0330	0xF0800101  EOR	R1, R0, #1
0x0334	0x480B    LDR	R0, [PC, #44]
0x0336	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 45 :: 		Delay_ms(500);
0x0338	0xF64007FE  MOVW	R7, #2302
0x033C	0xF2C0073D  MOVT	R7, #61
0x0340	0xBF00    NOP
0x0342	0xBF00    NOP
L_main8:
0x0344	0x1E7F    SUBS	R7, R7, #1
0x0346	0xD1FD    BNE	L_main8
0x0348	0xBF00    NOP
0x034A	0xBF00    NOP
0x034C	0xBF00    NOP
;UFUSART2_INT.c, 46 :: 		}
0x034E	0xE7ED    B	L_main6
;UFUSART2_INT.c, 48 :: 		}
L_end_main:
L__main_end_loop:
0x0350	0xE7FE    B	L__main_end_loop
0x0352	0xBF00    NOP
0x0354	0x10184002  	RCC_APB2ENR+0
0x0358	0x08004001  	GPIOA_CRL+0
0x035C	0x00FFFF0F  	#-15793921
0x0360	0x4B000020  	#2116352
0x0364	0x01944221  	GPIOA_ODR+0
0x0368	0x03C44242  	RCC_APB1ENRbits+0
0x036C	0x81B44208  	USART2_CR1bits+0
0x0370	0x81B04208  	USART2_CR1bits+0
0x0374	0x81A84208  	USART2_CR1bits+0
0x0378	0x44104000  	USART2_CR2bits+0
0x037C	0x44084000  	USART2_BRR+0
0x0380	0x81884208  	USART2_CR1bits+0
0x0384	0x818C4208  	USART2_CR1bits+0
0x0388	0x81944208  	USART2_CR1bits+0
0x038C	0x04880000  	_msn+0
0x0390	0x44044000  	USART2_DR+0
0x0394	0x801C4208  	USART2_SRbits+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 185 :: 		
; ivt start address is: 0 (R0)
0x01D0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 197 :: 		
0x01D2	0x2804    CMP	R0, #4
0x01D4	0xD106    BNE	L_NVIC_IntEnable9
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 202 :: 		
0x01D6	0x4919    LDR	R1, [PC, #100]
0x01D8	0x6809    LDR	R1, [R1, #0]
0x01DA	0xF4413280  ORR	R2, R1, #65536
0x01DE	0x4917    LDR	R1, [PC, #92]
0x01E0	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 203 :: 		
0x01E2	0xE028    B	L_NVIC_IntEnable10
L_NVIC_IntEnable9:
;__Lib_System_101_102_103.c, 204 :: 		
; ivt start address is: 0 (R0)
0x01E4	0x2805    CMP	R0, #5
0x01E6	0xD106    BNE	L_NVIC_IntEnable11
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 209 :: 		
0x01E8	0x4914    LDR	R1, [PC, #80]
0x01EA	0x6809    LDR	R1, [R1, #0]
0x01EC	0xF4413200  ORR	R2, R1, #131072
0x01F0	0x4912    LDR	R1, [PC, #72]
0x01F2	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 210 :: 		
0x01F4	0xE01F    B	L_NVIC_IntEnable12
L_NVIC_IntEnable11:
;__Lib_System_101_102_103.c, 211 :: 		
; ivt start address is: 0 (R0)
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD106    BNE	L_NVIC_IntEnable13
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 216 :: 		
0x01FA	0x4910    LDR	R1, [PC, #64]
0x01FC	0x6809    LDR	R1, [R1, #0]
0x01FE	0xF4412280  ORR	R2, R1, #262144
0x0202	0x490E    LDR	R1, [PC, #56]
0x0204	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 217 :: 		
0x0206	0xE016    B	L_NVIC_IntEnable14
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 218 :: 		
; ivt start address is: 0 (R0)
0x0208	0x280F    CMP	R0, #15
0x020A	0xD106    BNE	L_NVIC_IntEnable15
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 223 :: 		
0x020C	0x490C    LDR	R1, [PC, #48]
0x020E	0x6809    LDR	R1, [R1, #0]
0x0210	0xF0410202  ORR	R2, R1, #2
0x0214	0x490A    LDR	R1, [PC, #40]
0x0216	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 224 :: 		
0x0218	0xE00D    B	L_NVIC_IntEnable16
L_NVIC_IntEnable15:
;__Lib_System_101_102_103.c, 225 :: 		
; ivt start address is: 0 (R0)
0x021A	0x2810    CMP	R0, #16
0x021C	0xD30B    BCC	L_NVIC_IntEnable17
;__Lib_System_101_102_103.c, 230 :: 		
0x021E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0222	0x0961    LSRS	R1, R4, #5
0x0224	0x008A    LSLS	R2, R1, #2
0x0226	0x4907    LDR	R1, [PC, #28]
0x0228	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 231 :: 		
0x022A	0xF004021F  AND	R2, R4, #31
0x022E	0xF04F0101  MOV	R1, #1
0x0232	0x4091    LSLS	R1, R2
0x0234	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 232 :: 		
L_NVIC_IntEnable17:
L_NVIC_IntEnable16:
L_NVIC_IntEnable14:
L_NVIC_IntEnable12:
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 233 :: 		
L_end_NVIC_IntEnable:
0x0236	0xB001    ADD	SP, SP, #4
0x0238	0x4770    BX	LR
0x023A	0xBF00    NOP
0x023C	0xED24E000  	SCB_SHCRS+0
0x0240	0xE010E000  	STK_CTRL+0
0x0244	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0194	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0196	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x019A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x019E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x01A2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x01A4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x01A8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x01AA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x01AC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x01AE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x01B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x01B6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x01B8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x01BC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x01BE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x01C0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x01C4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x01C8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0130	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0132	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0136	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x013A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x013E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0140	0xB001    ADD	SP, SP, #4
0x0142	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 368 :: 		
0x0398	0xB082    SUB	SP, SP, #8
0x039A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 371 :: 		
; ulRCC_CR start address is: 8 (R2)
0x039E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x03A0	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03A2	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 380 :: 		
0x03A4	0xF64B3080  MOVW	R0, #48000
0x03A8	0x4281    CMP	R1, R0
0x03AA	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 381 :: 		
0x03AC	0x4832    LDR	R0, [PC, #200]
0x03AE	0x6800    LDR	R0, [R0, #0]
0x03B0	0xF0400102  ORR	R1, R0, #2
0x03B4	0x4830    LDR	R0, [PC, #192]
0x03B6	0x6001    STR	R1, [R0, #0]
0x03B8	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03BA	0xF64550C0  MOVW	R0, #24000
0x03BE	0x4281    CMP	R1, R0
0x03C0	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 383 :: 		
0x03C2	0x482D    LDR	R0, [PC, #180]
0x03C4	0x6800    LDR	R0, [R0, #0]
0x03C6	0xF0400101  ORR	R1, R0, #1
0x03CA	0x482B    LDR	R0, [PC, #172]
0x03CC	0x6001    STR	R1, [R0, #0]
0x03CE	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 385 :: 		
0x03D0	0x4829    LDR	R0, [PC, #164]
0x03D2	0x6801    LDR	R1, [R0, #0]
0x03D4	0xF06F0007  MVN	R0, #7
0x03D8	0x4001    ANDS	R1, R0
0x03DA	0x4827    LDR	R0, [PC, #156]
0x03DC	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 387 :: 		
0x03DE	0xF7FFFEB1  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 389 :: 		
0x03E2	0x4826    LDR	R0, [PC, #152]
0x03E4	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 390 :: 		
0x03E6	0x4826    LDR	R0, [PC, #152]
0x03E8	0xEA020100  AND	R1, R2, R0, LSL #0
0x03EC	0x4825    LDR	R0, [PC, #148]
0x03EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 392 :: 		
0x03F0	0xF0020001  AND	R0, R2, #1
0x03F4	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03F6	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 393 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03F8	0x4822    LDR	R0, [PC, #136]
0x03FA	0x6800    LDR	R0, [R0, #0]
0x03FC	0xF0000002  AND	R0, R0, #2
0x0400	0x2800    CMP	R0, #0
0x0402	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 394 :: 		
0x0404	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 395 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0406	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 392 :: 		
0x0408	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 395 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 397 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x040A	0xF4023080  AND	R0, R2, #65536
0x040E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 398 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0410	0x481C    LDR	R0, [PC, #112]
0x0412	0x6800    LDR	R0, [R0, #0]
0x0414	0xF4003000  AND	R0, R0, #131072
0x0418	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 399 :: 		
0x041A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 400 :: 		
0x041C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x041E	0x460A    MOV	R2, R1
0x0420	0x9901    LDR	R1, [SP, #4]
0x0422	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 397 :: 		
0x0424	0x9101    STR	R1, [SP, #4]
0x0426	0x4611    MOV	R1, R2
0x0428	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 400 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 402 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x042A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x042E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 403 :: 		
0x0430	0x4814    LDR	R0, [PC, #80]
0x0432	0x6800    LDR	R0, [R0, #0]
0x0434	0xF0407180  ORR	R1, R0, #16777216
0x0438	0x4812    LDR	R0, [PC, #72]
0x043A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x043C	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x043E	0x4811    LDR	R0, [PC, #68]
0x0440	0x6800    LDR	R0, [R0, #0]
0x0442	0xF0007000  AND	R0, R0, #33554432
0x0446	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 405 :: 		
0x0448	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 406 :: 		
0x044A	0x460A    MOV	R2, R1
0x044C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 402 :: 		
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x044E	0x480B    LDR	R0, [PC, #44]
0x0450	0x6800    LDR	R0, [R0, #0]
0x0452	0xF000010C  AND	R1, R0, #12
0x0456	0x0090    LSLS	R0, R2, #2
0x0458	0xF000000C  AND	R0, R0, #12
0x045C	0x4281    CMP	R1, R0
0x045E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0460	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 412 :: 		
L_end_InitialSetUpRCCRCC2:
0x0462	0xF8DDE000  LDR	LR, [SP, #0]
0x0466	0xB002    ADD	SP, SP, #8
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x00810100  	#16777345
0x0470	0x00020010  	#1048578
0x0474	0x5DC00000  	#24000
0x0478	0x20004002  	FLASH_ACR+0
0x047C	0x10044002  	RCC_CFGR+0
0x0480	0xFFFF000F  	#1048575
0x0484	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 347 :: 		
0x0144	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 350 :: 		
0x0146	0x480F    LDR	R0, [PC, #60]
0x0148	0x6800    LDR	R0, [R0, #0]
0x014A	0xF0400101  ORR	R1, R0, #1
0x014E	0x480D    LDR	R0, [PC, #52]
0x0150	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 353 :: 		
0x0152	0x490D    LDR	R1, [PC, #52]
0x0154	0x480D    LDR	R0, [PC, #52]
0x0156	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 356 :: 		
0x0158	0x480A    LDR	R0, [PC, #40]
0x015A	0x6801    LDR	R1, [R0, #0]
0x015C	0x480C    LDR	R0, [PC, #48]
0x015E	0x4001    ANDS	R1, R0
0x0160	0x4808    LDR	R0, [PC, #32]
0x0162	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 359 :: 		
0x0164	0x4807    LDR	R0, [PC, #28]
0x0166	0x6801    LDR	R1, [R0, #0]
0x0168	0xF46F2080  MVN	R0, #262144
0x016C	0x4001    ANDS	R1, R0
0x016E	0x4805    LDR	R0, [PC, #20]
0x0170	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0172	0x4806    LDR	R0, [PC, #24]
0x0174	0x6801    LDR	R1, [R0, #0]
0x0176	0xF46F00FE  MVN	R0, #8323072
0x017A	0x4001    ANDS	R1, R0
0x017C	0x4803    LDR	R0, [PC, #12]
0x017E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
L_end_SystemClockSetDefault:
0x0180	0xB001    ADD	SP, SP, #4
0x0182	0x4770    BX	LR
0x0184	0x10004002  	RCC_CR+0
0x0188	0x0000F8FF  	#-117506048
0x018C	0x10044002  	RCC_CFGR+0
0x0190	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 414 :: 		
0x0268	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 415 :: 		
0x026A	0x4902    LDR	R1, [PC, #8]
0x026C	0x4802    LDR	R0, [PC, #8]
0x026E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
L_end_InitialSetUpFosc:
0x0270	0xB001    ADD	SP, SP, #4
0x0272	0x4770    BX	LR
0x0274	0x5DC00000  	#24000
0x0278	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0260	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0262	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0264	0xB001    ADD	SP, SP, #4
0x0266	0x4770    BX	LR
; end of ___GenExcept
0x0494	0xB500    PUSH	(R14)
0x0496	0xF8DFB010  LDR	R11, [PC, #16]
0x049A	0xF8DFA010  LDR	R10, [PC, #16]
0x049E	0xF7FFFE79  BL	404
0x04A2	0xBD00    POP	(R15)
0x04A4	0x4770    BX	LR
0x04A6	0xBF00    NOP
0x04A8	0x00002000  	#536870912
0x04AC	0x00082000  	#536870920
_recepcion:
;UFUSART2_INT.c, 49 :: 		void recepcion() iv IVT_INT_USART2 ics ICS_AUTO {
;UFUSART2_INT.c, 51 :: 		dato=USART2_DR;
0x0248	0x4803    LDR	R0, [PC, #12]
0x024A	0x6801    LDR	R1, [R0, #0]
0x024C	0x4803    LDR	R0, [PC, #12]
0x024E	0x7001    STRB	R1, [R0, #0]
;UFUSART2_INT.c, 52 :: 		USART2_DR=dato;
0x0250	0x7801    LDRB	R1, [R0, #0]
0x0252	0x4801    LDR	R0, [PC, #4]
0x0254	0x6001    STR	R1, [R0, #0]
;UFUSART2_INT.c, 53 :: 		}
L_end_recepcion:
0x0256	0x4770    BX	LR
0x0258	0x44044000  	USART2_DR+0
0x025C	0x00042000  	_dato+0
; end of _recepcion
;UFUSART2_INT.c,2 :: _msn [10]
0x0488	0x6C6F4820 ;_msn+0
0x048C	0x50432061 ;_msn+4
0x0490	0x0055 ;_msn+8
; end of _msn
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [20]    ___CC2DW
0x0144      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0194      [58]    ___FillZeros
0x01D0     [120]    _NVIC_IntEnable
0x0248      [24]    _recepcion
0x0260       [8]    ___GenExcept
0x0268      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x027C     [284]    _main
0x0398     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [1]    _dato
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0488      [10]    _msn
