From 7bb5edf3ca2270b1549d2d0e5c593f4a372f1b96 Mon Sep 17 00:00:00 2001
From: Joshua Riek <jjriek@verizon.net>
Date: Wed, 17 May 2023 20:48:34 -0400
Subject: [PATCH 4/8] arm64: dts: add opi5 device tree overlays

---
 arch/arm64/boot/dts/rockchip/overlay/Makefile |  27 +++++
 .../rockchip/overlay/orangepi-5-can1-m1.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-can2-m1.dts   |  14 +++
 .../dts/rockchip/overlay/orangepi-5-dmc.dts   |  12 +++
 .../rockchip/overlay/orangepi-5-i2c1-m2.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c1-m4.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c3-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c5-m3.dts   |  14 +++
 .../overlay/orangepi-5-ov13850-c1.dts         | 100 ++++++++++++++++++
 .../overlay/orangepi-5-ov13850-c2.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13850-c3.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13855-c1.dts         | 100 ++++++++++++++++++
 .../overlay/orangepi-5-ov13855-c2.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13855-c3.dts         |  94 ++++++++++++++++
 .../rockchip/overlay/orangepi-5-pwm0-m1.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm1-m1.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm1-m2.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm13-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm14-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm15-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm3-m0.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm3-m2.dts   |  13 +++
 .../overlay/orangepi-5-spi4-m0-cs1-spidev.dts |  23 ++++
 .../rockchip/overlay/orangepi-5-uart0-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart1-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart3-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart4-m0.dts  |  13 +++
 .../overlay/orangepi-5-wifi-ap6275p.dts       |  18 ++++
 28 files changed, 896 insertions(+)
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts

diff --git a/arch/arm64/boot/dts/rockchip/overlay/Makefile b/arch/arm64/boot/dts/rockchip/overlay/Makefile
index 64b3814ee280..a7e3aa4ae1a5 100644
--- a/arch/arm64/boot/dts/rockchip/overlay/Makefile
+++ b/arch/arm64/boot/dts/rockchip/overlay/Makefile
@@ -1,8 +1,35 @@
 # SPDX-License-Identifier: GPL-2.0
 dtbo-$(CONFIG_ARCH_ROCKCHIP) += \
+	orangepi-5-i2c1-m2.dtbo \
+	orangepi-5-i2c1-m4.dtbo \
+	orangepi-5-i2c3-m0.dtbo \
+	orangepi-5-i2c5-m3.dtbo \
+	orangepi-5-pwm0-m1.dtbo \
+	orangepi-5-pwm1-m1.dtbo \
+	orangepi-5-pwm1-m2.dtbo \
+	orangepi-5-pwm3-m0.dtbo \
+	orangepi-5-pwm3-m2.dtbo \
+	orangepi-5-pwm13-m2.dtbo \
+	orangepi-5-pwm14-m1.dtbo \
+	orangepi-5-pwm15-m2.dtbo \
+	orangepi-5-spi4-m0-cs1-spidev.dtbo \
+	orangepi-5-uart0-m2.dtbo \
+	orangepi-5-uart1-m1.dtbo \
+	orangepi-5-uart3-m0.dtbo \
+	orangepi-5-uart4-m0.dtbo \
+	orangepi-5-can1-m1.dtbo \
+	orangepi-5-can2-m1.dtbo \
 	orangepi-5-lcd1.dtbo \
 	orangepi-5-lcd2.dtbo \
+	orangepi-5-wifi-ap6275p.dtbo \
+	orangepi-5-ov13850-c1.dtbo \
+	orangepi-5-ov13850-c2.dtbo \
+	orangepi-5-ov13850-c3.dtbo \
+	orangepi-5-ov13855-c1.dtbo \
+	orangepi-5-ov13855-c2.dtbo \
+	orangepi-5-ov13855-c3.dtbo \
 	orangepi-5-sata.dtbo \
+	orangepi-5-dmc.dtbo \
 	rock-5a-hdmi-8k.dtbo \
 	rock-5a-i2c5-rtc-hym8563.dtbo \
 	rock-5a-radxa-camera-4k.dtbo \
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
new file mode 100644
index 000000000000..b470f1e0fff3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can1m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
new file mode 100644
index 000000000000..0756868744bf
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can2>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can2m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
new file mode 100644
index 000000000000..3d1a71fa9cd1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
@@ -0,0 +1,12 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&dmc>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
new file mode 100644
index 000000000000..5d8e3104f4dd
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c1m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
new file mode 100644
index 000000000000..e581359fe5a1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c1m4_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
new file mode 100644
index 000000000000..c9fb6b4e5cfc
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c3m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
new file mode 100644
index 000000000000..be0f852b74d4
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c5>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c5m3_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
new file mode 100644
index 000000000000..1e692504723e
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c-p1@c {
+				status = "okay";
+			};
+
+			ov13850-1@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
new file mode 100644
index 000000000000..353a39a05a09
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi0_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp0_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c-p2@c {
+				status = "okay";
+			};
+
+			ov13850-2@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+		
+		__overlay__ {
+		        status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
new file mode 100644
index 000000000000..b1b7ee841fe5
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi1_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds1_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp1_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c@c {
+				status = "okay";
+			};
+
+			ov13850@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkisp1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&isp1_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
new file mode 100644
index 000000000000..1275ce0ed64c
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714-p1@c {
+				status = "okay";
+			};
+
+			ov13855-1@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
new file mode 100644
index 000000000000..5822176874c9
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi0_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp0_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714-p2@c {
+				status = "okay";
+			};
+
+			ov13855-2@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+		        status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
new file mode 100644
index 000000000000..20d481772447
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi1_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds1_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp1_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714@c {
+				status = "okay";
+			};
+
+			ov13855@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkisp1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&isp1_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
new file mode 100644
index 000000000000..353162ec79ee
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm0m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
new file mode 100644
index 000000000000..e935135023ee
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm1m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
new file mode 100644
index 000000000000..155d0bd4138b
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm1m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
new file mode 100644
index 000000000000..0d9b225fff0d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm13>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm13m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
new file mode 100644
index 000000000000..30125ec18d7a
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm14>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm14m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
new file mode 100644
index 000000000000..c1b2aea10acb
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm15>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm15m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
new file mode 100644
index 000000000000..a6a9181ab596
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm3m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
new file mode 100644
index 000000000000..b70d2097ea32
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm3m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
new file mode 100644
index 000000000000..513502e3de1e
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
@@ -0,0 +1,23 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m0_cs1 &spi4m0_pins>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
new file mode 100644
index 000000000000..1d36d889dae2
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart0m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
new file mode 100644
index 000000000000..909f6058fd69
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart1m1_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
new file mode 100644
index 000000000000..c2e98cb61e75
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart3m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
new file mode 100644
index 000000000000..f470906641d6
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart4>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart4m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts
new file mode 100644
index 000000000000..7e18aedda2f3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts
@@ -0,0 +1,18 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&wireless_bluetooth>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&wireless_wlan>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
-- 
2.25.1

