Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 10 21:03:39 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.680       -6.760                     10                   63        0.108        0.000                      0                   63        1.146        0.000                       0                    53  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN     {0.000 10.000}       20.000          50.000          
  clk_mmcm_1  {0.000 5.333}        10.667          93.750          
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         7.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_mmcm_1        9.706        0.000                      0                    1        0.264        0.000                      0                    1        4.833        0.000                       0                     3  
  clk_mmcm_2        0.799        0.000                      0                   54        0.211        0.000                      0                   54        1.146        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_1    clk_mmcm_2         -0.680       -6.760                     10                   10        0.108        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        9.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.484ns (54.114%)  route 0.410ns (45.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 18.187 - 10.667 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585     8.246    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379     8.625 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.410     9.036    enable
    SLICE_X113Y34        LUT2 (Prop_lut2_I1_O)        0.105     9.141 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000     9.141    pwm_c_enable_i_1_n_0
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.426    18.187    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism              0.725    18.913    
                         clock uncertainty           -0.100    18.813    
    SLICE_X113Y34        FDRE (Setup_fdre_C_D)        0.033    18.846    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         18.846    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  9.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.188%)  route 0.170ns (47.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.170     3.078    enable
    SLICE_X113Y34        LUT2 (Prop_lut2_I1_O)        0.045     3.123 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000     3.123    pwm_c_enable_i_1_n_0
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.905     3.604    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism             -0.837     2.766    
    SLICE_X113Y34        FDRE (Hold_fdre_C_D)         0.092     2.858    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 5.333 }
Period(ns):         10.667
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.667      9.074      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.667      9.418      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X113Y34    pwm_c_enable_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.667      202.693    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y34    pwm_c_enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y34    pwm_c_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y34    pwm_c_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y34    pwm_c_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.183ns (37.249%)  route 1.993ns (62.751%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns = ( 11.517 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.379     8.558 r  costabgen/angle_reg_reg[2]/Q
                         net (fo=71, routed)          1.448    10.006    costabgen/angle_reg[2]
    SLICE_X110Y32        LUT6 (Prop_lut6_I1_O)        0.105    10.111 r  costabgen/cosine_value[2]_i_22/O
                         net (fo=1, routed)           0.000    10.111    costabgen/cosine_value[2]_i_22_n_0
    SLICE_X110Y32        MUXF7 (Prop_muxf7_I0_O)      0.178    10.289 r  costabgen/cosine_value_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    10.289    costabgen/cosine_value_reg[2]_i_10_n_0
    SLICE_X110Y32        MUXF8 (Prop_muxf8_I1_O)      0.079    10.368 r  costabgen/cosine_value_reg[2]_i_4/O
                         net (fo=1, routed)           0.545    10.913    costabgen/cosine_value_reg[2]_i_4_n_0
    SLICE_X109Y32        LUT6 (Prop_lut6_I0_O)        0.264    11.177 r  costabgen/cosine_value[2]_i_2/O
                         net (fo=1, routed)           0.000    11.177    costabgen/cosine_value[2]_i_2_n_0
    SLICE_X109Y32        MUXF7 (Prop_muxf7_I0_O)      0.178    11.355 r  costabgen/cosine_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.355    costabgen/cosine_value_reg[2]_i_1_n_0
    SLICE_X109Y32        FDRE                                         r  costabgen/cosine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.422    11.517    costabgen/CLK
    SLICE_X109Y32        FDRE                                         r  costabgen/cosine_value_reg[2]/C
                         clock pessimism              0.662    12.179    
                         clock uncertainty           -0.085    12.094    
    SLICE_X109Y32        FDRE (Setup_fdre_C_D)        0.060    12.154    costabgen/cosine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.549ns (48.875%)  route 1.620ns (51.125%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns = ( 11.457 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.433     8.612 f  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.812     9.424    angle_cos_reg__0[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.105     9.529 f  angle_cos[10]_i_4/O
                         net (fo=4, routed)           0.251     9.780    angle_cos[10]_i_4_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.105     9.885 r  angle_updown_i_3/O
                         net (fo=20, routed)          0.557    10.443    angle_updown_i_3_n_0
    SLICE_X104Y35        LUT4 (Prop_lut4_I2_O)        0.105    10.548 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    10.548    angle_cos[4]_i_8_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.992 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    angle_cos_reg[4]_i_1_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.092 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    angle_cos_reg[8]_i_1_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.349 r  angle_cos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.349    p_0_in[10]
    SLICE_X104Y37        FDRE                                         r  angle_cos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.362    11.457    clk_mmcm_2_BUFG
    SLICE_X104Y37        FDRE                                         r  angle_cos_reg[10]/C
                         clock pessimism              0.698    12.155    
                         clock uncertainty           -0.085    12.070    
    SLICE_X104Y37        FDRE (Setup_fdre_C_D)        0.101    12.171    angle_cos_reg[10]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.210ns (38.730%)  route 1.914ns (61.270%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 11.518 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.379     8.558 r  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.550    10.109    costabgen/angle_reg[4]
    SLICE_X110Y33        LUT6 (Prop_lut6_I1_O)        0.105    10.214 r  costabgen/cosine_value[1]_i_28/O
                         net (fo=1, routed)           0.000    10.214    costabgen/cosine_value[1]_i_28_n_0
    SLICE_X110Y33        MUXF7 (Prop_muxf7_I0_O)      0.199    10.413 r  costabgen/cosine_value_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.413    costabgen/cosine_value_reg[1]_i_13_n_0
    SLICE_X110Y33        MUXF8 (Prop_muxf8_I0_O)      0.085    10.498 r  costabgen/cosine_value_reg[1]_i_6/O
                         net (fo=1, routed)           0.364    10.861    costabgen/cosine_value_reg[1]_i_6_n_0
    SLICE_X106Y33        LUT6 (Prop_lut6_I3_O)        0.264    11.125 r  costabgen/cosine_value[1]_i_2/O
                         net (fo=1, routed)           0.000    11.125    costabgen/cosine_value[1]_i_2_n_0
    SLICE_X106Y33        MUXF7 (Prop_muxf7_I0_O)      0.178    11.303 r  costabgen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.303    costabgen/cosine_value_reg[1]_i_1_n_0
    SLICE_X106Y33        FDRE                                         r  costabgen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.423    11.518    costabgen/CLK
    SLICE_X106Y33        FDRE                                         r  costabgen/cosine_value_reg[1]/C
                         clock pessimism              0.662    12.180    
                         clock uncertainty           -0.085    12.095    
    SLICE_X106Y33        FDRE (Setup_fdre_C_D)        0.060    12.155    costabgen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.294ns (41.260%)  route 1.842ns (58.740%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 11.518 - 4.000 ) 
    Source Clock Delay      (SCD):    8.178ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.517     8.178    costabgen/CLK
    SLICE_X104Y34        FDRE                                         r  costabgen/angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y34        FDRE (Prop_fdre_C_Q)         0.433     8.611 r  costabgen/angle_reg_reg[0]/Q
                         net (fo=53, routed)          1.424    10.035    costabgen/angle_reg[0]
    SLICE_X110Y34        LUT6 (Prop_lut6_I1_O)        0.105    10.140 r  costabgen/cosine_value[0]_i_29/O
                         net (fo=1, routed)           0.000    10.140    costabgen/cosine_value[0]_i_29_n_0
    SLICE_X110Y34        MUXF7 (Prop_muxf7_I1_O)      0.206    10.346 r  costabgen/cosine_value_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    10.346    costabgen/cosine_value_reg[0]_i_14_n_0
    SLICE_X110Y34        MUXF8 (Prop_muxf8_I0_O)      0.085    10.431 r  costabgen/cosine_value_reg[0]_i_6/O
                         net (fo=1, routed)           0.419    10.849    costabgen/cosine_value_reg[0]_i_6_n_0
    SLICE_X108Y34        LUT6 (Prop_lut6_I3_O)        0.264    11.113 r  costabgen/cosine_value[0]_i_2/O
                         net (fo=1, routed)           0.000    11.113    costabgen/cosine_value[0]_i_2_n_0
    SLICE_X108Y34        MUXF7 (Prop_muxf7_I0_O)      0.201    11.314 r  costabgen/cosine_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.314    costabgen/cosine_value_reg[0]_i_1_n_0
    SLICE_X108Y34        FDRE                                         r  costabgen/cosine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.423    11.518    costabgen/CLK
    SLICE_X108Y34        FDRE                                         r  costabgen/cosine_value_reg[0]/C
                         clock pessimism              0.662    12.180    
                         clock uncertainty           -0.085    12.095    
    SLICE_X108Y34        FDRE (Setup_fdre_C_D)        0.104    12.199    costabgen/cosine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.470ns (47.568%)  route 1.620ns (52.432%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns = ( 11.457 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.433     8.612 f  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.812     9.424    angle_cos_reg__0[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.105     9.529 f  angle_cos[10]_i_4/O
                         net (fo=4, routed)           0.251     9.780    angle_cos[10]_i_4_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.105     9.885 r  angle_updown_i_3/O
                         net (fo=20, routed)          0.557    10.443    angle_updown_i_3_n_0
    SLICE_X104Y35        LUT4 (Prop_lut4_I2_O)        0.105    10.548 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    10.548    angle_cos[4]_i_8_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.992 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    angle_cos_reg[4]_i_1_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.092 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.092    angle_cos_reg[8]_i_1_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.270 r  angle_cos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.270    p_0_in[9]
    SLICE_X104Y37        FDRE                                         r  angle_cos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.362    11.457    clk_mmcm_2_BUFG
    SLICE_X104Y37        FDRE                                         r  angle_cos_reg[9]/C
                         clock pessimism              0.698    12.155    
                         clock uncertainty           -0.085    12.070    
    SLICE_X104Y37        FDRE (Setup_fdre_C_D)        0.101    12.171    angle_cos_reg[9]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 1.008ns (33.431%)  route 2.007ns (66.569%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 11.454 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.379     8.558 r  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          0.844     9.402    costabgen/angle_reg[4]
    SLICE_X104Y34        LUT6 (Prop_lut6_I0_O)        0.105     9.507 r  costabgen/cosine_value[3]_i_13/O
                         net (fo=1, routed)           0.675    10.183    costabgen/cosine_value[3]_i_13_n_0
    SLICE_X104Y33        LUT6 (Prop_lut6_I0_O)        0.105    10.288 r  costabgen/cosine_value[3]_i_7/O
                         net (fo=1, routed)           0.000    10.288    costabgen/cosine_value[3]_i_7_n_0
    SLICE_X104Y33        MUXF7 (Prop_muxf7_I1_O)      0.178    10.466 r  costabgen/cosine_value_reg[3]_i_3/O
                         net (fo=1, routed)           0.488    10.953    costabgen/cosine_value_reg[3]_i_3_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I3_O)        0.241    11.194 r  costabgen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    11.194    costabgen/cosine_value[3]_i_1_n_0
    SLICE_X105Y33        FDRE                                         r  costabgen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.359    11.454    costabgen/CLK
    SLICE_X105Y33        FDRE                                         r  costabgen/cosine_value_reg[3]/C
                         clock pessimism              0.698    12.152    
                         clock uncertainty           -0.085    12.067    
    SLICE_X105Y33        FDRE (Setup_fdre_C_D)        0.032    12.099    costabgen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.454ns (47.295%)  route 1.620ns (52.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 11.456 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.433     8.612 f  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.812     9.424    angle_cos_reg__0[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.105     9.529 f  angle_cos[10]_i_4/O
                         net (fo=4, routed)           0.251     9.780    angle_cos[10]_i_4_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.105     9.885 r  angle_updown_i_3/O
                         net (fo=20, routed)          0.557    10.443    angle_updown_i_3_n_0
    SLICE_X104Y35        LUT4 (Prop_lut4_I2_O)        0.105    10.548 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    10.548    angle_cos[4]_i_8_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.992 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    angle_cos_reg[4]_i_1_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.254 r  angle_cos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.254    p_0_in[8]
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.361    11.456    clk_mmcm_2_BUFG
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[8]/C
                         clock pessimism              0.698    12.154    
                         clock uncertainty           -0.085    12.069    
    SLICE_X104Y36        FDRE (Setup_fdre_C_D)        0.101    12.170    angle_cos_reg[8]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.449ns (47.210%)  route 1.620ns (52.790%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 11.456 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.433     8.612 f  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.812     9.424    angle_cos_reg__0[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.105     9.529 f  angle_cos[10]_i_4/O
                         net (fo=4, routed)           0.251     9.780    angle_cos[10]_i_4_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.105     9.885 r  angle_updown_i_3/O
                         net (fo=20, routed)          0.557    10.443    angle_updown_i_3_n_0
    SLICE_X104Y35        LUT4 (Prop_lut4_I2_O)        0.105    10.548 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    10.548    angle_cos[4]_i_8_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.992 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    angle_cos_reg[4]_i_1_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.249 r  angle_cos_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.249    p_0_in[6]
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.361    11.456    clk_mmcm_2_BUFG
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[6]/C
                         clock pessimism              0.698    12.154    
                         clock uncertainty           -0.085    12.069    
    SLICE_X104Y36        FDRE (Setup_fdre_C_D)        0.101    12.170    angle_cos_reg[6]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.975ns (32.204%)  route 2.053ns (67.796%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 11.523 - 4.000 ) 
    Source Clock Delay      (SCD):    8.247ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.586     8.247    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDRE (Prop_fdre_C_Q)         0.433     8.680 r  centered_pwm_1channel/counter_reg[5]/Q
                         net (fo=11, routed)          1.310     9.990    centered_pwm_1channel/counter_reg__0[5]
    SLICE_X109Y36        LUT4 (Prop_lut4_I2_O)        0.105    10.095 r  centered_pwm_1channel/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000    10.095    centered_pwm_1channel/ltOp_carry_i_6_n_0
    SLICE_X109Y36        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.427 f  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.743    11.170    centered_pwm_1channel/ltOp
    SLICE_X112Y36        LUT3 (Prop_lut3_I1_O)        0.105    11.275 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    11.275    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.428    11.523    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.699    12.222    
                         clock uncertainty           -0.085    12.137    
    SLICE_X112Y36        FDRE (Setup_fdre_C_D)        0.076    12.213    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.391ns (46.193%)  route 1.620ns (53.807%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 11.456 - 4.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.518     8.179    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.433     8.612 f  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.812     9.424    angle_cos_reg__0[2]
    SLICE_X105Y35        LUT6 (Prop_lut6_I1_O)        0.105     9.529 f  angle_cos[10]_i_4/O
                         net (fo=4, routed)           0.251     9.780    angle_cos[10]_i_4_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.105     9.885 r  angle_updown_i_3/O
                         net (fo=20, routed)          0.557    10.443    angle_updown_i_3_n_0
    SLICE_X104Y35        LUT4 (Prop_lut4_I2_O)        0.105    10.548 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    10.548    angle_cos[4]_i_8_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.992 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    angle_cos_reg[4]_i_1_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.191 r  angle_cos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.191    p_0_in[7]
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.361    11.456    clk_mmcm_2_BUFG
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[7]/C
                         clock pessimism              0.698    12.154    
                         clock uncertainty           -0.085    12.069    
    SLICE_X104Y36        FDRE (Setup_fdre_C_D)        0.101    12.170    angle_cos_reg[7]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 angle_cos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.318%)  route 0.132ns (44.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.608     2.738    clk_mmcm_2_BUFG
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.164     2.902 r  angle_cos_reg[5]/Q
                         net (fo=5, routed)           0.132     3.035    costabgen/angle_reg_reg[10]_0[5]
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.877     3.576    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[5]/C
                         clock pessimism             -0.822     2.753    
    SLICE_X105Y35        FDRE (Hold_fdre_C_D)         0.070     2.823    costabgen/angle_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.674%)  route 0.136ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.608     2.738    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.164     2.902 r  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.136     3.038    costabgen/angle_reg_reg[10]_0[2]
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.877     3.576    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[2]/C
                         clock pessimism             -0.824     2.751    
    SLICE_X105Y35        FDRE (Hold_fdre_C_D)         0.070     2.821    costabgen/angle_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.894%)  route 0.096ns (28.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.636     2.766    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDRE (Prop_fdre_C_Q)         0.148     2.914 r  centered_pwm_1channel/counter_reg[4]/Q
                         net (fo=9, routed)           0.096     3.011    centered_pwm_1channel/counter_reg__0[4]
    SLICE_X112Y35        LUT6 (Prop_lut6_I1_O)        0.098     3.109 r  centered_pwm_1channel/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.109    centered_pwm_1channel/counter[6]
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.838     2.766    
    SLICE_X112Y35        FDRE (Hold_fdre_C_D)         0.120     2.886    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.085%)  route 0.145ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.608     2.738    clk_mmcm_2_BUFG
    SLICE_X104Y36        FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y36        FDRE (Prop_fdre_C_Q)         0.164     2.902 r  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.145     3.047    costabgen/angle_reg_reg[10]_0[8]
    SLICE_X105Y34        FDRE                                         r  costabgen/angle_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.876     3.575    costabgen/CLK
    SLICE_X105Y34        FDRE                                         r  costabgen/angle_reg_reg[8]/C
                         clock pessimism             -0.822     2.752    
    SLICE_X105Y34        FDRE (Hold_fdre_C_D)         0.072     2.824    costabgen/angle_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.246ns (69.378%)  route 0.109ns (30.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.636     2.766    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDRE (Prop_fdre_C_Q)         0.148     2.914 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=11, routed)          0.109     3.023    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X112Y35        LUT6 (Prop_lut6_I4_O)        0.098     3.121 r  centered_pwm_1channel/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.121    centered_pwm_1channel/counter[3]
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.838     2.766    
    SLICE_X112Y35        FDRE (Hold_fdre_C_D)         0.121     2.887    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_updown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.796%)  route 0.166ns (44.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.636     2.766    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y36        FDRE (Prop_fdre_C_Q)         0.164     2.930 r  centered_pwm_1channel/counter_updown_reg/Q
                         net (fo=5, routed)           0.166     3.096    centered_pwm_1channel/counter_updown_reg_n_0
    SLICE_X112Y35        LUT6 (Prop_lut6_I3_O)        0.045     3.141 r  centered_pwm_1channel/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.141    centered_pwm_1channel/counter[5]_i_1_n_0
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.823     2.781    
    SLICE_X112Y35        FDRE (Hold_fdre_C_D)         0.121     2.902    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm_channels_delayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.952%)  route 0.178ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.636     2.766    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y36        FDRE (Prop_fdre_C_Q)         0.164     2.930 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.178     3.108    pwm_i
    SLICE_X113Y39        FDRE                                         r  pwm_channels_delayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.909     3.608    clk_mmcm_2_BUFG
    SLICE_X113Y39        FDRE                                         r  pwm_channels_delayed_reg[1]/C
                         clock pessimism             -0.823     2.784    
    SLICE_X113Y39        FDRE (Hold_fdre_C_D)         0.070     2.854    pwm_channels_delayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 angle_cos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.609     2.739    clk_mmcm_2_BUFG
    SLICE_X105Y37        FDRE                                         r  angle_cos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDRE (Prop_fdre_C_Q)         0.141     2.880 f  angle_cos_reg[0]/Q
                         net (fo=7, routed)           0.167     3.048    angle_cos_reg__0[0]
    SLICE_X105Y37        LUT1 (Prop_lut1_I0_O)        0.045     3.093 r  angle_cos[0]_i_1/O
                         net (fo=1, routed)           0.000     3.093    p_0_in[0]
    SLICE_X105Y37        FDRE                                         r  angle_cos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.878     3.577    clk_mmcm_2_BUFG
    SLICE_X105Y37        FDRE                                         r  angle_cos_reg[0]/C
                         clock pessimism             -0.837     2.739    
    SLICE_X105Y37        FDRE (Hold_fdre_C_D)         0.091     2.830    angle_cos_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 angle_cos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.654%)  route 0.188ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.608     2.738    clk_mmcm_2_BUFG
    SLICE_X104Y35        FDRE                                         r  angle_cos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.164     2.902 r  angle_cos_reg[4]/Q
                         net (fo=3, routed)           0.188     3.090    costabgen/angle_reg_reg[10]_0[4]
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.877     3.576    costabgen/CLK
    SLICE_X105Y35        FDRE                                         r  costabgen/angle_reg_reg[4]/C
                         clock pessimism             -0.824     2.751    
    SLICE_X105Y35        FDRE (Hold_fdre_C_D)         0.066     2.817    costabgen/angle_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.636     2.766    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDRE (Prop_fdre_C_Q)         0.164     2.930 r  centered_pwm_1channel/counter_reg[6]/Q
                         net (fo=10, routed)          0.185     3.115    centered_pwm_1channel/counter_reg__0[6]
    SLICE_X112Y35        LUT6 (Prop_lut6_I0_O)        0.045     3.160 r  centered_pwm_1channel/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.160    centered_pwm_1channel/counter[1]
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.838     2.766    
    SLICE_X112Y35        FDRE (Hold_fdre_C_D)         0.121     2.887    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y37    angle_cos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y35    angle_cos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y35    angle_cos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y35    angle_cos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y35    angle_cos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y36    angle_cos_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y36    angle_cos_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y36    angle_cos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y39    delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y39    delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y37    angle_cos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y36    angle_cos_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y36    angle_cos_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y36    angle_cos_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y36    angle_cos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y37    angle_cos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y36    angle_updown_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y36    costabgen/angle_reg_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y39    delay_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y39    delay_reg[4]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y35    angle_cos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y35    angle_cos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y35    angle_cos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y35    angle_cos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y35    centered_pwm_1channel/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y35    centered_pwm_1channel/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y35    centered_pwm_1channel/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X112Y35    centered_pwm_1channel/pwm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :           10  Failing Endpoints,  Worst Slack       -0.680ns,  Total Violation       -6.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.980%)  route 1.078ns (69.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 19.523 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.078    20.370    centered_pwm_1channel/enable
    SLICE_X112Y36        LUT3 (Prop_lut3_I2_O)        0.105    20.475 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    20.475    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.428    19.523    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.939    
                         clock uncertainty           -0.220    19.719    
    SLICE_X112Y36        FDRE (Setup_fdre_C_D)        0.076    19.795    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                         -20.475    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.557ns  (logic 0.484ns (31.080%)  route 1.073ns (68.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 19.523 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.073    20.365    centered_pwm_1channel/enable
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.105    20.470 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    20.470    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.428    19.523    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.416    19.939    
                         clock uncertainty           -0.220    19.719    
    SLICE_X112Y36        FDRE (Setup_fdre_C_D)        0.074    19.793    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                         -20.470    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.344ns  (logic 0.379ns (28.193%)  route 0.965ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 19.522 - 12.000 ) 
    Source Clock Delay      (SCD):    8.246ns = ( 18.913 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.585    18.913    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.379    19.292 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.965    20.257    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.427    19.522    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.938    
                         clock uncertainty           -0.220    19.718    
    SLICE_X112Y35        FDRE (Setup_fdre_C_CE)      -0.136    19.582    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                         -20.257    
  -------------------------------------------------------------------
                         slack                                 -0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.178%)  route 0.583ns (75.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.583     3.491    centered_pwm_1channel/enable
    SLICE_X112Y36        LUT6 (Prop_lut6_I0_O)        0.045     3.536 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     3.536    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y36        FDRE (Hold_fdre_C_D)         0.121     3.428    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.746%)  route 0.597ns (76.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.597     3.505    centered_pwm_1channel/enable
    SLICE_X112Y36        LUT3 (Prop_lut3_I2_O)        0.045     3.550 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.550    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y36        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y36        FDRE (Hold_fdre_C_D)         0.121     3.428    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.757%)  route 0.538ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.636     2.766    clk_mmcm_1_BUFG
    SLICE_X113Y34        FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDRE (Prop_fdre_C_Q)         0.141     2.907 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.538     3.446    centered_pwm_1channel/enable
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.906     3.605    centered_pwm_1channel/CLK
    SLICE_X112Y35        FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.087    
                         clock uncertainty            0.220     3.307    
    SLICE_X112Y35        FDRE (Hold_fdre_C_CE)       -0.016     3.291    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.155    





