* Z:\mnt\design.r\spice\examples\1110-5.asc
V1 IN 0 1.5
C2 OUT 0 15µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 47µ Rser=0.02 Rpar=5000
? Missing component
Rload OUT 0 300
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1110.sub
.backanno
.end
