// Seed: 4046161548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  supply1 id_8 = 1 == 1'b0;
  supply0 id_9 = 1;
  supply1 id_10 = 1'b0;
  assign id_9 = 1;
endmodule
module module_1 (
    input  uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  tri id_4 = id_0;
  id_5(
      .id_0(1), .id_1(1), .id_2(1), .id_3(), .id_4(1), .id_5(1), .id_6(), .id_7(1 == id_4)
  );
  uwire id_6 = id_0;
  wor   id_7 = id_4;
  wire id_8, id_9, id_10, id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10
  );
endmodule
