
ecgen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003938  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000008bc  20400000  00403938  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000008bc  204008bc  004041f4  000108bc  2**2
                  ALLOC
  3 .stack        00002000  20401178  00404ab0  000108bc  2**0
                  ALLOC
  4 .heap         00000200  20403178  00406ab0  000108bc  2**0
                  ALLOC
  5 .ARM.attributes 00000033  00000000  00000000  000108bc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ef  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a682  00000000  00000000  0001094a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001674  00000000  00000000  0001afcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006bd4  00000000  00000000  0001c640  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b50  00000000  00000000  00023214  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a80  00000000  00000000  00023d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001cea0  00000000  00000000  000247e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000093b0  00000000  00000000  00041684  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008a4d6  00000000  00000000  0004aa34  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003a08  00000000  00000000  000d4f0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403178 	.word	0x20403178
  400004:	00401075 	.word	0x00401075
  400008:	004010f9 	.word	0x004010f9
  40000c:	004010f9 	.word	0x004010f9
  400010:	004010f9 	.word	0x004010f9
  400014:	004010f9 	.word	0x004010f9
  400018:	004010f9 	.word	0x004010f9
	...
  40002c:	004010f9 	.word	0x004010f9
  400030:	004010f9 	.word	0x004010f9
  400034:	00000000 	.word	0x00000000
  400038:	004010f9 	.word	0x004010f9
  40003c:	00401921 	.word	0x00401921
  400040:	004010f9 	.word	0x004010f9
  400044:	004010f9 	.word	0x004010f9
  400048:	004010f9 	.word	0x004010f9
  40004c:	004010f9 	.word	0x004010f9
  400050:	004010f9 	.word	0x004010f9
  400054:	004010f9 	.word	0x004010f9
  400058:	004010f9 	.word	0x004010f9
  40005c:	004010f9 	.word	0x004010f9
  400060:	004010f9 	.word	0x004010f9
  400064:	00000000 	.word	0x00000000
  400068:	00400a11 	.word	0x00400a11
  40006c:	00400a29 	.word	0x00400a29
  400070:	00400a41 	.word	0x00400a41
  400074:	00401949 	.word	0x00401949
  400078:	004010f9 	.word	0x004010f9
  40007c:	004010f9 	.word	0x004010f9
  400080:	00400a59 	.word	0x00400a59
  400084:	00400a71 	.word	0x00400a71
  400088:	004010f9 	.word	0x004010f9
  40008c:	004010f9 	.word	0x004010f9
  400090:	004010f9 	.word	0x004010f9
  400094:	004010f9 	.word	0x004010f9
  400098:	004010f9 	.word	0x004010f9
  40009c:	004010f9 	.word	0x004010f9
  4000a0:	004010f9 	.word	0x004010f9
  4000a4:	004010f9 	.word	0x004010f9
  4000a8:	004010f9 	.word	0x004010f9
  4000ac:	004010f9 	.word	0x004010f9
  4000b0:	004010f9 	.word	0x004010f9
  4000b4:	004010f9 	.word	0x004010f9
  4000b8:	004010f9 	.word	0x004010f9
  4000bc:	004010f9 	.word	0x004010f9
  4000c0:	004010f9 	.word	0x004010f9
  4000c4:	004010f9 	.word	0x004010f9
  4000c8:	004010f9 	.word	0x004010f9
  4000cc:	004010f9 	.word	0x004010f9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004010f9 	.word	0x004010f9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004010f9 	.word	0x004010f9
  4000e0:	004010f9 	.word	0x004010f9
  4000e4:	004010f9 	.word	0x004010f9
  4000e8:	004010f9 	.word	0x004010f9
  4000ec:	004010f9 	.word	0x004010f9
  4000f0:	004010f9 	.word	0x004010f9
  4000f4:	004010f9 	.word	0x004010f9
  4000f8:	004010f9 	.word	0x004010f9
  4000fc:	004010f9 	.word	0x004010f9
  400100:	004010f9 	.word	0x004010f9
  400104:	004010f9 	.word	0x004010f9
  400108:	004010f9 	.word	0x004010f9
  40010c:	004010f9 	.word	0x004010f9
  400110:	004010f9 	.word	0x004010f9
	...
  400120:	004010f9 	.word	0x004010f9
  400124:	004010f9 	.word	0x004010f9
  400128:	004010f9 	.word	0x004010f9
  40012c:	004010f9 	.word	0x004010f9
  400130:	004010f9 	.word	0x004010f9
  400134:	00000000 	.word	0x00000000
  400138:	004010f9 	.word	0x004010f9
  40013c:	004010f9 	.word	0x004010f9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008bc 	.word	0x204008bc
  40015c:	00000000 	.word	0x00000000
  400160:	00403938 	.word	0x00403938

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	00403938 	.word	0x00403938
  400190:	204008c0 	.word	0x204008c0
  400194:	00403938 	.word	0x00403938
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d830      	bhi.n	40020c <osc_enable+0x70>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b10      	ldr	r3, [pc, #64]	; (400214 <osc_enable+0x78>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e019      	b.n	40020c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0e      	ldr	r3, [pc, #56]	; (400214 <osc_enable+0x78>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e015      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e011      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0b      	ldr	r3, [pc, #44]	; (400218 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00d      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b09      	ldr	r3, [pc, #36]	; (400218 <osc_enable+0x7c>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e009      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	2000      	movs	r0, #0
  4001fa:	213e      	movs	r1, #62	; 0x3e
  4001fc:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_enable+0x80>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e004      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	2001      	movs	r0, #1
  400204:	213e      	movs	r1, #62	; 0x3e
  400206:	4b05      	ldr	r3, [pc, #20]	; (40021c <osc_enable+0x80>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	bf00      	nop
	}
}
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400b0d 	.word	0x00400b0d
  400218:	00400b79 	.word	0x00400b79
  40021c:	00400be9 	.word	0x00400be9

00400220 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400220:	b580      	push	{r7, lr}
  400222:	b082      	sub	sp, #8
  400224:	af00      	add	r7, sp, #0
  400226:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400228:	687b      	ldr	r3, [r7, #4]
  40022a:	2b07      	cmp	r3, #7
  40022c:	d826      	bhi.n	40027c <osc_is_ready+0x5c>
  40022e:	a201      	add	r2, pc, #4	; (adr r2, 400234 <osc_is_ready+0x14>)
  400230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400234:	00400255 	.word	0x00400255
  400238:	00400259 	.word	0x00400259
  40023c:	00400259 	.word	0x00400259
  400240:	0040026b 	.word	0x0040026b
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026b 	.word	0x0040026b
  40024c:	0040026b 	.word	0x0040026b
  400250:	0040026b 	.word	0x0040026b
	case OSC_SLCK_32K_RC:
		return 1;
  400254:	2301      	movs	r3, #1
  400256:	e012      	b.n	40027e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400258:	4b0b      	ldr	r3, [pc, #44]	; (400288 <osc_is_ready+0x68>)
  40025a:	4798      	blx	r3
  40025c:	4603      	mov	r3, r0
  40025e:	2b00      	cmp	r3, #0
  400260:	bf14      	ite	ne
  400262:	2301      	movne	r3, #1
  400264:	2300      	moveq	r3, #0
  400266:	b2db      	uxtb	r3, r3
  400268:	e009      	b.n	40027e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_is_ready+0x6c>)
  40026c:	4798      	blx	r3
  40026e:	4603      	mov	r3, r0
  400270:	2b00      	cmp	r3, #0
  400272:	bf14      	ite	ne
  400274:	2301      	movne	r3, #1
  400276:	2300      	moveq	r3, #0
  400278:	b2db      	uxtb	r3, r3
  40027a:	e000      	b.n	40027e <osc_is_ready+0x5e>
	}

	return 0;
  40027c:	2300      	movs	r3, #0
}
  40027e:	4618      	mov	r0, r3
  400280:	3708      	adds	r7, #8
  400282:	46bd      	mov	sp, r7
  400284:	bd80      	pop	{r7, pc}
  400286:	bf00      	nop
  400288:	00400b45 	.word	0x00400b45
  40028c:	00400c61 	.word	0x00400c61

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	00400221 	.word	0x00400221

004002bc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4002bc:	b480      	push	{r7}
  4002be:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_4M_RC) {
		return OSC_MAINCK_4M_RC_HZ;
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_8M_RC) {
		return OSC_MAINCK_8M_RC_HZ;
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) {
		return OSC_MAINCK_12M_RC_HZ;
  4002c0:	4b02      	ldr	r3, [pc, #8]	; (4002cc <sysclk_get_main_hz+0x10>)
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4002c2:	4618      	mov	r0, r3
  4002c4:	46bd      	mov	sp, r7
  4002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002ca:	4770      	bx	lr
  4002cc:	00b71b00 	.word	0x00b71b00

004002d0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4002d4:	4b02      	ldr	r3, [pc, #8]	; (4002e0 <sysclk_get_cpu_hz+0x10>)
  4002d6:	4798      	blx	r3
  4002d8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4002da:	4618      	mov	r0, r3
  4002dc:	bd80      	pop	{r7, pc}
  4002de:	bf00      	nop
  4002e0:	004002bd 	.word	0x004002bd

004002e4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4002e4:	b580      	push	{r7, lr}
  4002e6:	b082      	sub	sp, #8
  4002e8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4002ea:	480b      	ldr	r0, [pc, #44]	; (400318 <sysclk_init+0x34>)
  4002ec:	4b0b      	ldr	r3, [pc, #44]	; (40031c <sysclk_init+0x38>)
  4002ee:	4798      	blx	r3
		osc_wait_ready(OSC_MAINCK_8M_RC);
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) {
		osc_enable(OSC_MAINCK_12M_RC);
  4002f0:	2005      	movs	r0, #5
  4002f2:	4b0b      	ldr	r3, [pc, #44]	; (400320 <sysclk_init+0x3c>)
  4002f4:	4798      	blx	r3
		osc_wait_ready(OSC_MAINCK_12M_RC);
  4002f6:	2005      	movs	r0, #5
  4002f8:	4b0a      	ldr	r3, [pc, #40]	; (400324 <sysclk_init+0x40>)
  4002fa:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
  4002fc:	2000      	movs	r0, #0
  4002fe:	4b0a      	ldr	r3, [pc, #40]	; (400328 <sysclk_init+0x44>)
  400300:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400302:	4b0a      	ldr	r3, [pc, #40]	; (40032c <sysclk_init+0x48>)
  400304:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400306:	4b0a      	ldr	r3, [pc, #40]	; (400330 <sysclk_init+0x4c>)
  400308:	4798      	blx	r3
  40030a:	4603      	mov	r3, r0
  40030c:	4618      	mov	r0, r3
  40030e:	4b03      	ldr	r3, [pc, #12]	; (40031c <sysclk_init+0x38>)
  400310:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400312:	3708      	adds	r7, #8
  400314:	46bd      	mov	sp, r7
  400316:	bd80      	pop	{r7, pc}
  400318:	11e1a300 	.word	0x11e1a300
  40031c:	00401269 	.word	0x00401269
  400320:	0040019d 	.word	0x0040019d
  400324:	00400291 	.word	0x00400291
  400328:	00400a89 	.word	0x00400a89
  40032c:	00401101 	.word	0x00401101
  400330:	004002d1 	.word	0x004002d1

00400334 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	60b9      	str	r1, [r7, #8]
  40033e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400340:	2300      	movs	r3, #0
  400342:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400344:	68fb      	ldr	r3, [r7, #12]
  400346:	2b00      	cmp	r3, #0
  400348:	d002      	beq.n	400350 <_read+0x1c>
		return -1;
  40034a:	f04f 33ff 	mov.w	r3, #4294967295
  40034e:	e014      	b.n	40037a <_read+0x46>
	}

	for (; len > 0; --len) {
  400350:	e00f      	b.n	400372 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  400352:	4b0c      	ldr	r3, [pc, #48]	; (400384 <_read+0x50>)
  400354:	681b      	ldr	r3, [r3, #0]
  400356:	4a0c      	ldr	r2, [pc, #48]	; (400388 <_read+0x54>)
  400358:	6812      	ldr	r2, [r2, #0]
  40035a:	4610      	mov	r0, r2
  40035c:	68b9      	ldr	r1, [r7, #8]
  40035e:	4798      	blx	r3
		ptr++;
  400360:	68bb      	ldr	r3, [r7, #8]
  400362:	3301      	adds	r3, #1
  400364:	60bb      	str	r3, [r7, #8]
		nChars++;
  400366:	697b      	ldr	r3, [r7, #20]
  400368:	3301      	adds	r3, #1
  40036a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40036c:	687b      	ldr	r3, [r7, #4]
  40036e:	3b01      	subs	r3, #1
  400370:	607b      	str	r3, [r7, #4]
  400372:	687b      	ldr	r3, [r7, #4]
  400374:	2b00      	cmp	r3, #0
  400376:	dcec      	bgt.n	400352 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400378:	697b      	ldr	r3, [r7, #20]
}
  40037a:	4618      	mov	r0, r3
  40037c:	3718      	adds	r7, #24
  40037e:	46bd      	mov	sp, r7
  400380:	bd80      	pop	{r7, pc}
  400382:	bf00      	nop
  400384:	20400990 	.word	0x20400990
  400388:	20400998 	.word	0x20400998

0040038c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40038c:	b580      	push	{r7, lr}
  40038e:	b086      	sub	sp, #24
  400390:	af00      	add	r7, sp, #0
  400392:	60f8      	str	r0, [r7, #12]
  400394:	60b9      	str	r1, [r7, #8]
  400396:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400398:	2300      	movs	r3, #0
  40039a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40039c:	68fb      	ldr	r3, [r7, #12]
  40039e:	2b01      	cmp	r3, #1
  4003a0:	d008      	beq.n	4003b4 <_write+0x28>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	2b02      	cmp	r3, #2
  4003a6:	d005      	beq.n	4003b4 <_write+0x28>
  4003a8:	68fb      	ldr	r3, [r7, #12]
  4003aa:	2b03      	cmp	r3, #3
  4003ac:	d002      	beq.n	4003b4 <_write+0x28>
		return -1;
  4003ae:	f04f 33ff 	mov.w	r3, #4294967295
  4003b2:	e01a      	b.n	4003ea <_write+0x5e>
	}

	for (; len != 0; --len) {
  4003b4:	e015      	b.n	4003e2 <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003b6:	4b0f      	ldr	r3, [pc, #60]	; (4003f4 <_write+0x68>)
  4003b8:	681a      	ldr	r2, [r3, #0]
  4003ba:	4b0f      	ldr	r3, [pc, #60]	; (4003f8 <_write+0x6c>)
  4003bc:	6818      	ldr	r0, [r3, #0]
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	1c59      	adds	r1, r3, #1
  4003c2:	60b9      	str	r1, [r7, #8]
  4003c4:	781b      	ldrb	r3, [r3, #0]
  4003c6:	4619      	mov	r1, r3
  4003c8:	4790      	blx	r2
  4003ca:	4603      	mov	r3, r0
  4003cc:	2b00      	cmp	r3, #0
  4003ce:	da02      	bge.n	4003d6 <_write+0x4a>
			return -1;
  4003d0:	f04f 33ff 	mov.w	r3, #4294967295
  4003d4:	e009      	b.n	4003ea <_write+0x5e>
		}
		++nChars;
  4003d6:	697b      	ldr	r3, [r7, #20]
  4003d8:	3301      	adds	r3, #1
  4003da:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003dc:	687b      	ldr	r3, [r7, #4]
  4003de:	3b01      	subs	r3, #1
  4003e0:	607b      	str	r3, [r7, #4]
  4003e2:	687b      	ldr	r3, [r7, #4]
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	d1e6      	bne.n	4003b6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4003e8:	697b      	ldr	r3, [r7, #20]
}
  4003ea:	4618      	mov	r0, r3
  4003ec:	3718      	adds	r7, #24
  4003ee:	46bd      	mov	sp, r7
  4003f0:	bd80      	pop	{r7, pc}
  4003f2:	bf00      	nop
  4003f4:	20400994 	.word	0x20400994
  4003f8:	20400998 	.word	0x20400998

004003fc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003fc:	b580      	push	{r7, lr}
  4003fe:	b082      	sub	sp, #8
  400400:	af00      	add	r7, sp, #0
  400402:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400404:	6878      	ldr	r0, [r7, #4]
  400406:	4b02      	ldr	r3, [pc, #8]	; (400410 <sysclk_enable_peripheral_clock+0x14>)
  400408:	4798      	blx	r3
}
  40040a:	3708      	adds	r7, #8
  40040c:	46bd      	mov	sp, r7
  40040e:	bd80      	pop	{r7, pc}
  400410:	00400c7d 	.word	0x00400c7d

00400414 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400414:	b580      	push	{r7, lr}
  400416:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400418:	200a      	movs	r0, #10
  40041a:	4b07      	ldr	r3, [pc, #28]	; (400438 <ioport_init+0x24>)
  40041c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40041e:	200b      	movs	r0, #11
  400420:	4b05      	ldr	r3, [pc, #20]	; (400438 <ioport_init+0x24>)
  400422:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400424:	200c      	movs	r0, #12
  400426:	4b04      	ldr	r3, [pc, #16]	; (400438 <ioport_init+0x24>)
  400428:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  40042a:	2010      	movs	r0, #16
  40042c:	4b02      	ldr	r3, [pc, #8]	; (400438 <ioport_init+0x24>)
  40042e:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400430:	2011      	movs	r0, #17
  400432:	4b01      	ldr	r3, [pc, #4]	; (400438 <ioport_init+0x24>)
  400434:	4798      	blx	r3
	arch_ioport_init();
}
  400436:	bd80      	pop	{r7, pc}
  400438:	004003fd 	.word	0x004003fd

0040043c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40043c:	b480      	push	{r7}
  40043e:	b089      	sub	sp, #36	; 0x24
  400440:	af00      	add	r7, sp, #0
  400442:	6078      	str	r0, [r7, #4]
  400444:	687b      	ldr	r3, [r7, #4]
  400446:	61fb      	str	r3, [r7, #28]
  400448:	69fb      	ldr	r3, [r7, #28]
  40044a:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40044c:	69bb      	ldr	r3, [r7, #24]
  40044e:	095a      	lsrs	r2, r3, #5
  400450:	69fb      	ldr	r3, [r7, #28]
  400452:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400454:	697b      	ldr	r3, [r7, #20]
  400456:	f003 031f 	and.w	r3, r3, #31
  40045a:	2101      	movs	r1, #1
  40045c:	fa01 f303 	lsl.w	r3, r1, r3
  400460:	613a      	str	r2, [r7, #16]
  400462:	60fb      	str	r3, [r7, #12]
  400464:	693b      	ldr	r3, [r7, #16]
  400466:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400468:	68ba      	ldr	r2, [r7, #8]
  40046a:	4b05      	ldr	r3, [pc, #20]	; (400480 <ioport_disable_pin+0x44>)
  40046c:	4413      	add	r3, r2
  40046e:	025b      	lsls	r3, r3, #9
  400470:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400472:	68fb      	ldr	r3, [r7, #12]
  400474:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400476:	3724      	adds	r7, #36	; 0x24
  400478:	46bd      	mov	sp, r7
  40047a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40047e:	4770      	bx	lr
  400480:	00200707 	.word	0x00200707

00400484 <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  400484:	b480      	push	{r7}
  400486:	b087      	sub	sp, #28
  400488:	af00      	add	r7, sp, #0
  40048a:	6078      	str	r0, [r7, #4]
  40048c:	6039      	str	r1, [r7, #0]
  40048e:	687b      	ldr	r3, [r7, #4]
  400490:	617b      	str	r3, [r7, #20]
  400492:	683b      	ldr	r3, [r7, #0]
  400494:	613b      	str	r3, [r7, #16]
  400496:	697b      	ldr	r3, [r7, #20]
  400498:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40049a:	68fa      	ldr	r2, [r7, #12]
  40049c:	4b05      	ldr	r3, [pc, #20]	; (4004b4 <ioport_disable_port+0x30>)
  40049e:	4413      	add	r3, r2
  4004a0:	025b      	lsls	r3, r3, #9
  4004a2:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004a4:	693b      	ldr	r3, [r7, #16]
  4004a6:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  4004a8:	371c      	adds	r7, #28
  4004aa:	46bd      	mov	sp, r7
  4004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004b0:	4770      	bx	lr
  4004b2:	bf00      	nop
  4004b4:	00200707 	.word	0x00200707

004004b8 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b08b      	sub	sp, #44	; 0x2c
  4004bc:	af00      	add	r7, sp, #0
  4004be:	60f8      	str	r0, [r7, #12]
  4004c0:	60b9      	str	r1, [r7, #8]
  4004c2:	607a      	str	r2, [r7, #4]
  4004c4:	68fb      	ldr	r3, [r7, #12]
  4004c6:	627b      	str	r3, [r7, #36]	; 0x24
  4004c8:	68bb      	ldr	r3, [r7, #8]
  4004ca:	623b      	str	r3, [r7, #32]
  4004cc:	687b      	ldr	r3, [r7, #4]
  4004ce:	61fb      	str	r3, [r7, #28]
  4004d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004d2:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4004d4:	69ba      	ldr	r2, [r7, #24]
  4004d6:	4b37      	ldr	r3, [pc, #220]	; (4005b4 <ioport_set_port_mode+0xfc>)
  4004d8:	4413      	add	r3, r2
  4004da:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4004dc:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4004de:	69fb      	ldr	r3, [r7, #28]
  4004e0:	f003 0308 	and.w	r3, r3, #8
  4004e4:	2b00      	cmp	r3, #0
  4004e6:	d003      	beq.n	4004f0 <ioport_set_port_mode+0x38>
		base->PIO_PUER = mask;
  4004e8:	697b      	ldr	r3, [r7, #20]
  4004ea:	6a3a      	ldr	r2, [r7, #32]
  4004ec:	665a      	str	r2, [r3, #100]	; 0x64
  4004ee:	e002      	b.n	4004f6 <ioport_set_port_mode+0x3e>
	} else {
		base->PIO_PUDR = mask;
  4004f0:	697b      	ldr	r3, [r7, #20]
  4004f2:	6a3a      	ldr	r2, [r7, #32]
  4004f4:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4004f6:	69fb      	ldr	r3, [r7, #28]
  4004f8:	f003 0310 	and.w	r3, r3, #16
  4004fc:	2b00      	cmp	r3, #0
  4004fe:	d004      	beq.n	40050a <ioport_set_port_mode+0x52>
		base->PIO_PPDER = mask;
  400500:	697b      	ldr	r3, [r7, #20]
  400502:	6a3a      	ldr	r2, [r7, #32]
  400504:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400508:	e003      	b.n	400512 <ioport_set_port_mode+0x5a>
	} else {
		base->PIO_PPDDR = mask;
  40050a:	697b      	ldr	r3, [r7, #20]
  40050c:	6a3a      	ldr	r2, [r7, #32]
  40050e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400512:	69fb      	ldr	r3, [r7, #28]
  400514:	f003 0320 	and.w	r3, r3, #32
  400518:	2b00      	cmp	r3, #0
  40051a:	d003      	beq.n	400524 <ioport_set_port_mode+0x6c>
		base->PIO_MDER = mask;
  40051c:	697b      	ldr	r3, [r7, #20]
  40051e:	6a3a      	ldr	r2, [r7, #32]
  400520:	651a      	str	r2, [r3, #80]	; 0x50
  400522:	e002      	b.n	40052a <ioport_set_port_mode+0x72>
	} else {
		base->PIO_MDDR = mask;
  400524:	697b      	ldr	r3, [r7, #20]
  400526:	6a3a      	ldr	r2, [r7, #32]
  400528:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40052a:	69fb      	ldr	r3, [r7, #28]
  40052c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400530:	2b00      	cmp	r3, #0
  400532:	d003      	beq.n	40053c <ioport_set_port_mode+0x84>
		base->PIO_IFER = mask;
  400534:	697b      	ldr	r3, [r7, #20]
  400536:	6a3a      	ldr	r2, [r7, #32]
  400538:	621a      	str	r2, [r3, #32]
  40053a:	e002      	b.n	400542 <ioport_set_port_mode+0x8a>
	} else {
		base->PIO_IFDR = mask;
  40053c:	697b      	ldr	r3, [r7, #20]
  40053e:	6a3a      	ldr	r2, [r7, #32]
  400540:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400542:	69fb      	ldr	r3, [r7, #28]
  400544:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400548:	2b00      	cmp	r3, #0
  40054a:	d004      	beq.n	400556 <ioport_set_port_mode+0x9e>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40054c:	697b      	ldr	r3, [r7, #20]
  40054e:	6a3a      	ldr	r2, [r7, #32]
  400550:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400554:	e003      	b.n	40055e <ioport_set_port_mode+0xa6>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400556:	697b      	ldr	r3, [r7, #20]
  400558:	6a3a      	ldr	r2, [r7, #32]
  40055a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40055e:	69fb      	ldr	r3, [r7, #28]
  400560:	f003 0301 	and.w	r3, r3, #1
  400564:	2b00      	cmp	r3, #0
  400566:	d006      	beq.n	400576 <ioport_set_port_mode+0xbe>
		base->PIO_ABCDSR[0] |= mask;
  400568:	697b      	ldr	r3, [r7, #20]
  40056a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40056c:	6a3b      	ldr	r3, [r7, #32]
  40056e:	431a      	orrs	r2, r3
  400570:	697b      	ldr	r3, [r7, #20]
  400572:	671a      	str	r2, [r3, #112]	; 0x70
  400574:	e006      	b.n	400584 <ioport_set_port_mode+0xcc>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400576:	697b      	ldr	r3, [r7, #20]
  400578:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40057a:	6a3b      	ldr	r3, [r7, #32]
  40057c:	43db      	mvns	r3, r3
  40057e:	401a      	ands	r2, r3
  400580:	697b      	ldr	r3, [r7, #20]
  400582:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400584:	69fb      	ldr	r3, [r7, #28]
  400586:	f003 0302 	and.w	r3, r3, #2
  40058a:	2b00      	cmp	r3, #0
  40058c:	d006      	beq.n	40059c <ioport_set_port_mode+0xe4>
		base->PIO_ABCDSR[1] |= mask;
  40058e:	697b      	ldr	r3, [r7, #20]
  400590:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400592:	6a3b      	ldr	r3, [r7, #32]
  400594:	431a      	orrs	r2, r3
  400596:	697b      	ldr	r3, [r7, #20]
  400598:	675a      	str	r2, [r3, #116]	; 0x74
  40059a:	e006      	b.n	4005aa <ioport_set_port_mode+0xf2>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40059c:	697b      	ldr	r3, [r7, #20]
  40059e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005a0:	6a3b      	ldr	r3, [r7, #32]
  4005a2:	43db      	mvns	r3, r3
  4005a4:	401a      	ands	r2, r3
  4005a6:	697b      	ldr	r3, [r7, #20]
  4005a8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  4005aa:	372c      	adds	r7, #44	; 0x2c
  4005ac:	46bd      	mov	sp, r7
  4005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005b2:	4770      	bx	lr
  4005b4:	00200707 	.word	0x00200707

004005b8 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4005b8:	b480      	push	{r7}
  4005ba:	b08d      	sub	sp, #52	; 0x34
  4005bc:	af00      	add	r7, sp, #0
  4005be:	6078      	str	r0, [r7, #4]
  4005c0:	6039      	str	r1, [r7, #0]
  4005c2:	687b      	ldr	r3, [r7, #4]
  4005c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4005c6:	683b      	ldr	r3, [r7, #0]
  4005c8:	62bb      	str	r3, [r7, #40]	; 0x28
  4005ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4005cc:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4005ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005d0:	095a      	lsrs	r2, r3, #5
  4005d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4005d4:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005d6:	6a3b      	ldr	r3, [r7, #32]
  4005d8:	f003 031f 	and.w	r3, r3, #31
  4005dc:	2101      	movs	r1, #1
  4005de:	fa01 f303 	lsl.w	r3, r1, r3
  4005e2:	61fa      	str	r2, [r7, #28]
  4005e4:	61bb      	str	r3, [r7, #24]
  4005e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4005e8:	617b      	str	r3, [r7, #20]
  4005ea:	69fb      	ldr	r3, [r7, #28]
  4005ec:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4005ee:	693a      	ldr	r2, [r7, #16]
  4005f0:	4b37      	ldr	r3, [pc, #220]	; (4006d0 <ioport_set_pin_mode+0x118>)
  4005f2:	4413      	add	r3, r2
  4005f4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4005f6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4005f8:	697b      	ldr	r3, [r7, #20]
  4005fa:	f003 0308 	and.w	r3, r3, #8
  4005fe:	2b00      	cmp	r3, #0
  400600:	d003      	beq.n	40060a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	69ba      	ldr	r2, [r7, #24]
  400606:	665a      	str	r2, [r3, #100]	; 0x64
  400608:	e002      	b.n	400610 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	69ba      	ldr	r2, [r7, #24]
  40060e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400610:	697b      	ldr	r3, [r7, #20]
  400612:	f003 0310 	and.w	r3, r3, #16
  400616:	2b00      	cmp	r3, #0
  400618:	d004      	beq.n	400624 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  40061a:	68fb      	ldr	r3, [r7, #12]
  40061c:	69ba      	ldr	r2, [r7, #24]
  40061e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400622:	e003      	b.n	40062c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400624:	68fb      	ldr	r3, [r7, #12]
  400626:	69ba      	ldr	r2, [r7, #24]
  400628:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  40062c:	697b      	ldr	r3, [r7, #20]
  40062e:	f003 0320 	and.w	r3, r3, #32
  400632:	2b00      	cmp	r3, #0
  400634:	d003      	beq.n	40063e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	69ba      	ldr	r2, [r7, #24]
  40063a:	651a      	str	r2, [r3, #80]	; 0x50
  40063c:	e002      	b.n	400644 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40063e:	68fb      	ldr	r3, [r7, #12]
  400640:	69ba      	ldr	r2, [r7, #24]
  400642:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400644:	697b      	ldr	r3, [r7, #20]
  400646:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40064a:	2b00      	cmp	r3, #0
  40064c:	d003      	beq.n	400656 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40064e:	68fb      	ldr	r3, [r7, #12]
  400650:	69ba      	ldr	r2, [r7, #24]
  400652:	621a      	str	r2, [r3, #32]
  400654:	e002      	b.n	40065c <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	69ba      	ldr	r2, [r7, #24]
  40065a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400662:	2b00      	cmp	r3, #0
  400664:	d004      	beq.n	400670 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	69ba      	ldr	r2, [r7, #24]
  40066a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40066e:	e003      	b.n	400678 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400670:	68fb      	ldr	r3, [r7, #12]
  400672:	69ba      	ldr	r2, [r7, #24]
  400674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400678:	697b      	ldr	r3, [r7, #20]
  40067a:	f003 0301 	and.w	r3, r3, #1
  40067e:	2b00      	cmp	r3, #0
  400680:	d006      	beq.n	400690 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400686:	69bb      	ldr	r3, [r7, #24]
  400688:	431a      	orrs	r2, r3
  40068a:	68fb      	ldr	r3, [r7, #12]
  40068c:	671a      	str	r2, [r3, #112]	; 0x70
  40068e:	e006      	b.n	40069e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400694:	69bb      	ldr	r3, [r7, #24]
  400696:	43db      	mvns	r3, r3
  400698:	401a      	ands	r2, r3
  40069a:	68fb      	ldr	r3, [r7, #12]
  40069c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	f003 0302 	and.w	r3, r3, #2
  4006a4:	2b00      	cmp	r3, #0
  4006a6:	d006      	beq.n	4006b6 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006ac:	69bb      	ldr	r3, [r7, #24]
  4006ae:	431a      	orrs	r2, r3
  4006b0:	68fb      	ldr	r3, [r7, #12]
  4006b2:	675a      	str	r2, [r3, #116]	; 0x74
  4006b4:	e006      	b.n	4006c4 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006ba:	69bb      	ldr	r3, [r7, #24]
  4006bc:	43db      	mvns	r3, r3
  4006be:	401a      	ands	r2, r3
  4006c0:	68fb      	ldr	r3, [r7, #12]
  4006c2:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4006c4:	3734      	adds	r7, #52	; 0x34
  4006c6:	46bd      	mov	sp, r7
  4006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop
  4006d0:	00200707 	.word	0x00200707

004006d4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4006d4:	b480      	push	{r7}
  4006d6:	b08d      	sub	sp, #52	; 0x34
  4006d8:	af00      	add	r7, sp, #0
  4006da:	6078      	str	r0, [r7, #4]
  4006dc:	460b      	mov	r3, r1
  4006de:	70fb      	strb	r3, [r7, #3]
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4006e4:	78fb      	ldrb	r3, [r7, #3]
  4006e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4006ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006ec:	627b      	str	r3, [r7, #36]	; 0x24
  4006ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006f0:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4006f2:	6a3b      	ldr	r3, [r7, #32]
  4006f4:	095b      	lsrs	r3, r3, #5
  4006f6:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006f8:	69fa      	ldr	r2, [r7, #28]
  4006fa:	4b17      	ldr	r3, [pc, #92]	; (400758 <ioport_set_pin_dir+0x84>)
  4006fc:	4413      	add	r3, r2
  4006fe:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400700:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400702:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400706:	2b01      	cmp	r3, #1
  400708:	d109      	bne.n	40071e <ioport_set_pin_dir+0x4a>
  40070a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40070c:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40070e:	697b      	ldr	r3, [r7, #20]
  400710:	f003 031f 	and.w	r3, r3, #31
  400714:	2201      	movs	r2, #1
  400716:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400718:	69bb      	ldr	r3, [r7, #24]
  40071a:	611a      	str	r2, [r3, #16]
  40071c:	e00c      	b.n	400738 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40071e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400722:	2b00      	cmp	r3, #0
  400724:	d108      	bne.n	400738 <ioport_set_pin_dir+0x64>
  400726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400728:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40072a:	693b      	ldr	r3, [r7, #16]
  40072c:	f003 031f 	and.w	r3, r3, #31
  400730:	2201      	movs	r2, #1
  400732:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400734:	69bb      	ldr	r3, [r7, #24]
  400736:	615a      	str	r2, [r3, #20]
  400738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40073a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40073c:	68fb      	ldr	r3, [r7, #12]
  40073e:	f003 031f 	and.w	r3, r3, #31
  400742:	2201      	movs	r2, #1
  400744:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400746:	69bb      	ldr	r3, [r7, #24]
  400748:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40074c:	3734      	adds	r7, #52	; 0x34
  40074e:	46bd      	mov	sp, r7
  400750:	f85d 7b04 	ldr.w	r7, [sp], #4
  400754:	4770      	bx	lr
  400756:	bf00      	nop
  400758:	00200707 	.word	0x00200707

0040075c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40075c:	b480      	push	{r7}
  40075e:	b08b      	sub	sp, #44	; 0x2c
  400760:	af00      	add	r7, sp, #0
  400762:	6078      	str	r0, [r7, #4]
  400764:	460b      	mov	r3, r1
  400766:	70fb      	strb	r3, [r7, #3]
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	627b      	str	r3, [r7, #36]	; 0x24
  40076c:	78fb      	ldrb	r3, [r7, #3]
  40076e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400774:	61fb      	str	r3, [r7, #28]
  400776:	69fb      	ldr	r3, [r7, #28]
  400778:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40077a:	69bb      	ldr	r3, [r7, #24]
  40077c:	095b      	lsrs	r3, r3, #5
  40077e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400780:	697a      	ldr	r2, [r7, #20]
  400782:	4b10      	ldr	r3, [pc, #64]	; (4007c4 <ioport_set_pin_level+0x68>)
  400784:	4413      	add	r3, r2
  400786:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400788:	613b      	str	r3, [r7, #16]

	if (level) {
  40078a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40078e:	2b00      	cmp	r3, #0
  400790:	d009      	beq.n	4007a6 <ioport_set_pin_level+0x4a>
  400792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400794:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400796:	68fb      	ldr	r3, [r7, #12]
  400798:	f003 031f 	and.w	r3, r3, #31
  40079c:	2201      	movs	r2, #1
  40079e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007a0:	693b      	ldr	r3, [r7, #16]
  4007a2:	631a      	str	r2, [r3, #48]	; 0x30
  4007a4:	e008      	b.n	4007b8 <ioport_set_pin_level+0x5c>
  4007a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a8:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007aa:	68bb      	ldr	r3, [r7, #8]
  4007ac:	f003 031f 	and.w	r3, r3, #31
  4007b0:	2201      	movs	r2, #1
  4007b2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007b4:	693b      	ldr	r3, [r7, #16]
  4007b6:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  4007b8:	372c      	adds	r7, #44	; 0x2c
  4007ba:	46bd      	mov	sp, r7
  4007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007c0:	4770      	bx	lr
  4007c2:	bf00      	nop
  4007c4:	00200707 	.word	0x00200707

004007c8 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4007c8:	b480      	push	{r7}
  4007ca:	b08d      	sub	sp, #52	; 0x34
  4007cc:	af00      	add	r7, sp, #0
  4007ce:	6078      	str	r0, [r7, #4]
  4007d0:	460b      	mov	r3, r1
  4007d2:	70fb      	strb	r3, [r7, #3]
  4007d4:	687b      	ldr	r3, [r7, #4]
  4007d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007d8:	78fb      	ldrb	r3, [r7, #3]
  4007da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007e0:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007e4:	095a      	lsrs	r2, r3, #5
  4007e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007e8:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007ea:	6a3b      	ldr	r3, [r7, #32]
  4007ec:	f003 031f 	and.w	r3, r3, #31
  4007f0:	2101      	movs	r1, #1
  4007f2:	fa01 f303 	lsl.w	r3, r1, r3
  4007f6:	61fa      	str	r2, [r7, #28]
  4007f8:	61bb      	str	r3, [r7, #24]
  4007fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007fe:	75fb      	strb	r3, [r7, #23]
  400800:	69fb      	ldr	r3, [r7, #28]
  400802:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400804:	693a      	ldr	r2, [r7, #16]
  400806:	4b22      	ldr	r3, [pc, #136]	; (400890 <ioport_set_pin_sense_mode+0xc8>)
  400808:	4413      	add	r3, r2
  40080a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40080c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40080e:	7dfb      	ldrb	r3, [r7, #23]
  400810:	3b01      	subs	r3, #1
  400812:	2b03      	cmp	r3, #3
  400814:	d82e      	bhi.n	400874 <ioport_set_pin_sense_mode+0xac>
  400816:	a201      	add	r2, pc, #4	; (adr r2, 40081c <ioport_set_pin_sense_mode+0x54>)
  400818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40081c:	00400851 	.word	0x00400851
  400820:	00400863 	.word	0x00400863
  400824:	0040082d 	.word	0x0040082d
  400828:	0040083f 	.word	0x0040083f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  40082c:	68fb      	ldr	r3, [r7, #12]
  40082e:	69ba      	ldr	r2, [r7, #24]
  400830:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400834:	68fb      	ldr	r3, [r7, #12]
  400836:	69ba      	ldr	r2, [r7, #24]
  400838:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40083c:	e01f      	b.n	40087e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	69ba      	ldr	r2, [r7, #24]
  400842:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400846:	68fb      	ldr	r3, [r7, #12]
  400848:	69ba      	ldr	r2, [r7, #24]
  40084a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40084e:	e016      	b.n	40087e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	69ba      	ldr	r2, [r7, #24]
  400854:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400858:	68fb      	ldr	r3, [r7, #12]
  40085a:	69ba      	ldr	r2, [r7, #24]
  40085c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400860:	e00d      	b.n	40087e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	69ba      	ldr	r2, [r7, #24]
  400866:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40086a:	68fb      	ldr	r3, [r7, #12]
  40086c:	69ba      	ldr	r2, [r7, #24]
  40086e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400872:	e004      	b.n	40087e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400874:	68fb      	ldr	r3, [r7, #12]
  400876:	69ba      	ldr	r2, [r7, #24]
  400878:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  40087c:	e003      	b.n	400886 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	69ba      	ldr	r2, [r7, #24]
  400882:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400886:	3734      	adds	r7, #52	; 0x34
  400888:	46bd      	mov	sp, r7
  40088a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40088e:	4770      	bx	lr
  400890:	00200707 	.word	0x00200707

00400894 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400894:	b580      	push	{r7, lr}
  400896:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400898:	4b1d      	ldr	r3, [pc, #116]	; (400910 <board_init+0x7c>)
  40089a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40089e:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4008a0:	4b1c      	ldr	r3, [pc, #112]	; (400914 <board_init+0x80>)
  4008a2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4008a4:	2050      	movs	r0, #80	; 0x50
  4008a6:	2101      	movs	r1, #1
  4008a8:	4b1b      	ldr	r3, [pc, #108]	; (400918 <board_init+0x84>)
  4008aa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4008ac:	2050      	movs	r0, #80	; 0x50
  4008ae:	2101      	movs	r1, #1
  4008b0:	4b1a      	ldr	r3, [pc, #104]	; (40091c <board_init+0x88>)
  4008b2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4008b4:	200b      	movs	r0, #11
  4008b6:	2100      	movs	r1, #0
  4008b8:	4b17      	ldr	r3, [pc, #92]	; (400918 <board_init+0x84>)
  4008ba:	4798      	blx	r3
  4008bc:	200b      	movs	r0, #11
  4008be:	2188      	movs	r1, #136	; 0x88
  4008c0:	4b17      	ldr	r3, [pc, #92]	; (400920 <board_init+0x8c>)
  4008c2:	4798      	blx	r3
  4008c4:	200b      	movs	r0, #11
  4008c6:	2102      	movs	r1, #2
  4008c8:	4b16      	ldr	r3, [pc, #88]	; (400924 <board_init+0x90>)
  4008ca:	4798      	blx	r3
//jsi 7feb16 following defines are from the DMA-UART example project for the SAM4E
#define PINS_UART0_PORT		IOPORT_PIOA
#define PINS_UART0			(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0)
#define PINS_UART0_FLAGS	IOPORT_MODE_MUX_A

	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0, PINS_UART0_FLAGS); //jsi 6feb16 was USART1
  4008cc:	2000      	movs	r0, #0
  4008ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4008d2:	2200      	movs	r2, #0
  4008d4:	4b14      	ldr	r3, [pc, #80]	; (400928 <board_init+0x94>)
  4008d6:	4798      	blx	r3
  4008d8:	2000      	movs	r0, #0
  4008da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4008de:	4b13      	ldr	r3, [pc, #76]	; (40092c <board_init+0x98>)
  4008e0:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	ioport_set_pin_peripheral_mode(USART0_RXD_GPIO, USART0_RXD_FLAGS);
  4008e2:	2020      	movs	r0, #32
  4008e4:	2102      	movs	r1, #2
  4008e6:	4b0e      	ldr	r3, [pc, #56]	; (400920 <board_init+0x8c>)
  4008e8:	4798      	blx	r3
  4008ea:	2020      	movs	r0, #32
  4008ec:	4b10      	ldr	r3, [pc, #64]	; (400930 <board_init+0x9c>)
  4008ee:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	ioport_set_pin_peripheral_mode(USART0_TXD_GPIO, USART0_TXD_FLAGS);
  4008f0:	2021      	movs	r0, #33	; 0x21
  4008f2:	2102      	movs	r1, #2
  4008f4:	4b0a      	ldr	r3, [pc, #40]	; (400920 <board_init+0x8c>)
  4008f6:	4798      	blx	r3
  4008f8:	2021      	movs	r0, #33	; 0x21
  4008fa:	4b0d      	ldr	r3, [pc, #52]	; (400930 <board_init+0x9c>)
  4008fc:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_USART0_CTS_IDX,PIN_USART0_CTS_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RTS
	/* Configure USART RTS pin */
	ioport_set_pin_peripheral_mode(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  4008fe:	2023      	movs	r0, #35	; 0x23
  400900:	2102      	movs	r1, #2
  400902:	4b07      	ldr	r3, [pc, #28]	; (400920 <board_init+0x8c>)
  400904:	4798      	blx	r3
  400906:	2023      	movs	r0, #35	; 0x23
  400908:	4b09      	ldr	r3, [pc, #36]	; (400930 <board_init+0x9c>)
  40090a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CONFIG_MPU_AT_INIT
	_setup_memory_region();
#endif
}
  40090c:	bd80      	pop	{r7, pc}
  40090e:	bf00      	nop
  400910:	400e1850 	.word	0x400e1850
  400914:	00400415 	.word	0x00400415
  400918:	004006d5 	.word	0x004006d5
  40091c:	0040075d 	.word	0x0040075d
  400920:	004005b9 	.word	0x004005b9
  400924:	004007c9 	.word	0x004007c9
  400928:	004004b9 	.word	0x004004b9
  40092c:	00400485 	.word	0x00400485
  400930:	0040043d 	.word	0x0040043d

00400934 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400934:	b480      	push	{r7}
  400936:	b083      	sub	sp, #12
  400938:	af00      	add	r7, sp, #0
  40093a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40093c:	687b      	ldr	r3, [r7, #4]
  40093e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400940:	4618      	mov	r0, r3
  400942:	370c      	adds	r7, #12
  400944:	46bd      	mov	sp, r7
  400946:	f85d 7b04 	ldr.w	r7, [sp], #4
  40094a:	4770      	bx	lr

0040094c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40094c:	b480      	push	{r7}
  40094e:	b083      	sub	sp, #12
  400950:	af00      	add	r7, sp, #0
  400952:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400954:	687b      	ldr	r3, [r7, #4]
  400956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400958:	4618      	mov	r0, r3
  40095a:	370c      	adds	r7, #12
  40095c:	46bd      	mov	sp, r7
  40095e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400962:	4770      	bx	lr

00400964 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400964:	b580      	push	{r7, lr}
  400966:	b084      	sub	sp, #16
  400968:	af00      	add	r7, sp, #0
  40096a:	6078      	str	r0, [r7, #4]
  40096c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40096e:	6878      	ldr	r0, [r7, #4]
  400970:	4b24      	ldr	r3, [pc, #144]	; (400a04 <pio_handler_process+0xa0>)
  400972:	4798      	blx	r3
  400974:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400976:	6878      	ldr	r0, [r7, #4]
  400978:	4b23      	ldr	r3, [pc, #140]	; (400a08 <pio_handler_process+0xa4>)
  40097a:	4798      	blx	r3
  40097c:	4602      	mov	r2, r0
  40097e:	68fb      	ldr	r3, [r7, #12]
  400980:	4013      	ands	r3, r2
  400982:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	2b00      	cmp	r3, #0
  400988:	d038      	beq.n	4009fc <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  40098a:	2300      	movs	r3, #0
  40098c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40098e:	e032      	b.n	4009f6 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400990:	4a1e      	ldr	r2, [pc, #120]	; (400a0c <pio_handler_process+0xa8>)
  400992:	68bb      	ldr	r3, [r7, #8]
  400994:	011b      	lsls	r3, r3, #4
  400996:	4413      	add	r3, r2
  400998:	681a      	ldr	r2, [r3, #0]
  40099a:	683b      	ldr	r3, [r7, #0]
  40099c:	429a      	cmp	r2, r3
  40099e:	d123      	bne.n	4009e8 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4009a0:	4a1a      	ldr	r2, [pc, #104]	; (400a0c <pio_handler_process+0xa8>)
  4009a2:	68bb      	ldr	r3, [r7, #8]
  4009a4:	011b      	lsls	r3, r3, #4
  4009a6:	4413      	add	r3, r2
  4009a8:	685a      	ldr	r2, [r3, #4]
  4009aa:	68fb      	ldr	r3, [r7, #12]
  4009ac:	4013      	ands	r3, r2
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	d01a      	beq.n	4009e8 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4009b2:	4a16      	ldr	r2, [pc, #88]	; (400a0c <pio_handler_process+0xa8>)
  4009b4:	68bb      	ldr	r3, [r7, #8]
  4009b6:	011b      	lsls	r3, r3, #4
  4009b8:	4413      	add	r3, r2
  4009ba:	3308      	adds	r3, #8
  4009bc:	685b      	ldr	r3, [r3, #4]
  4009be:	4913      	ldr	r1, [pc, #76]	; (400a0c <pio_handler_process+0xa8>)
  4009c0:	68ba      	ldr	r2, [r7, #8]
  4009c2:	0112      	lsls	r2, r2, #4
  4009c4:	440a      	add	r2, r1
  4009c6:	6810      	ldr	r0, [r2, #0]
  4009c8:	4910      	ldr	r1, [pc, #64]	; (400a0c <pio_handler_process+0xa8>)
  4009ca:	68ba      	ldr	r2, [r7, #8]
  4009cc:	0112      	lsls	r2, r2, #4
  4009ce:	440a      	add	r2, r1
  4009d0:	6852      	ldr	r2, [r2, #4]
  4009d2:	4611      	mov	r1, r2
  4009d4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009d6:	4a0d      	ldr	r2, [pc, #52]	; (400a0c <pio_handler_process+0xa8>)
  4009d8:	68bb      	ldr	r3, [r7, #8]
  4009da:	011b      	lsls	r3, r3, #4
  4009dc:	4413      	add	r3, r2
  4009de:	685b      	ldr	r3, [r3, #4]
  4009e0:	43db      	mvns	r3, r3
  4009e2:	68fa      	ldr	r2, [r7, #12]
  4009e4:	4013      	ands	r3, r2
  4009e6:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009e8:	68bb      	ldr	r3, [r7, #8]
  4009ea:	3301      	adds	r3, #1
  4009ec:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009ee:	68bb      	ldr	r3, [r7, #8]
  4009f0:	2b06      	cmp	r3, #6
  4009f2:	d900      	bls.n	4009f6 <pio_handler_process+0x92>
				break;
  4009f4:	e002      	b.n	4009fc <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009f6:	68fb      	ldr	r3, [r7, #12]
  4009f8:	2b00      	cmp	r3, #0
  4009fa:	d1c9      	bne.n	400990 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009fc:	3710      	adds	r7, #16
  4009fe:	46bd      	mov	sp, r7
  400a00:	bd80      	pop	{r7, pc}
  400a02:	bf00      	nop
  400a04:	00400935 	.word	0x00400935
  400a08:	0040094d 	.word	0x0040094d
  400a0c:	204008d8 	.word	0x204008d8

00400a10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a10:	b580      	push	{r7, lr}
  400a12:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a14:	4802      	ldr	r0, [pc, #8]	; (400a20 <PIOA_Handler+0x10>)
  400a16:	210a      	movs	r1, #10
  400a18:	4b02      	ldr	r3, [pc, #8]	; (400a24 <PIOA_Handler+0x14>)
  400a1a:	4798      	blx	r3
}
  400a1c:	bd80      	pop	{r7, pc}
  400a1e:	bf00      	nop
  400a20:	400e0e00 	.word	0x400e0e00
  400a24:	00400965 	.word	0x00400965

00400a28 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a28:	b580      	push	{r7, lr}
  400a2a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a2c:	4802      	ldr	r0, [pc, #8]	; (400a38 <PIOB_Handler+0x10>)
  400a2e:	210b      	movs	r1, #11
  400a30:	4b02      	ldr	r3, [pc, #8]	; (400a3c <PIOB_Handler+0x14>)
  400a32:	4798      	blx	r3
}
  400a34:	bd80      	pop	{r7, pc}
  400a36:	bf00      	nop
  400a38:	400e1000 	.word	0x400e1000
  400a3c:	00400965 	.word	0x00400965

00400a40 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a40:	b580      	push	{r7, lr}
  400a42:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a44:	4802      	ldr	r0, [pc, #8]	; (400a50 <PIOC_Handler+0x10>)
  400a46:	210c      	movs	r1, #12
  400a48:	4b02      	ldr	r3, [pc, #8]	; (400a54 <PIOC_Handler+0x14>)
  400a4a:	4798      	blx	r3
}
  400a4c:	bd80      	pop	{r7, pc}
  400a4e:	bf00      	nop
  400a50:	400e1200 	.word	0x400e1200
  400a54:	00400965 	.word	0x00400965

00400a58 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a58:	b580      	push	{r7, lr}
  400a5a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a5c:	4802      	ldr	r0, [pc, #8]	; (400a68 <PIOD_Handler+0x10>)
  400a5e:	2110      	movs	r1, #16
  400a60:	4b02      	ldr	r3, [pc, #8]	; (400a6c <PIOD_Handler+0x14>)
  400a62:	4798      	blx	r3
}
  400a64:	bd80      	pop	{r7, pc}
  400a66:	bf00      	nop
  400a68:	400e1400 	.word	0x400e1400
  400a6c:	00400965 	.word	0x00400965

00400a70 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a70:	b580      	push	{r7, lr}
  400a72:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a74:	4802      	ldr	r0, [pc, #8]	; (400a80 <PIOE_Handler+0x10>)
  400a76:	2111      	movs	r1, #17
  400a78:	4b02      	ldr	r3, [pc, #8]	; (400a84 <PIOE_Handler+0x14>)
  400a7a:	4798      	blx	r3
}
  400a7c:	bd80      	pop	{r7, pc}
  400a7e:	bf00      	nop
  400a80:	400e1600 	.word	0x400e1600
  400a84:	00400965 	.word	0x00400965

00400a88 <pmc_switch_mck_to_mainck>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)
{
  400a88:	b480      	push	{r7}
  400a8a:	b085      	sub	sp, #20
  400a8c:	af00      	add	r7, sp, #0
  400a8e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400a90:	4a1d      	ldr	r2, [pc, #116]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400a92:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a96:	f023 0303 	bic.w	r3, r3, #3
  400a9a:	f043 0301 	orr.w	r3, r3, #1
  400a9e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400aa4:	60fb      	str	r3, [r7, #12]
  400aa6:	e007      	b.n	400ab8 <pmc_switch_mck_to_mainck+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400aa8:	68fb      	ldr	r3, [r7, #12]
  400aaa:	2b00      	cmp	r3, #0
  400aac:	d101      	bne.n	400ab2 <pmc_switch_mck_to_mainck+0x2a>
			return 1;
  400aae:	2301      	movs	r3, #1
  400ab0:	e023      	b.n	400afa <pmc_switch_mck_to_mainck+0x72>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400ab2:	68fb      	ldr	r3, [r7, #12]
  400ab4:	3b01      	subs	r3, #1
  400ab6:	60fb      	str	r3, [r7, #12]
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ab8:	4b13      	ldr	r3, [pc, #76]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400aba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400abc:	f003 0308 	and.w	r3, r3, #8
  400ac0:	2b00      	cmp	r3, #0
  400ac2:	d0f1      	beq.n	400aa8 <pmc_switch_mck_to_mainck+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ac4:	4910      	ldr	r1, [pc, #64]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400ac6:	4b10      	ldr	r3, [pc, #64]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400aca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ace:	687b      	ldr	r3, [r7, #4]
  400ad0:	4313      	orrs	r3, r2
  400ad2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ad8:	60fb      	str	r3, [r7, #12]
  400ada:	e007      	b.n	400aec <pmc_switch_mck_to_mainck+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d101      	bne.n	400ae6 <pmc_switch_mck_to_mainck+0x5e>
			return 1;
  400ae2:	2301      	movs	r3, #1
  400ae4:	e009      	b.n	400afa <pmc_switch_mck_to_mainck+0x72>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400ae6:	68fb      	ldr	r3, [r7, #12]
  400ae8:	3b01      	subs	r3, #1
  400aea:	60fb      	str	r3, [r7, #12]
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aec:	4b06      	ldr	r3, [pc, #24]	; (400b08 <pmc_switch_mck_to_mainck+0x80>)
  400aee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af0:	f003 0308 	and.w	r3, r3, #8
  400af4:	2b00      	cmp	r3, #0
  400af6:	d0f1      	beq.n	400adc <pmc_switch_mck_to_mainck+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400af8:	2300      	movs	r3, #0
}
  400afa:	4618      	mov	r0, r3
  400afc:	3714      	adds	r7, #20
  400afe:	46bd      	mov	sp, r7
  400b00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b04:	4770      	bx	lr
  400b06:	bf00      	nop
  400b08:	400e0600 	.word	0x400e0600

00400b0c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b0c:	b480      	push	{r7}
  400b0e:	b083      	sub	sp, #12
  400b10:	af00      	add	r7, sp, #0
  400b12:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b14:	687b      	ldr	r3, [r7, #4]
  400b16:	2b01      	cmp	r3, #1
  400b18:	d105      	bne.n	400b26 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b1a:	4907      	ldr	r1, [pc, #28]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b1c:	4b06      	ldr	r3, [pc, #24]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b1e:	689a      	ldr	r2, [r3, #8]
  400b20:	4b06      	ldr	r3, [pc, #24]	; (400b3c <pmc_switch_sclk_to_32kxtal+0x30>)
  400b22:	4313      	orrs	r3, r2
  400b24:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b26:	4b04      	ldr	r3, [pc, #16]	; (400b38 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b28:	4a05      	ldr	r2, [pc, #20]	; (400b40 <pmc_switch_sclk_to_32kxtal+0x34>)
  400b2a:	601a      	str	r2, [r3, #0]
}
  400b2c:	370c      	adds	r7, #12
  400b2e:	46bd      	mov	sp, r7
  400b30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b34:	4770      	bx	lr
  400b36:	bf00      	nop
  400b38:	400e1810 	.word	0x400e1810
  400b3c:	a5100000 	.word	0xa5100000
  400b40:	a5000008 	.word	0xa5000008

00400b44 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b44:	b480      	push	{r7}
  400b46:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b48:	4b09      	ldr	r3, [pc, #36]	; (400b70 <pmc_osc_is_ready_32kxtal+0x2c>)
  400b4a:	695b      	ldr	r3, [r3, #20]
  400b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b50:	2b00      	cmp	r3, #0
  400b52:	d007      	beq.n	400b64 <pmc_osc_is_ready_32kxtal+0x20>
  400b54:	4b07      	ldr	r3, [pc, #28]	; (400b74 <pmc_osc_is_ready_32kxtal+0x30>)
  400b56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b5c:	2b00      	cmp	r3, #0
  400b5e:	d001      	beq.n	400b64 <pmc_osc_is_ready_32kxtal+0x20>
  400b60:	2301      	movs	r3, #1
  400b62:	e000      	b.n	400b66 <pmc_osc_is_ready_32kxtal+0x22>
  400b64:	2300      	movs	r3, #0
}
  400b66:	4618      	mov	r0, r3
  400b68:	46bd      	mov	sp, r7
  400b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6e:	4770      	bx	lr
  400b70:	400e1810 	.word	0x400e1810
  400b74:	400e0600 	.word	0x400e0600

00400b78 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400b80:	4915      	ldr	r1, [pc, #84]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b82:	4b15      	ldr	r3, [pc, #84]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b84:	6a1a      	ldr	r2, [r3, #32]
  400b86:	4b15      	ldr	r3, [pc, #84]	; (400bdc <pmc_switch_mainck_to_fastrc+0x64>)
  400b88:	4313      	orrs	r3, r2
  400b8a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400b8c:	bf00      	nop
  400b8e:	4b12      	ldr	r3, [pc, #72]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400b96:	2b00      	cmp	r3, #0
  400b98:	d0f9      	beq.n	400b8e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400b9a:	490f      	ldr	r1, [pc, #60]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b9c:	4b0e      	ldr	r3, [pc, #56]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b9e:	6a1a      	ldr	r2, [r3, #32]
  400ba0:	4b0f      	ldr	r3, [pc, #60]	; (400be0 <pmc_switch_mainck_to_fastrc+0x68>)
  400ba2:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ba4:	687a      	ldr	r2, [r7, #4]
  400ba6:	4313      	orrs	r3, r2
  400ba8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bac:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bae:	bf00      	nop
  400bb0:	4b09      	ldr	r3, [pc, #36]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bb8:	2b00      	cmp	r3, #0
  400bba:	d0f9      	beq.n	400bb0 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bbc:	4906      	ldr	r1, [pc, #24]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b06      	ldr	r3, [pc, #24]	; (400bd8 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b08      	ldr	r3, [pc, #32]	; (400be4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400bc4:	4013      	ands	r3, r2
  400bc6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bca:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bcc:	370c      	adds	r7, #12
  400bce:	46bd      	mov	sp, r7
  400bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop
  400bd8:	400e0600 	.word	0x400e0600
  400bdc:	00370008 	.word	0x00370008
  400be0:	ffc8ff8f 	.word	0xffc8ff8f
  400be4:	fec8ffff 	.word	0xfec8ffff

00400be8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	6078      	str	r0, [r7, #4]
  400bf0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bf2:	687b      	ldr	r3, [r7, #4]
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d008      	beq.n	400c0a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bf8:	4913      	ldr	r1, [pc, #76]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400bfa:	4b13      	ldr	r3, [pc, #76]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400bfc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bfe:	4a13      	ldr	r2, [pc, #76]	; (400c4c <pmc_switch_mainck_to_xtal+0x64>)
  400c00:	401a      	ands	r2, r3
  400c02:	4b13      	ldr	r3, [pc, #76]	; (400c50 <pmc_switch_mainck_to_xtal+0x68>)
  400c04:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c06:	620b      	str	r3, [r1, #32]
  400c08:	e018      	b.n	400c3c <pmc_switch_mainck_to_xtal+0x54>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c0a:	490f      	ldr	r1, [pc, #60]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c0c:	4b0e      	ldr	r3, [pc, #56]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c0e:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c10:	4b10      	ldr	r3, [pc, #64]	; (400c54 <pmc_switch_mainck_to_xtal+0x6c>)
  400c12:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c14:	683a      	ldr	r2, [r7, #0]
  400c16:	0212      	lsls	r2, r2, #8
  400c18:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c1a:	431a      	orrs	r2, r3
  400c1c:	4b0e      	ldr	r3, [pc, #56]	; (400c58 <pmc_switch_mainck_to_xtal+0x70>)
  400c1e:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c20:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c22:	bf00      	nop
  400c24:	4b08      	ldr	r3, [pc, #32]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c28:	f003 0301 	and.w	r3, r3, #1
  400c2c:	2b00      	cmp	r3, #0
  400c2e:	d0f9      	beq.n	400c24 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c30:	4905      	ldr	r1, [pc, #20]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c32:	4b05      	ldr	r3, [pc, #20]	; (400c48 <pmc_switch_mainck_to_xtal+0x60>)
  400c34:	6a1a      	ldr	r2, [r3, #32]
  400c36:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_switch_mainck_to_xtal+0x74>)
  400c38:	4313      	orrs	r3, r2
  400c3a:	620b      	str	r3, [r1, #32]
	}
}
  400c3c:	370c      	adds	r7, #12
  400c3e:	46bd      	mov	sp, r7
  400c40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c44:	4770      	bx	lr
  400c46:	bf00      	nop
  400c48:	400e0600 	.word	0x400e0600
  400c4c:	fec8fffc 	.word	0xfec8fffc
  400c50:	01370002 	.word	0x01370002
  400c54:	ffc8fffc 	.word	0xffc8fffc
  400c58:	00370001 	.word	0x00370001
  400c5c:	01370000 	.word	0x01370000

00400c60 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c60:	b480      	push	{r7}
  400c62:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c64:	4b04      	ldr	r3, [pc, #16]	; (400c78 <pmc_osc_is_ready_mainck+0x18>)
  400c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c6c:	4618      	mov	r0, r3
  400c6e:	46bd      	mov	sp, r7
  400c70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop
  400c78:	400e0600 	.word	0x400e0600

00400c7c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400c7c:	b480      	push	{r7}
  400c7e:	b083      	sub	sp, #12
  400c80:	af00      	add	r7, sp, #0
  400c82:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400c84:	687b      	ldr	r3, [r7, #4]
  400c86:	2b3f      	cmp	r3, #63	; 0x3f
  400c88:	d901      	bls.n	400c8e <pmc_enable_periph_clk+0x12>
		return 1;
  400c8a:	2301      	movs	r3, #1
  400c8c:	e02f      	b.n	400cee <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400c8e:	687b      	ldr	r3, [r7, #4]
  400c90:	2b1f      	cmp	r3, #31
  400c92:	d813      	bhi.n	400cbc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c94:	4b19      	ldr	r3, [pc, #100]	; (400cfc <pmc_enable_periph_clk+0x80>)
  400c96:	699a      	ldr	r2, [r3, #24]
  400c98:	687b      	ldr	r3, [r7, #4]
  400c9a:	2101      	movs	r1, #1
  400c9c:	fa01 f303 	lsl.w	r3, r1, r3
  400ca0:	401a      	ands	r2, r3
  400ca2:	687b      	ldr	r3, [r7, #4]
  400ca4:	2101      	movs	r1, #1
  400ca6:	fa01 f303 	lsl.w	r3, r1, r3
  400caa:	429a      	cmp	r2, r3
  400cac:	d01e      	beq.n	400cec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400cae:	4a13      	ldr	r2, [pc, #76]	; (400cfc <pmc_enable_periph_clk+0x80>)
  400cb0:	687b      	ldr	r3, [r7, #4]
  400cb2:	2101      	movs	r1, #1
  400cb4:	fa01 f303 	lsl.w	r3, r1, r3
  400cb8:	6113      	str	r3, [r2, #16]
  400cba:	e017      	b.n	400cec <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400cbc:	687b      	ldr	r3, [r7, #4]
  400cbe:	3b20      	subs	r3, #32
  400cc0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400cc2:	4b0e      	ldr	r3, [pc, #56]	; (400cfc <pmc_enable_periph_clk+0x80>)
  400cc4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	2101      	movs	r1, #1
  400ccc:	fa01 f303 	lsl.w	r3, r1, r3
  400cd0:	401a      	ands	r2, r3
  400cd2:	687b      	ldr	r3, [r7, #4]
  400cd4:	2101      	movs	r1, #1
  400cd6:	fa01 f303 	lsl.w	r3, r1, r3
  400cda:	429a      	cmp	r2, r3
  400cdc:	d006      	beq.n	400cec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400cde:	4a07      	ldr	r2, [pc, #28]	; (400cfc <pmc_enable_periph_clk+0x80>)
  400ce0:	687b      	ldr	r3, [r7, #4]
  400ce2:	2101      	movs	r1, #1
  400ce4:	fa01 f303 	lsl.w	r3, r1, r3
  400ce8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400cec:	2300      	movs	r3, #0
}
  400cee:	4618      	mov	r0, r3
  400cf0:	370c      	adds	r7, #12
  400cf2:	46bd      	mov	sp, r7
  400cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf8:	4770      	bx	lr
  400cfa:	bf00      	nop
  400cfc:	400e0600 	.word	0x400e0600

00400d00 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400d00:	b480      	push	{r7}
  400d02:	b085      	sub	sp, #20
  400d04:	af00      	add	r7, sp, #0
  400d06:	6078      	str	r0, [r7, #4]
  400d08:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400d0a:	2300      	movs	r3, #0
  400d0c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400d0e:	687b      	ldr	r3, [r7, #4]
  400d10:	22ac      	movs	r2, #172	; 0xac
  400d12:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400d14:	683b      	ldr	r3, [r7, #0]
  400d16:	681a      	ldr	r2, [r3, #0]
  400d18:	683b      	ldr	r3, [r7, #0]
  400d1a:	685b      	ldr	r3, [r3, #4]
  400d1c:	fbb2 f3f3 	udiv	r3, r2, r3
  400d20:	091b      	lsrs	r3, r3, #4
  400d22:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400d24:	68fb      	ldr	r3, [r7, #12]
  400d26:	2b00      	cmp	r3, #0
  400d28:	d003      	beq.n	400d32 <uart_init+0x32>
  400d2a:	68fb      	ldr	r3, [r7, #12]
  400d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400d30:	d301      	bcc.n	400d36 <uart_init+0x36>
		return 1;
  400d32:	2301      	movs	r3, #1
  400d34:	e00a      	b.n	400d4c <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400d36:	687b      	ldr	r3, [r7, #4]
  400d38:	68fa      	ldr	r2, [r7, #12]
  400d3a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400d3c:	683b      	ldr	r3, [r7, #0]
  400d3e:	689a      	ldr	r2, [r3, #8]
  400d40:	687b      	ldr	r3, [r7, #4]
  400d42:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400d44:	687b      	ldr	r3, [r7, #4]
  400d46:	2250      	movs	r2, #80	; 0x50
  400d48:	601a      	str	r2, [r3, #0]

	return 0;
  400d4a:	2300      	movs	r3, #0
}
  400d4c:	4618      	mov	r0, r3
  400d4e:	3714      	adds	r7, #20
  400d50:	46bd      	mov	sp, r7
  400d52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d56:	4770      	bx	lr

00400d58 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400d58:	b480      	push	{r7}
  400d5a:	b083      	sub	sp, #12
  400d5c:	af00      	add	r7, sp, #0
  400d5e:	6078      	str	r0, [r7, #4]
  400d60:	460b      	mov	r3, r1
  400d62:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	695b      	ldr	r3, [r3, #20]
  400d68:	f003 0302 	and.w	r3, r3, #2
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d101      	bne.n	400d74 <uart_write+0x1c>
		return 1;
  400d70:	2301      	movs	r3, #1
  400d72:	e003      	b.n	400d7c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d74:	78fa      	ldrb	r2, [r7, #3]
  400d76:	687b      	ldr	r3, [r7, #4]
  400d78:	61da      	str	r2, [r3, #28]
	return 0;
  400d7a:	2300      	movs	r3, #0
}
  400d7c:	4618      	mov	r0, r3
  400d7e:	370c      	adds	r7, #12
  400d80:	46bd      	mov	sp, r7
  400d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d86:	4770      	bx	lr

00400d88 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400d88:	b480      	push	{r7}
  400d8a:	b083      	sub	sp, #12
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	6078      	str	r0, [r7, #4]
  400d90:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d92:	687b      	ldr	r3, [r7, #4]
  400d94:	695b      	ldr	r3, [r3, #20]
  400d96:	f003 0301 	and.w	r3, r3, #1
  400d9a:	2b00      	cmp	r3, #0
  400d9c:	d101      	bne.n	400da2 <uart_read+0x1a>
		return 1;
  400d9e:	2301      	movs	r3, #1
  400da0:	e005      	b.n	400dae <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400da2:	687b      	ldr	r3, [r7, #4]
  400da4:	699b      	ldr	r3, [r3, #24]
  400da6:	b2da      	uxtb	r2, r3
  400da8:	683b      	ldr	r3, [r7, #0]
  400daa:	701a      	strb	r2, [r3, #0]
	return 0;
  400dac:	2300      	movs	r3, #0
}
  400dae:	4618      	mov	r0, r3
  400db0:	370c      	adds	r7, #12
  400db2:	46bd      	mov	sp, r7
  400db4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db8:	4770      	bx	lr
  400dba:	bf00      	nop

00400dbc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b089      	sub	sp, #36	; 0x24
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	60f8      	str	r0, [r7, #12]
  400dc4:	60b9      	str	r1, [r7, #8]
  400dc6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dc8:	68bb      	ldr	r3, [r7, #8]
  400dca:	011a      	lsls	r2, r3, #4
  400dcc:	687b      	ldr	r3, [r7, #4]
  400dce:	429a      	cmp	r2, r3
  400dd0:	d802      	bhi.n	400dd8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dd2:	2310      	movs	r3, #16
  400dd4:	61fb      	str	r3, [r7, #28]
  400dd6:	e001      	b.n	400ddc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400dd8:	2308      	movs	r3, #8
  400dda:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400ddc:	687b      	ldr	r3, [r7, #4]
  400dde:	00da      	lsls	r2, r3, #3
  400de0:	69fb      	ldr	r3, [r7, #28]
  400de2:	68b9      	ldr	r1, [r7, #8]
  400de4:	fb01 f303 	mul.w	r3, r1, r3
  400de8:	085b      	lsrs	r3, r3, #1
  400dea:	441a      	add	r2, r3
  400dec:	69fb      	ldr	r3, [r7, #28]
  400dee:	68b9      	ldr	r1, [r7, #8]
  400df0:	fb01 f303 	mul.w	r3, r1, r3
  400df4:	fbb2 f3f3 	udiv	r3, r2, r3
  400df8:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400dfa:	69bb      	ldr	r3, [r7, #24]
  400dfc:	08db      	lsrs	r3, r3, #3
  400dfe:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	f003 0307 	and.w	r3, r3, #7
  400e06:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e08:	697b      	ldr	r3, [r7, #20]
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d003      	beq.n	400e16 <usart_set_async_baudrate+0x5a>
  400e0e:	697b      	ldr	r3, [r7, #20]
  400e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e14:	d301      	bcc.n	400e1a <usart_set_async_baudrate+0x5e>
		return 1;
  400e16:	2301      	movs	r3, #1
  400e18:	e00f      	b.n	400e3a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e1a:	69fb      	ldr	r3, [r7, #28]
  400e1c:	2b08      	cmp	r3, #8
  400e1e:	d105      	bne.n	400e2c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e20:	68fb      	ldr	r3, [r7, #12]
  400e22:	685b      	ldr	r3, [r3, #4]
  400e24:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e28:	68fb      	ldr	r3, [r7, #12]
  400e2a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e2c:	693b      	ldr	r3, [r7, #16]
  400e2e:	041a      	lsls	r2, r3, #16
  400e30:	697b      	ldr	r3, [r7, #20]
  400e32:	431a      	orrs	r2, r3
  400e34:	68fb      	ldr	r3, [r7, #12]
  400e36:	621a      	str	r2, [r3, #32]

	return 0;
  400e38:	2300      	movs	r3, #0
}
  400e3a:	4618      	mov	r0, r3
  400e3c:	3724      	adds	r7, #36	; 0x24
  400e3e:	46bd      	mov	sp, r7
  400e40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e44:	4770      	bx	lr
  400e46:	bf00      	nop

00400e48 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e48:	b580      	push	{r7, lr}
  400e4a:	b082      	sub	sp, #8
  400e4c:	af00      	add	r7, sp, #0
  400e4e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e50:	6878      	ldr	r0, [r7, #4]
  400e52:	4b0d      	ldr	r3, [pc, #52]	; (400e88 <usart_reset+0x40>)
  400e54:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e56:	687b      	ldr	r3, [r7, #4]
  400e58:	2200      	movs	r2, #0
  400e5a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e5c:	687b      	ldr	r3, [r7, #4]
  400e5e:	2200      	movs	r2, #0
  400e60:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e62:	687b      	ldr	r3, [r7, #4]
  400e64:	2200      	movs	r2, #0
  400e66:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e68:	6878      	ldr	r0, [r7, #4]
  400e6a:	4b08      	ldr	r3, [pc, #32]	; (400e8c <usart_reset+0x44>)
  400e6c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e6e:	6878      	ldr	r0, [r7, #4]
  400e70:	4b07      	ldr	r3, [pc, #28]	; (400e90 <usart_reset+0x48>)
  400e72:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e74:	6878      	ldr	r0, [r7, #4]
  400e76:	4b07      	ldr	r3, [pc, #28]	; (400e94 <usart_reset+0x4c>)
  400e78:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e7a:	6878      	ldr	r0, [r7, #4]
  400e7c:	4b06      	ldr	r3, [pc, #24]	; (400e98 <usart_reset+0x50>)
  400e7e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400e80:	3708      	adds	r7, #8
  400e82:	46bd      	mov	sp, r7
  400e84:	bd80      	pop	{r7, pc}
  400e86:	bf00      	nop
  400e88:	00401055 	.word	0x00401055
  400e8c:	00400f39 	.word	0x00400f39
  400e90:	00400f69 	.word	0x00400f69
  400e94:	00400fb5 	.word	0x00400fb5
  400e98:	00400fd1 	.word	0x00400fd1

00400e9c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400e9c:	b580      	push	{r7, lr}
  400e9e:	b084      	sub	sp, #16
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	60f8      	str	r0, [r7, #12]
  400ea4:	60b9      	str	r1, [r7, #8]
  400ea6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400ea8:	68f8      	ldr	r0, [r7, #12]
  400eaa:	4b1a      	ldr	r3, [pc, #104]	; (400f14 <usart_init_rs232+0x78>)
  400eac:	4798      	blx	r3

	ul_reg_val = 0;
  400eae:	4b1a      	ldr	r3, [pc, #104]	; (400f18 <usart_init_rs232+0x7c>)
  400eb0:	2200      	movs	r2, #0
  400eb2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400eb4:	68bb      	ldr	r3, [r7, #8]
  400eb6:	2b00      	cmp	r3, #0
  400eb8:	d009      	beq.n	400ece <usart_init_rs232+0x32>
  400eba:	68bb      	ldr	r3, [r7, #8]
  400ebc:	681b      	ldr	r3, [r3, #0]
  400ebe:	68f8      	ldr	r0, [r7, #12]
  400ec0:	4619      	mov	r1, r3
  400ec2:	687a      	ldr	r2, [r7, #4]
  400ec4:	4b15      	ldr	r3, [pc, #84]	; (400f1c <usart_init_rs232+0x80>)
  400ec6:	4798      	blx	r3
  400ec8:	4603      	mov	r3, r0
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d001      	beq.n	400ed2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ece:	2301      	movs	r3, #1
  400ed0:	e01b      	b.n	400f0a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ed2:	68bb      	ldr	r3, [r7, #8]
  400ed4:	685a      	ldr	r2, [r3, #4]
  400ed6:	68bb      	ldr	r3, [r7, #8]
  400ed8:	689b      	ldr	r3, [r3, #8]
  400eda:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400edc:	68bb      	ldr	r3, [r7, #8]
  400ede:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee0:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	68db      	ldr	r3, [r3, #12]
  400ee6:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee8:	4b0b      	ldr	r3, [pc, #44]	; (400f18 <usart_init_rs232+0x7c>)
  400eea:	681b      	ldr	r3, [r3, #0]
  400eec:	4313      	orrs	r3, r2
  400eee:	4a0a      	ldr	r2, [pc, #40]	; (400f18 <usart_init_rs232+0x7c>)
  400ef0:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400ef2:	4b09      	ldr	r3, [pc, #36]	; (400f18 <usart_init_rs232+0x7c>)
  400ef4:	681b      	ldr	r3, [r3, #0]
  400ef6:	4a08      	ldr	r2, [pc, #32]	; (400f18 <usart_init_rs232+0x7c>)
  400ef8:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400efa:	68fb      	ldr	r3, [r7, #12]
  400efc:	685a      	ldr	r2, [r3, #4]
  400efe:	4b06      	ldr	r3, [pc, #24]	; (400f18 <usart_init_rs232+0x7c>)
  400f00:	681b      	ldr	r3, [r3, #0]
  400f02:	431a      	orrs	r2, r3
  400f04:	68fb      	ldr	r3, [r7, #12]
  400f06:	605a      	str	r2, [r3, #4]

	return 0;
  400f08:	2300      	movs	r3, #0
}
  400f0a:	4618      	mov	r0, r3
  400f0c:	3710      	adds	r7, #16
  400f0e:	46bd      	mov	sp, r7
  400f10:	bd80      	pop	{r7, pc}
  400f12:	bf00      	nop
  400f14:	00400e49 	.word	0x00400e49
  400f18:	20400948 	.word	0x20400948
  400f1c:	00400dbd 	.word	0x00400dbd

00400f20 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f20:	b480      	push	{r7}
  400f22:	b083      	sub	sp, #12
  400f24:	af00      	add	r7, sp, #0
  400f26:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f28:	687b      	ldr	r3, [r7, #4]
  400f2a:	2240      	movs	r2, #64	; 0x40
  400f2c:	601a      	str	r2, [r3, #0]
}
  400f2e:	370c      	adds	r7, #12
  400f30:	46bd      	mov	sp, r7
  400f32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f36:	4770      	bx	lr

00400f38 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f38:	b480      	push	{r7}
  400f3a:	b083      	sub	sp, #12
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f40:	687b      	ldr	r3, [r7, #4]
  400f42:	2288      	movs	r2, #136	; 0x88
  400f44:	601a      	str	r2, [r3, #0]
}
  400f46:	370c      	adds	r7, #12
  400f48:	46bd      	mov	sp, r7
  400f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4e:	4770      	bx	lr

00400f50 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f50:	b480      	push	{r7}
  400f52:	b083      	sub	sp, #12
  400f54:	af00      	add	r7, sp, #0
  400f56:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f58:	687b      	ldr	r3, [r7, #4]
  400f5a:	2210      	movs	r2, #16
  400f5c:	601a      	str	r2, [r3, #0]
}
  400f5e:	370c      	adds	r7, #12
  400f60:	46bd      	mov	sp, r7
  400f62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f66:	4770      	bx	lr

00400f68 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f68:	b480      	push	{r7}
  400f6a:	b083      	sub	sp, #12
  400f6c:	af00      	add	r7, sp, #0
  400f6e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f70:	687b      	ldr	r3, [r7, #4]
  400f72:	2224      	movs	r2, #36	; 0x24
  400f74:	601a      	str	r2, [r3, #0]
}
  400f76:	370c      	adds	r7, #12
  400f78:	46bd      	mov	sp, r7
  400f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7e:	4770      	bx	lr

00400f80 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400f80:	b480      	push	{r7}
  400f82:	b083      	sub	sp, #12
  400f84:	af00      	add	r7, sp, #0
  400f86:	6078      	str	r0, [r7, #4]
  400f88:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  400f8a:	687b      	ldr	r3, [r7, #4]
  400f8c:	683a      	ldr	r2, [r7, #0]
  400f8e:	60da      	str	r2, [r3, #12]
}
  400f90:	370c      	adds	r7, #12
  400f92:	46bd      	mov	sp, r7
  400f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop

00400f9c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400f9c:	b480      	push	{r7}
  400f9e:	b083      	sub	sp, #12
  400fa0:	af00      	add	r7, sp, #0
  400fa2:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	695b      	ldr	r3, [r3, #20]
}
  400fa8:	4618      	mov	r0, r3
  400faa:	370c      	adds	r7, #12
  400fac:	46bd      	mov	sp, r7
  400fae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb2:	4770      	bx	lr

00400fb4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fb4:	b480      	push	{r7}
  400fb6:	b083      	sub	sp, #12
  400fb8:	af00      	add	r7, sp, #0
  400fba:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fbc:	687b      	ldr	r3, [r7, #4]
  400fbe:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fc2:	601a      	str	r2, [r3, #0]
}
  400fc4:	370c      	adds	r7, #12
  400fc6:	46bd      	mov	sp, r7
  400fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop

00400fd0 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fd0:	b480      	push	{r7}
  400fd2:	b083      	sub	sp, #12
  400fd4:	af00      	add	r7, sp, #0
  400fd6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400fd8:	687b      	ldr	r3, [r7, #4]
  400fda:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400fde:	601a      	str	r2, [r3, #0]
}
  400fe0:	370c      	adds	r7, #12
  400fe2:	46bd      	mov	sp, r7
  400fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop

00400fec <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
  400ff4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	695b      	ldr	r3, [r3, #20]
  400ffa:	f003 0302 	and.w	r3, r3, #2
  400ffe:	2b00      	cmp	r3, #0
  401000:	d101      	bne.n	401006 <usart_write+0x1a>
		return 1;
  401002:	2301      	movs	r3, #1
  401004:	e005      	b.n	401012 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401006:	683b      	ldr	r3, [r7, #0]
  401008:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	61da      	str	r2, [r3, #28]
	return 0;
  401010:	2300      	movs	r3, #0
}
  401012:	4618      	mov	r0, r3
  401014:	370c      	adds	r7, #12
  401016:	46bd      	mov	sp, r7
  401018:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop

00401020 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401020:	b480      	push	{r7}
  401022:	b083      	sub	sp, #12
  401024:	af00      	add	r7, sp, #0
  401026:	6078      	str	r0, [r7, #4]
  401028:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	695b      	ldr	r3, [r3, #20]
  40102e:	f003 0301 	and.w	r3, r3, #1
  401032:	2b00      	cmp	r3, #0
  401034:	d101      	bne.n	40103a <usart_read+0x1a>
		return 1;
  401036:	2301      	movs	r3, #1
  401038:	e006      	b.n	401048 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40103a:	687b      	ldr	r3, [r7, #4]
  40103c:	699b      	ldr	r3, [r3, #24]
  40103e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401042:	683b      	ldr	r3, [r7, #0]
  401044:	601a      	str	r2, [r3, #0]

	return 0;
  401046:	2300      	movs	r3, #0
}
  401048:	4618      	mov	r0, r3
  40104a:	370c      	adds	r7, #12
  40104c:	46bd      	mov	sp, r7
  40104e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401052:	4770      	bx	lr

00401054 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401054:	b480      	push	{r7}
  401056:	b083      	sub	sp, #12
  401058:	af00      	add	r7, sp, #0
  40105a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	4a04      	ldr	r2, [pc, #16]	; (401070 <usart_disable_writeprotect+0x1c>)
  401060:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401064:	370c      	adds	r7, #12
  401066:	46bd      	mov	sp, r7
  401068:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	55534100 	.word	0x55534100

00401074 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401074:	b580      	push	{r7, lr}
  401076:	b082      	sub	sp, #8
  401078:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40107a:	4b16      	ldr	r3, [pc, #88]	; (4010d4 <Reset_Handler+0x60>)
  40107c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40107e:	4b16      	ldr	r3, [pc, #88]	; (4010d8 <Reset_Handler+0x64>)
  401080:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  401082:	687a      	ldr	r2, [r7, #4]
  401084:	683b      	ldr	r3, [r7, #0]
  401086:	429a      	cmp	r2, r3
  401088:	d00c      	beq.n	4010a4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40108a:	e007      	b.n	40109c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40108c:	683b      	ldr	r3, [r7, #0]
  40108e:	1d1a      	adds	r2, r3, #4
  401090:	603a      	str	r2, [r7, #0]
  401092:	687a      	ldr	r2, [r7, #4]
  401094:	1d11      	adds	r1, r2, #4
  401096:	6079      	str	r1, [r7, #4]
  401098:	6812      	ldr	r2, [r2, #0]
  40109a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40109c:	683b      	ldr	r3, [r7, #0]
  40109e:	4a0f      	ldr	r2, [pc, #60]	; (4010dc <Reset_Handler+0x68>)
  4010a0:	4293      	cmp	r3, r2
  4010a2:	d3f3      	bcc.n	40108c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4010a4:	4b0e      	ldr	r3, [pc, #56]	; (4010e0 <Reset_Handler+0x6c>)
  4010a6:	603b      	str	r3, [r7, #0]
  4010a8:	e004      	b.n	4010b4 <Reset_Handler+0x40>
                *pDest++ = 0;
  4010aa:	683b      	ldr	r3, [r7, #0]
  4010ac:	1d1a      	adds	r2, r3, #4
  4010ae:	603a      	str	r2, [r7, #0]
  4010b0:	2200      	movs	r2, #0
  4010b2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4010b4:	683b      	ldr	r3, [r7, #0]
  4010b6:	4a0b      	ldr	r2, [pc, #44]	; (4010e4 <Reset_Handler+0x70>)
  4010b8:	4293      	cmp	r3, r2
  4010ba:	d3f6      	bcc.n	4010aa <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4010bc:	4b0a      	ldr	r3, [pc, #40]	; (4010e8 <Reset_Handler+0x74>)
  4010be:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4010c0:	4a0a      	ldr	r2, [pc, #40]	; (4010ec <Reset_Handler+0x78>)
  4010c2:	687b      	ldr	r3, [r7, #4]
  4010c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4010c8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4010ca:	4b09      	ldr	r3, [pc, #36]	; (4010f0 <Reset_Handler+0x7c>)
  4010cc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4010ce:	4b09      	ldr	r3, [pc, #36]	; (4010f4 <Reset_Handler+0x80>)
  4010d0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4010d2:	e7fe      	b.n	4010d2 <Reset_Handler+0x5e>
  4010d4:	00403938 	.word	0x00403938
  4010d8:	20400000 	.word	0x20400000
  4010dc:	204008bc 	.word	0x204008bc
  4010e0:	204008bc 	.word	0x204008bc
  4010e4:	20401178 	.word	0x20401178
  4010e8:	00400000 	.word	0x00400000
  4010ec:	e000ed00 	.word	0xe000ed00
  4010f0:	00401b71 	.word	0x00401b71
  4010f4:	00401a55 	.word	0x00401a55

004010f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010f8:	b480      	push	{r7}
  4010fa:	af00      	add	r7, sp, #0
        while (1) {
        }
  4010fc:	e7fe      	b.n	4010fc <Dummy_Handler+0x4>
  4010fe:	bf00      	nop

00401100 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401100:	b480      	push	{r7}
  401102:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401104:	4b51      	ldr	r3, [pc, #324]	; (40124c <SystemCoreClockUpdate+0x14c>)
  401106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401108:	f003 0303 	and.w	r3, r3, #3
  40110c:	2b01      	cmp	r3, #1
  40110e:	d014      	beq.n	40113a <SystemCoreClockUpdate+0x3a>
  401110:	2b01      	cmp	r3, #1
  401112:	d302      	bcc.n	40111a <SystemCoreClockUpdate+0x1a>
  401114:	2b02      	cmp	r3, #2
  401116:	d038      	beq.n	40118a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401118:	e07b      	b.n	401212 <SystemCoreClockUpdate+0x112>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40111a:	4b4d      	ldr	r3, [pc, #308]	; (401250 <SystemCoreClockUpdate+0x150>)
  40111c:	695b      	ldr	r3, [r3, #20]
  40111e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401122:	2b00      	cmp	r3, #0
  401124:	d004      	beq.n	401130 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401126:	4b4b      	ldr	r3, [pc, #300]	; (401254 <SystemCoreClockUpdate+0x154>)
  401128:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40112c:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40112e:	e070      	b.n	401212 <SystemCoreClockUpdate+0x112>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401130:	4b48      	ldr	r3, [pc, #288]	; (401254 <SystemCoreClockUpdate+0x154>)
  401132:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401136:	601a      	str	r2, [r3, #0]
      }
    break;
  401138:	e06b      	b.n	401212 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40113a:	4b44      	ldr	r3, [pc, #272]	; (40124c <SystemCoreClockUpdate+0x14c>)
  40113c:	6a1b      	ldr	r3, [r3, #32]
  40113e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401142:	2b00      	cmp	r3, #0
  401144:	d003      	beq.n	40114e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401146:	4b43      	ldr	r3, [pc, #268]	; (401254 <SystemCoreClockUpdate+0x154>)
  401148:	4a43      	ldr	r2, [pc, #268]	; (401258 <SystemCoreClockUpdate+0x158>)
  40114a:	601a      	str	r2, [r3, #0]
  40114c:	e01c      	b.n	401188 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40114e:	4b41      	ldr	r3, [pc, #260]	; (401254 <SystemCoreClockUpdate+0x154>)
  401150:	4a42      	ldr	r2, [pc, #264]	; (40125c <SystemCoreClockUpdate+0x15c>)
  401152:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401154:	4b3d      	ldr	r3, [pc, #244]	; (40124c <SystemCoreClockUpdate+0x14c>)
  401156:	6a1b      	ldr	r3, [r3, #32]
  401158:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40115c:	2b10      	cmp	r3, #16
  40115e:	d004      	beq.n	40116a <SystemCoreClockUpdate+0x6a>
  401160:	2b20      	cmp	r3, #32
  401162:	d008      	beq.n	401176 <SystemCoreClockUpdate+0x76>
  401164:	2b00      	cmp	r3, #0
  401166:	d00e      	beq.n	401186 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401168:	e00e      	b.n	401188 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40116a:	4b3a      	ldr	r3, [pc, #232]	; (401254 <SystemCoreClockUpdate+0x154>)
  40116c:	681b      	ldr	r3, [r3, #0]
  40116e:	005b      	lsls	r3, r3, #1
  401170:	4a38      	ldr	r2, [pc, #224]	; (401254 <SystemCoreClockUpdate+0x154>)
  401172:	6013      	str	r3, [r2, #0]
          break;
  401174:	e008      	b.n	401188 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401176:	4b37      	ldr	r3, [pc, #220]	; (401254 <SystemCoreClockUpdate+0x154>)
  401178:	681a      	ldr	r2, [r3, #0]
  40117a:	4613      	mov	r3, r2
  40117c:	005b      	lsls	r3, r3, #1
  40117e:	4413      	add	r3, r2
  401180:	4a34      	ldr	r2, [pc, #208]	; (401254 <SystemCoreClockUpdate+0x154>)
  401182:	6013      	str	r3, [r2, #0]
          break;
  401184:	e000      	b.n	401188 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401186:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401188:	e043      	b.n	401212 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40118a:	4b30      	ldr	r3, [pc, #192]	; (40124c <SystemCoreClockUpdate+0x14c>)
  40118c:	6a1b      	ldr	r3, [r3, #32]
  40118e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401192:	2b00      	cmp	r3, #0
  401194:	d003      	beq.n	40119e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401196:	4b2f      	ldr	r3, [pc, #188]	; (401254 <SystemCoreClockUpdate+0x154>)
  401198:	4a2f      	ldr	r2, [pc, #188]	; (401258 <SystemCoreClockUpdate+0x158>)
  40119a:	601a      	str	r2, [r3, #0]
  40119c:	e01c      	b.n	4011d8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40119e:	4b2d      	ldr	r3, [pc, #180]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011a0:	4a2e      	ldr	r2, [pc, #184]	; (40125c <SystemCoreClockUpdate+0x15c>)
  4011a2:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011a4:	4b29      	ldr	r3, [pc, #164]	; (40124c <SystemCoreClockUpdate+0x14c>)
  4011a6:	6a1b      	ldr	r3, [r3, #32]
  4011a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011ac:	2b10      	cmp	r3, #16
  4011ae:	d004      	beq.n	4011ba <SystemCoreClockUpdate+0xba>
  4011b0:	2b20      	cmp	r3, #32
  4011b2:	d008      	beq.n	4011c6 <SystemCoreClockUpdate+0xc6>
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d00e      	beq.n	4011d6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4011b8:	e00e      	b.n	4011d8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4011ba:	4b26      	ldr	r3, [pc, #152]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011bc:	681b      	ldr	r3, [r3, #0]
  4011be:	005b      	lsls	r3, r3, #1
  4011c0:	4a24      	ldr	r2, [pc, #144]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011c2:	6013      	str	r3, [r2, #0]
          break;
  4011c4:	e008      	b.n	4011d8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4011c6:	4b23      	ldr	r3, [pc, #140]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011c8:	681a      	ldr	r2, [r3, #0]
  4011ca:	4613      	mov	r3, r2
  4011cc:	005b      	lsls	r3, r3, #1
  4011ce:	4413      	add	r3, r2
  4011d0:	4a20      	ldr	r2, [pc, #128]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011d2:	6013      	str	r3, [r2, #0]
          break;
  4011d4:	e000      	b.n	4011d8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4011d6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4011d8:	4b1c      	ldr	r3, [pc, #112]	; (40124c <SystemCoreClockUpdate+0x14c>)
  4011da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011dc:	f003 0303 	and.w	r3, r3, #3
  4011e0:	2b02      	cmp	r3, #2
  4011e2:	d115      	bne.n	401210 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4011e4:	4b19      	ldr	r3, [pc, #100]	; (40124c <SystemCoreClockUpdate+0x14c>)
  4011e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4011e8:	4b1d      	ldr	r3, [pc, #116]	; (401260 <SystemCoreClockUpdate+0x160>)
  4011ea:	4013      	ands	r3, r2
  4011ec:	0c1b      	lsrs	r3, r3, #16
  4011ee:	3301      	adds	r3, #1
  4011f0:	4a18      	ldr	r2, [pc, #96]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011f2:	6812      	ldr	r2, [r2, #0]
  4011f4:	fb02 f303 	mul.w	r3, r2, r3
  4011f8:	4a16      	ldr	r2, [pc, #88]	; (401254 <SystemCoreClockUpdate+0x154>)
  4011fa:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4011fc:	4b13      	ldr	r3, [pc, #76]	; (40124c <SystemCoreClockUpdate+0x14c>)
  4011fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401200:	b2db      	uxtb	r3, r3
  401202:	4a14      	ldr	r2, [pc, #80]	; (401254 <SystemCoreClockUpdate+0x154>)
  401204:	6812      	ldr	r2, [r2, #0]
  401206:	fbb2 f3f3 	udiv	r3, r2, r3
  40120a:	4a12      	ldr	r2, [pc, #72]	; (401254 <SystemCoreClockUpdate+0x154>)
  40120c:	6013      	str	r3, [r2, #0]
      }
    break;
  40120e:	e7ff      	b.n	401210 <SystemCoreClockUpdate+0x110>
  401210:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401212:	4b0e      	ldr	r3, [pc, #56]	; (40124c <SystemCoreClockUpdate+0x14c>)
  401214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401216:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40121a:	2b70      	cmp	r3, #112	; 0x70
  40121c:	d108      	bne.n	401230 <SystemCoreClockUpdate+0x130>
  {
    SystemCoreClock /= 3U;
  40121e:	4b0d      	ldr	r3, [pc, #52]	; (401254 <SystemCoreClockUpdate+0x154>)
  401220:	681b      	ldr	r3, [r3, #0]
  401222:	4a10      	ldr	r2, [pc, #64]	; (401264 <SystemCoreClockUpdate+0x164>)
  401224:	fba2 2303 	umull	r2, r3, r2, r3
  401228:	085b      	lsrs	r3, r3, #1
  40122a:	4a0a      	ldr	r2, [pc, #40]	; (401254 <SystemCoreClockUpdate+0x154>)
  40122c:	6013      	str	r3, [r2, #0]
  40122e:	e009      	b.n	401244 <SystemCoreClockUpdate+0x144>
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401230:	4b06      	ldr	r3, [pc, #24]	; (40124c <SystemCoreClockUpdate+0x14c>)
  401232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401234:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401238:	091a      	lsrs	r2, r3, #4
  40123a:	4b06      	ldr	r3, [pc, #24]	; (401254 <SystemCoreClockUpdate+0x154>)
  40123c:	681b      	ldr	r3, [r3, #0]
  40123e:	40d3      	lsrs	r3, r2
  401240:	4a04      	ldr	r2, [pc, #16]	; (401254 <SystemCoreClockUpdate+0x154>)
  401242:	6013      	str	r3, [r2, #0]
  }
}
  401244:	46bd      	mov	sp, r7
  401246:	f85d 7b04 	ldr.w	r7, [sp], #4
  40124a:	4770      	bx	lr
  40124c:	400e0600 	.word	0x400e0600
  401250:	400e1810 	.word	0x400e1810
  401254:	20400000 	.word	0x20400000
  401258:	00b71b00 	.word	0x00b71b00
  40125c:	003d0900 	.word	0x003d0900
  401260:	07ff0000 	.word	0x07ff0000
  401264:	aaaaaaab 	.word	0xaaaaaaab

00401268 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401268:	b480      	push	{r7}
  40126a:	b083      	sub	sp, #12
  40126c:	af00      	add	r7, sp, #0
  40126e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	4a18      	ldr	r2, [pc, #96]	; (4012d4 <system_init_flash+0x6c>)
  401274:	4293      	cmp	r3, r2
  401276:	d804      	bhi.n	401282 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401278:	4b17      	ldr	r3, [pc, #92]	; (4012d8 <system_init_flash+0x70>)
  40127a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40127e:	601a      	str	r2, [r3, #0]
  401280:	e023      	b.n	4012ca <system_init_flash+0x62>
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401282:	687b      	ldr	r3, [r7, #4]
  401284:	4a15      	ldr	r2, [pc, #84]	; (4012dc <system_init_flash+0x74>)
  401286:	4293      	cmp	r3, r2
  401288:	d803      	bhi.n	401292 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40128a:	4b13      	ldr	r3, [pc, #76]	; (4012d8 <system_init_flash+0x70>)
  40128c:	4a14      	ldr	r2, [pc, #80]	; (4012e0 <system_init_flash+0x78>)
  40128e:	601a      	str	r2, [r3, #0]
  401290:	e01b      	b.n	4012ca <system_init_flash+0x62>
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401292:	687b      	ldr	r3, [r7, #4]
  401294:	4a13      	ldr	r2, [pc, #76]	; (4012e4 <system_init_flash+0x7c>)
  401296:	4293      	cmp	r3, r2
  401298:	d803      	bhi.n	4012a2 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40129a:	4b0f      	ldr	r3, [pc, #60]	; (4012d8 <system_init_flash+0x70>)
  40129c:	4a12      	ldr	r2, [pc, #72]	; (4012e8 <system_init_flash+0x80>)
  40129e:	601a      	str	r2, [r3, #0]
  4012a0:	e013      	b.n	4012ca <system_init_flash+0x62>
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012a2:	687b      	ldr	r3, [r7, #4]
  4012a4:	4a11      	ldr	r2, [pc, #68]	; (4012ec <system_init_flash+0x84>)
  4012a6:	4293      	cmp	r3, r2
  4012a8:	d803      	bhi.n	4012b2 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012aa:	4b0b      	ldr	r3, [pc, #44]	; (4012d8 <system_init_flash+0x70>)
  4012ac:	4a10      	ldr	r2, [pc, #64]	; (4012f0 <system_init_flash+0x88>)
  4012ae:	601a      	str	r2, [r3, #0]
  4012b0:	e00b      	b.n	4012ca <system_init_flash+0x62>
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012b2:	687b      	ldr	r3, [r7, #4]
  4012b4:	4a0f      	ldr	r2, [pc, #60]	; (4012f4 <system_init_flash+0x8c>)
  4012b6:	4293      	cmp	r3, r2
  4012b8:	d804      	bhi.n	4012c4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012ba:	4b07      	ldr	r3, [pc, #28]	; (4012d8 <system_init_flash+0x70>)
  4012bc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4012c0:	601a      	str	r2, [r3, #0]
  4012c2:	e002      	b.n	4012ca <system_init_flash+0x62>
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012c4:	4b04      	ldr	r3, [pc, #16]	; (4012d8 <system_init_flash+0x70>)
  4012c6:	4a0c      	ldr	r2, [pc, #48]	; (4012f8 <system_init_flash+0x90>)
  4012c8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4012ca:	370c      	adds	r7, #12
  4012cc:	46bd      	mov	sp, r7
  4012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d2:	4770      	bx	lr
  4012d4:	01312cff 	.word	0x01312cff
  4012d8:	400e0c00 	.word	0x400e0c00
  4012dc:	026259ff 	.word	0x026259ff
  4012e0:	04000100 	.word	0x04000100
  4012e4:	039386ff 	.word	0x039386ff
  4012e8:	04000200 	.word	0x04000200
  4012ec:	04c4b3ff 	.word	0x04c4b3ff
  4012f0:	04000300 	.word	0x04000300
  4012f4:	05f5e0ff 	.word	0x05f5e0ff
  4012f8:	04000500 	.word	0x04000500

004012fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4012fc:	b480      	push	{r7}
  4012fe:	b085      	sub	sp, #20
  401300:	af00      	add	r7, sp, #0
  401302:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401304:	4b10      	ldr	r3, [pc, #64]	; (401348 <_sbrk+0x4c>)
  401306:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401308:	4b10      	ldr	r3, [pc, #64]	; (40134c <_sbrk+0x50>)
  40130a:	681b      	ldr	r3, [r3, #0]
  40130c:	2b00      	cmp	r3, #0
  40130e:	d102      	bne.n	401316 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401310:	4b0e      	ldr	r3, [pc, #56]	; (40134c <_sbrk+0x50>)
  401312:	4a0f      	ldr	r2, [pc, #60]	; (401350 <_sbrk+0x54>)
  401314:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401316:	4b0d      	ldr	r3, [pc, #52]	; (40134c <_sbrk+0x50>)
  401318:	681b      	ldr	r3, [r3, #0]
  40131a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40131c:	68ba      	ldr	r2, [r7, #8]
  40131e:	687b      	ldr	r3, [r7, #4]
  401320:	441a      	add	r2, r3
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	429a      	cmp	r2, r3
  401326:	dd02      	ble.n	40132e <_sbrk+0x32>
		return (caddr_t) -1;	
  401328:	f04f 33ff 	mov.w	r3, #4294967295
  40132c:	e006      	b.n	40133c <_sbrk+0x40>
	}

	heap += incr;
  40132e:	4b07      	ldr	r3, [pc, #28]	; (40134c <_sbrk+0x50>)
  401330:	681a      	ldr	r2, [r3, #0]
  401332:	687b      	ldr	r3, [r7, #4]
  401334:	4413      	add	r3, r2
  401336:	4a05      	ldr	r2, [pc, #20]	; (40134c <_sbrk+0x50>)
  401338:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40133a:	68bb      	ldr	r3, [r7, #8]
}
  40133c:	4618      	mov	r0, r3
  40133e:	3714      	adds	r7, #20
  401340:	46bd      	mov	sp, r7
  401342:	f85d 7b04 	ldr.w	r7, [sp], #4
  401346:	4770      	bx	lr
  401348:	2045fffc 	.word	0x2045fffc
  40134c:	2040094c 	.word	0x2040094c
  401350:	20403378 	.word	0x20403378

00401354 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401354:	b480      	push	{r7}
  401356:	b083      	sub	sp, #12
  401358:	af00      	add	r7, sp, #0
  40135a:	6078      	str	r0, [r7, #4]
	return -1;
  40135c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401360:	4618      	mov	r0, r3
  401362:	370c      	adds	r7, #12
  401364:	46bd      	mov	sp, r7
  401366:	f85d 7b04 	ldr.w	r7, [sp], #4
  40136a:	4770      	bx	lr

0040136c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40136c:	b480      	push	{r7}
  40136e:	b083      	sub	sp, #12
  401370:	af00      	add	r7, sp, #0
  401372:	6078      	str	r0, [r7, #4]
  401374:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401376:	683b      	ldr	r3, [r7, #0]
  401378:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40137c:	605a      	str	r2, [r3, #4]

	return 0;
  40137e:	2300      	movs	r3, #0
}
  401380:	4618      	mov	r0, r3
  401382:	370c      	adds	r7, #12
  401384:	46bd      	mov	sp, r7
  401386:	f85d 7b04 	ldr.w	r7, [sp], #4
  40138a:	4770      	bx	lr

0040138c <_isatty>:

extern int _isatty(int file)
{
  40138c:	b480      	push	{r7}
  40138e:	b083      	sub	sp, #12
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
	return 1;
  401394:	2301      	movs	r3, #1
}
  401396:	4618      	mov	r0, r3
  401398:	370c      	adds	r7, #12
  40139a:	46bd      	mov	sp, r7
  40139c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013a0:	4770      	bx	lr
  4013a2:	bf00      	nop

004013a4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4013a4:	b480      	push	{r7}
  4013a6:	b085      	sub	sp, #20
  4013a8:	af00      	add	r7, sp, #0
  4013aa:	60f8      	str	r0, [r7, #12]
  4013ac:	60b9      	str	r1, [r7, #8]
  4013ae:	607a      	str	r2, [r7, #4]
	return 0;
  4013b0:	2300      	movs	r3, #0
}
  4013b2:	4618      	mov	r0, r3
  4013b4:	3714      	adds	r7, #20
  4013b6:	46bd      	mov	sp, r7
  4013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013bc:	4770      	bx	lr
  4013be:	bf00      	nop

004013c0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4013c0:	b480      	push	{r7}
  4013c2:	b083      	sub	sp, #12
  4013c4:	af00      	add	r7, sp, #0
  4013c6:	4603      	mov	r3, r0
  4013c8:	6039      	str	r1, [r7, #0]
  4013ca:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4013cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4013d0:	2b00      	cmp	r3, #0
  4013d2:	da0b      	bge.n	4013ec <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4013d4:	490d      	ldr	r1, [pc, #52]	; (40140c <NVIC_SetPriority+0x4c>)
  4013d6:	79fb      	ldrb	r3, [r7, #7]
  4013d8:	f003 030f 	and.w	r3, r3, #15
  4013dc:	3b04      	subs	r3, #4
  4013de:	683a      	ldr	r2, [r7, #0]
  4013e0:	b2d2      	uxtb	r2, r2
  4013e2:	0152      	lsls	r2, r2, #5
  4013e4:	b2d2      	uxtb	r2, r2
  4013e6:	440b      	add	r3, r1
  4013e8:	761a      	strb	r2, [r3, #24]
  4013ea:	e009      	b.n	401400 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4013ec:	4908      	ldr	r1, [pc, #32]	; (401410 <NVIC_SetPriority+0x50>)
  4013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4013f2:	683a      	ldr	r2, [r7, #0]
  4013f4:	b2d2      	uxtb	r2, r2
  4013f6:	0152      	lsls	r2, r2, #5
  4013f8:	b2d2      	uxtb	r2, r2
  4013fa:	440b      	add	r3, r1
  4013fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401400:	370c      	adds	r7, #12
  401402:	46bd      	mov	sp, r7
  401404:	f85d 7b04 	ldr.w	r7, [sp], #4
  401408:	4770      	bx	lr
  40140a:	bf00      	nop
  40140c:	e000ed00 	.word	0xe000ed00
  401410:	e000e100 	.word	0xe000e100

00401414 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401414:	b580      	push	{r7, lr}
  401416:	b082      	sub	sp, #8
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	3b01      	subs	r3, #1
  401420:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401424:	d301      	bcc.n	40142a <SysTick_Config+0x16>
  401426:	2301      	movs	r3, #1
  401428:	e00f      	b.n	40144a <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40142a:	4a0a      	ldr	r2, [pc, #40]	; (401454 <SysTick_Config+0x40>)
  40142c:	687b      	ldr	r3, [r7, #4]
  40142e:	3b01      	subs	r3, #1
  401430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401432:	f04f 30ff 	mov.w	r0, #4294967295
  401436:	2107      	movs	r1, #7
  401438:	4b07      	ldr	r3, [pc, #28]	; (401458 <SysTick_Config+0x44>)
  40143a:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  40143c:	4b05      	ldr	r3, [pc, #20]	; (401454 <SysTick_Config+0x40>)
  40143e:	2200      	movs	r2, #0
  401440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401442:	4b04      	ldr	r3, [pc, #16]	; (401454 <SysTick_Config+0x40>)
  401444:	2207      	movs	r2, #7
  401446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401448:	2300      	movs	r3, #0
}
  40144a:	4618      	mov	r0, r3
  40144c:	3708      	adds	r7, #8
  40144e:	46bd      	mov	sp, r7
  401450:	bd80      	pop	{r7, pc}
  401452:	bf00      	nop
  401454:	e000e010 	.word	0xe000e010
  401458:	004013c1 	.word	0x004013c1

0040145c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40145c:	b480      	push	{r7}
  40145e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_4M_RC) {
		return OSC_MAINCK_4M_RC_HZ;
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_8M_RC) {
		return OSC_MAINCK_8M_RC_HZ;
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) {
		return OSC_MAINCK_12M_RC_HZ;
  401460:	4b02      	ldr	r3, [pc, #8]	; (40146c <sysclk_get_main_hz+0x10>)
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401462:	4618      	mov	r0, r3
  401464:	46bd      	mov	sp, r7
  401466:	f85d 7b04 	ldr.w	r7, [sp], #4
  40146a:	4770      	bx	lr
  40146c:	00b71b00 	.word	0x00b71b00

00401470 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401470:	b580      	push	{r7, lr}
  401472:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401474:	4b02      	ldr	r3, [pc, #8]	; (401480 <sysclk_get_cpu_hz+0x10>)
  401476:	4798      	blx	r3
  401478:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40147a:	4618      	mov	r0, r3
  40147c:	bd80      	pop	{r7, pc}
  40147e:	bf00      	nop
  401480:	0040145d 	.word	0x0040145d

00401484 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401484:	b580      	push	{r7, lr}
  401486:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401488:	4b02      	ldr	r3, [pc, #8]	; (401494 <sysclk_get_peripheral_hz+0x10>)
  40148a:	4798      	blx	r3
  40148c:	4603      	mov	r3, r0
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40148e:	4618      	mov	r0, r3
  401490:	bd80      	pop	{r7, pc}
  401492:	bf00      	nop
  401494:	0040145d 	.word	0x0040145d

00401498 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401498:	b580      	push	{r7, lr}
  40149a:	b082      	sub	sp, #8
  40149c:	af00      	add	r7, sp, #0
  40149e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4014a0:	6878      	ldr	r0, [r7, #4]
  4014a2:	4b02      	ldr	r3, [pc, #8]	; (4014ac <sysclk_enable_peripheral_clock+0x14>)
  4014a4:	4798      	blx	r3
}
  4014a6:	3708      	adds	r7, #8
  4014a8:	46bd      	mov	sp, r7
  4014aa:	bd80      	pop	{r7, pc}
  4014ac:	00400c7d 	.word	0x00400c7d

004014b0 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  4014b0:	b480      	push	{r7}
  4014b2:	b08b      	sub	sp, #44	; 0x2c
  4014b4:	af00      	add	r7, sp, #0
  4014b6:	6078      	str	r0, [r7, #4]
  4014b8:	687b      	ldr	r3, [r7, #4]
  4014ba:	627b      	str	r3, [r7, #36]	; 0x24
  4014bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4014be:	623b      	str	r3, [r7, #32]
  4014c0:	6a3b      	ldr	r3, [r7, #32]
  4014c2:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4014c4:	69fb      	ldr	r3, [r7, #28]
  4014c6:	095b      	lsrs	r3, r3, #5
  4014c8:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4014ca:	69ba      	ldr	r2, [r7, #24]
  4014cc:	4b12      	ldr	r3, [pc, #72]	; (401518 <ioport_toggle_pin_level+0x68>)
  4014ce:	4413      	add	r3, r2
  4014d0:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  4014d2:	617b      	str	r3, [r7, #20]
  4014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4014d6:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4014d8:	693b      	ldr	r3, [r7, #16]
  4014da:	f003 031f 	and.w	r3, r3, #31
  4014de:	2201      	movs	r2, #1
  4014e0:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  4014e4:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4014e6:	697b      	ldr	r3, [r7, #20]
  4014e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4014ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4014ec:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4014ee:	68bb      	ldr	r3, [r7, #8]
  4014f0:	f003 031f 	and.w	r3, r3, #31
  4014f4:	2101      	movs	r1, #1
  4014f6:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4014fa:	4013      	ands	r3, r2
  4014fc:	2b00      	cmp	r3, #0
  4014fe:	d003      	beq.n	401508 <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  401500:	697b      	ldr	r3, [r7, #20]
  401502:	68fa      	ldr	r2, [r7, #12]
  401504:	635a      	str	r2, [r3, #52]	; 0x34
  401506:	e002      	b.n	40150e <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  401508:	697b      	ldr	r3, [r7, #20]
  40150a:	68fa      	ldr	r2, [r7, #12]
  40150c:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_toggle_pin_level(pin);
}
  40150e:	372c      	adds	r7, #44	; 0x2c
  401510:	46bd      	mov	sp, r7
  401512:	f85d 7b04 	ldr.w	r7, [sp], #4
  401516:	4770      	bx	lr
  401518:	00200707 	.word	0x00200707

0040151c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40151c:	b580      	push	{r7, lr}
  40151e:	b08c      	sub	sp, #48	; 0x30
  401520:	af00      	add	r7, sp, #0
  401522:	6078      	str	r0, [r7, #4]
  401524:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401526:	4b48      	ldr	r3, [pc, #288]	; (401648 <usart_serial_init+0x12c>)
  401528:	4798      	blx	r3
  40152a:	4603      	mov	r3, r0
  40152c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40152e:	683b      	ldr	r3, [r7, #0]
  401530:	681b      	ldr	r3, [r3, #0]
  401532:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401534:	683b      	ldr	r3, [r7, #0]
  401536:	689b      	ldr	r3, [r3, #8]
  401538:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40153a:	683b      	ldr	r3, [r7, #0]
  40153c:	681b      	ldr	r3, [r3, #0]
  40153e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401540:	683b      	ldr	r3, [r7, #0]
  401542:	685b      	ldr	r3, [r3, #4]
  401544:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401546:	683b      	ldr	r3, [r7, #0]
  401548:	689b      	ldr	r3, [r3, #8]
  40154a:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  40154c:	683b      	ldr	r3, [r7, #0]
  40154e:	68db      	ldr	r3, [r3, #12]
  401550:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401552:	2300      	movs	r3, #0
  401554:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401556:	687b      	ldr	r3, [r7, #4]
  401558:	4a3c      	ldr	r2, [pc, #240]	; (40164c <usart_serial_init+0x130>)
  40155a:	4293      	cmp	r3, r2
  40155c:	d108      	bne.n	401570 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40155e:	2007      	movs	r0, #7
  401560:	4b3b      	ldr	r3, [pc, #236]	; (401650 <usart_serial_init+0x134>)
  401562:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401564:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401568:	6878      	ldr	r0, [r7, #4]
  40156a:	4619      	mov	r1, r3
  40156c:	4b39      	ldr	r3, [pc, #228]	; (401654 <usart_serial_init+0x138>)
  40156e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401570:	687b      	ldr	r3, [r7, #4]
  401572:	4a39      	ldr	r2, [pc, #228]	; (401658 <usart_serial_init+0x13c>)
  401574:	4293      	cmp	r3, r2
  401576:	d108      	bne.n	40158a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401578:	2008      	movs	r0, #8
  40157a:	4b35      	ldr	r3, [pc, #212]	; (401650 <usart_serial_init+0x134>)
  40157c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40157e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401582:	6878      	ldr	r0, [r7, #4]
  401584:	4619      	mov	r1, r3
  401586:	4b33      	ldr	r3, [pc, #204]	; (401654 <usart_serial_init+0x138>)
  401588:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40158a:	687b      	ldr	r3, [r7, #4]
  40158c:	4a33      	ldr	r2, [pc, #204]	; (40165c <usart_serial_init+0x140>)
  40158e:	4293      	cmp	r3, r2
  401590:	d108      	bne.n	4015a4 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401592:	202c      	movs	r0, #44	; 0x2c
  401594:	4b2e      	ldr	r3, [pc, #184]	; (401650 <usart_serial_init+0x134>)
  401596:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401598:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40159c:	6878      	ldr	r0, [r7, #4]
  40159e:	4619      	mov	r1, r3
  4015a0:	4b2c      	ldr	r3, [pc, #176]	; (401654 <usart_serial_init+0x138>)
  4015a2:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4015a4:	687b      	ldr	r3, [r7, #4]
  4015a6:	4a2e      	ldr	r2, [pc, #184]	; (401660 <usart_serial_init+0x144>)
  4015a8:	4293      	cmp	r3, r2
  4015aa:	d108      	bne.n	4015be <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4015ac:	202d      	movs	r0, #45	; 0x2d
  4015ae:	4b28      	ldr	r3, [pc, #160]	; (401650 <usart_serial_init+0x134>)
  4015b0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4015b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4015b6:	6878      	ldr	r0, [r7, #4]
  4015b8:	4619      	mov	r1, r3
  4015ba:	4b26      	ldr	r3, [pc, #152]	; (401654 <usart_serial_init+0x138>)
  4015bc:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4015be:	687b      	ldr	r3, [r7, #4]
  4015c0:	4a28      	ldr	r2, [pc, #160]	; (401664 <usart_serial_init+0x148>)
  4015c2:	4293      	cmp	r3, r2
  4015c4:	d111      	bne.n	4015ea <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4015c6:	200d      	movs	r0, #13
  4015c8:	4b21      	ldr	r3, [pc, #132]	; (401650 <usart_serial_init+0x134>)
  4015ca:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4015cc:	4b1e      	ldr	r3, [pc, #120]	; (401648 <usart_serial_init+0x12c>)
  4015ce:	4798      	blx	r3
  4015d0:	4602      	mov	r2, r0
  4015d2:	f107 030c 	add.w	r3, r7, #12
  4015d6:	6878      	ldr	r0, [r7, #4]
  4015d8:	4619      	mov	r1, r3
  4015da:	4b23      	ldr	r3, [pc, #140]	; (401668 <usart_serial_init+0x14c>)
  4015dc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4015de:	6878      	ldr	r0, [r7, #4]
  4015e0:	4b22      	ldr	r3, [pc, #136]	; (40166c <usart_serial_init+0x150>)
  4015e2:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4015e4:	6878      	ldr	r0, [r7, #4]
  4015e6:	4b22      	ldr	r3, [pc, #136]	; (401670 <usart_serial_init+0x154>)
  4015e8:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015ea:	687b      	ldr	r3, [r7, #4]
  4015ec:	4a21      	ldr	r2, [pc, #132]	; (401674 <usart_serial_init+0x158>)
  4015ee:	4293      	cmp	r3, r2
  4015f0:	d111      	bne.n	401616 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4015f2:	200e      	movs	r0, #14
  4015f4:	4b16      	ldr	r3, [pc, #88]	; (401650 <usart_serial_init+0x134>)
  4015f6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4015f8:	4b13      	ldr	r3, [pc, #76]	; (401648 <usart_serial_init+0x12c>)
  4015fa:	4798      	blx	r3
  4015fc:	4602      	mov	r2, r0
  4015fe:	f107 030c 	add.w	r3, r7, #12
  401602:	6878      	ldr	r0, [r7, #4]
  401604:	4619      	mov	r1, r3
  401606:	4b18      	ldr	r3, [pc, #96]	; (401668 <usart_serial_init+0x14c>)
  401608:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40160a:	6878      	ldr	r0, [r7, #4]
  40160c:	4b17      	ldr	r3, [pc, #92]	; (40166c <usart_serial_init+0x150>)
  40160e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401610:	6878      	ldr	r0, [r7, #4]
  401612:	4b17      	ldr	r3, [pc, #92]	; (401670 <usart_serial_init+0x154>)
  401614:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401616:	687b      	ldr	r3, [r7, #4]
  401618:	4a17      	ldr	r2, [pc, #92]	; (401678 <usart_serial_init+0x15c>)
  40161a:	4293      	cmp	r3, r2
  40161c:	d111      	bne.n	401642 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  40161e:	200f      	movs	r0, #15
  401620:	4b0b      	ldr	r3, [pc, #44]	; (401650 <usart_serial_init+0x134>)
  401622:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401624:	4b08      	ldr	r3, [pc, #32]	; (401648 <usart_serial_init+0x12c>)
  401626:	4798      	blx	r3
  401628:	4602      	mov	r2, r0
  40162a:	f107 030c 	add.w	r3, r7, #12
  40162e:	6878      	ldr	r0, [r7, #4]
  401630:	4619      	mov	r1, r3
  401632:	4b0d      	ldr	r3, [pc, #52]	; (401668 <usart_serial_init+0x14c>)
  401634:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401636:	6878      	ldr	r0, [r7, #4]
  401638:	4b0c      	ldr	r3, [pc, #48]	; (40166c <usart_serial_init+0x150>)
  40163a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40163c:	6878      	ldr	r0, [r7, #4]
  40163e:	4b0c      	ldr	r3, [pc, #48]	; (401670 <usart_serial_init+0x154>)
  401640:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401642:	3730      	adds	r7, #48	; 0x30
  401644:	46bd      	mov	sp, r7
  401646:	bd80      	pop	{r7, pc}
  401648:	00401485 	.word	0x00401485
  40164c:	400e0800 	.word	0x400e0800
  401650:	00401499 	.word	0x00401499
  401654:	00400d01 	.word	0x00400d01
  401658:	400e0a00 	.word	0x400e0a00
  40165c:	400e1a00 	.word	0x400e1a00
  401660:	400e1c00 	.word	0x400e1c00
  401664:	40024000 	.word	0x40024000
  401668:	00400e9d 	.word	0x00400e9d
  40166c:	00400f21 	.word	0x00400f21
  401670:	00400f51 	.word	0x00400f51
  401674:	40028000 	.word	0x40028000
  401678:	4002c000 	.word	0x4002c000

0040167c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40167c:	b580      	push	{r7, lr}
  40167e:	b082      	sub	sp, #8
  401680:	af00      	add	r7, sp, #0
  401682:	6078      	str	r0, [r7, #4]
  401684:	460b      	mov	r3, r1
  401686:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401688:	687b      	ldr	r3, [r7, #4]
  40168a:	4a36      	ldr	r2, [pc, #216]	; (401764 <usart_serial_putchar+0xe8>)
  40168c:	4293      	cmp	r3, r2
  40168e:	d10a      	bne.n	4016a6 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401690:	bf00      	nop
  401692:	78fb      	ldrb	r3, [r7, #3]
  401694:	6878      	ldr	r0, [r7, #4]
  401696:	4619      	mov	r1, r3
  401698:	4b33      	ldr	r3, [pc, #204]	; (401768 <usart_serial_putchar+0xec>)
  40169a:	4798      	blx	r3
  40169c:	4603      	mov	r3, r0
  40169e:	2b00      	cmp	r3, #0
  4016a0:	d1f7      	bne.n	401692 <usart_serial_putchar+0x16>
		return 1;
  4016a2:	2301      	movs	r3, #1
  4016a4:	e05a      	b.n	40175c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4016a6:	687b      	ldr	r3, [r7, #4]
  4016a8:	4a30      	ldr	r2, [pc, #192]	; (40176c <usart_serial_putchar+0xf0>)
  4016aa:	4293      	cmp	r3, r2
  4016ac:	d10a      	bne.n	4016c4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4016ae:	bf00      	nop
  4016b0:	78fb      	ldrb	r3, [r7, #3]
  4016b2:	6878      	ldr	r0, [r7, #4]
  4016b4:	4619      	mov	r1, r3
  4016b6:	4b2c      	ldr	r3, [pc, #176]	; (401768 <usart_serial_putchar+0xec>)
  4016b8:	4798      	blx	r3
  4016ba:	4603      	mov	r3, r0
  4016bc:	2b00      	cmp	r3, #0
  4016be:	d1f7      	bne.n	4016b0 <usart_serial_putchar+0x34>
		return 1;
  4016c0:	2301      	movs	r3, #1
  4016c2:	e04b      	b.n	40175c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4016c4:	687b      	ldr	r3, [r7, #4]
  4016c6:	4a2a      	ldr	r2, [pc, #168]	; (401770 <usart_serial_putchar+0xf4>)
  4016c8:	4293      	cmp	r3, r2
  4016ca:	d10a      	bne.n	4016e2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4016cc:	bf00      	nop
  4016ce:	78fb      	ldrb	r3, [r7, #3]
  4016d0:	6878      	ldr	r0, [r7, #4]
  4016d2:	4619      	mov	r1, r3
  4016d4:	4b24      	ldr	r3, [pc, #144]	; (401768 <usart_serial_putchar+0xec>)
  4016d6:	4798      	blx	r3
  4016d8:	4603      	mov	r3, r0
  4016da:	2b00      	cmp	r3, #0
  4016dc:	d1f7      	bne.n	4016ce <usart_serial_putchar+0x52>
		return 1;
  4016de:	2301      	movs	r3, #1
  4016e0:	e03c      	b.n	40175c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4016e2:	687b      	ldr	r3, [r7, #4]
  4016e4:	4a23      	ldr	r2, [pc, #140]	; (401774 <usart_serial_putchar+0xf8>)
  4016e6:	4293      	cmp	r3, r2
  4016e8:	d10a      	bne.n	401700 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4016ea:	bf00      	nop
  4016ec:	78fb      	ldrb	r3, [r7, #3]
  4016ee:	6878      	ldr	r0, [r7, #4]
  4016f0:	4619      	mov	r1, r3
  4016f2:	4b1d      	ldr	r3, [pc, #116]	; (401768 <usart_serial_putchar+0xec>)
  4016f4:	4798      	blx	r3
  4016f6:	4603      	mov	r3, r0
  4016f8:	2b00      	cmp	r3, #0
  4016fa:	d1f7      	bne.n	4016ec <usart_serial_putchar+0x70>
		return 1;
  4016fc:	2301      	movs	r3, #1
  4016fe:	e02d      	b.n	40175c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401700:	687b      	ldr	r3, [r7, #4]
  401702:	4a1d      	ldr	r2, [pc, #116]	; (401778 <usart_serial_putchar+0xfc>)
  401704:	4293      	cmp	r3, r2
  401706:	d10a      	bne.n	40171e <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401708:	bf00      	nop
  40170a:	78fb      	ldrb	r3, [r7, #3]
  40170c:	6878      	ldr	r0, [r7, #4]
  40170e:	4619      	mov	r1, r3
  401710:	4b1a      	ldr	r3, [pc, #104]	; (40177c <usart_serial_putchar+0x100>)
  401712:	4798      	blx	r3
  401714:	4603      	mov	r3, r0
  401716:	2b00      	cmp	r3, #0
  401718:	d1f7      	bne.n	40170a <usart_serial_putchar+0x8e>
		return 1;
  40171a:	2301      	movs	r3, #1
  40171c:	e01e      	b.n	40175c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40171e:	687b      	ldr	r3, [r7, #4]
  401720:	4a17      	ldr	r2, [pc, #92]	; (401780 <usart_serial_putchar+0x104>)
  401722:	4293      	cmp	r3, r2
  401724:	d10a      	bne.n	40173c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401726:	bf00      	nop
  401728:	78fb      	ldrb	r3, [r7, #3]
  40172a:	6878      	ldr	r0, [r7, #4]
  40172c:	4619      	mov	r1, r3
  40172e:	4b13      	ldr	r3, [pc, #76]	; (40177c <usart_serial_putchar+0x100>)
  401730:	4798      	blx	r3
  401732:	4603      	mov	r3, r0
  401734:	2b00      	cmp	r3, #0
  401736:	d1f7      	bne.n	401728 <usart_serial_putchar+0xac>
		return 1;
  401738:	2301      	movs	r3, #1
  40173a:	e00f      	b.n	40175c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40173c:	687b      	ldr	r3, [r7, #4]
  40173e:	4a11      	ldr	r2, [pc, #68]	; (401784 <usart_serial_putchar+0x108>)
  401740:	4293      	cmp	r3, r2
  401742:	d10a      	bne.n	40175a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401744:	bf00      	nop
  401746:	78fb      	ldrb	r3, [r7, #3]
  401748:	6878      	ldr	r0, [r7, #4]
  40174a:	4619      	mov	r1, r3
  40174c:	4b0b      	ldr	r3, [pc, #44]	; (40177c <usart_serial_putchar+0x100>)
  40174e:	4798      	blx	r3
  401750:	4603      	mov	r3, r0
  401752:	2b00      	cmp	r3, #0
  401754:	d1f7      	bne.n	401746 <usart_serial_putchar+0xca>
		return 1;
  401756:	2301      	movs	r3, #1
  401758:	e000      	b.n	40175c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40175a:	2300      	movs	r3, #0
}
  40175c:	4618      	mov	r0, r3
  40175e:	3708      	adds	r7, #8
  401760:	46bd      	mov	sp, r7
  401762:	bd80      	pop	{r7, pc}
  401764:	400e0800 	.word	0x400e0800
  401768:	00400d59 	.word	0x00400d59
  40176c:	400e0a00 	.word	0x400e0a00
  401770:	400e1a00 	.word	0x400e1a00
  401774:	400e1c00 	.word	0x400e1c00
  401778:	40024000 	.word	0x40024000
  40177c:	00400fed 	.word	0x00400fed
  401780:	40028000 	.word	0x40028000
  401784:	4002c000 	.word	0x4002c000

00401788 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401788:	b580      	push	{r7, lr}
  40178a:	b084      	sub	sp, #16
  40178c:	af00      	add	r7, sp, #0
  40178e:	6078      	str	r0, [r7, #4]
  401790:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401792:	2300      	movs	r3, #0
  401794:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401796:	687b      	ldr	r3, [r7, #4]
  401798:	4a33      	ldr	r2, [pc, #204]	; (401868 <usart_serial_getchar+0xe0>)
  40179a:	4293      	cmp	r3, r2
  40179c:	d107      	bne.n	4017ae <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40179e:	bf00      	nop
  4017a0:	6878      	ldr	r0, [r7, #4]
  4017a2:	6839      	ldr	r1, [r7, #0]
  4017a4:	4b31      	ldr	r3, [pc, #196]	; (40186c <usart_serial_getchar+0xe4>)
  4017a6:	4798      	blx	r3
  4017a8:	4603      	mov	r3, r0
  4017aa:	2b00      	cmp	r3, #0
  4017ac:	d1f8      	bne.n	4017a0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	4a2f      	ldr	r2, [pc, #188]	; (401870 <usart_serial_getchar+0xe8>)
  4017b2:	4293      	cmp	r3, r2
  4017b4:	d107      	bne.n	4017c6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4017b6:	bf00      	nop
  4017b8:	6878      	ldr	r0, [r7, #4]
  4017ba:	6839      	ldr	r1, [r7, #0]
  4017bc:	4b2b      	ldr	r3, [pc, #172]	; (40186c <usart_serial_getchar+0xe4>)
  4017be:	4798      	blx	r3
  4017c0:	4603      	mov	r3, r0
  4017c2:	2b00      	cmp	r3, #0
  4017c4:	d1f8      	bne.n	4017b8 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4017c6:	687b      	ldr	r3, [r7, #4]
  4017c8:	4a2a      	ldr	r2, [pc, #168]	; (401874 <usart_serial_getchar+0xec>)
  4017ca:	4293      	cmp	r3, r2
  4017cc:	d107      	bne.n	4017de <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4017ce:	bf00      	nop
  4017d0:	6878      	ldr	r0, [r7, #4]
  4017d2:	6839      	ldr	r1, [r7, #0]
  4017d4:	4b25      	ldr	r3, [pc, #148]	; (40186c <usart_serial_getchar+0xe4>)
  4017d6:	4798      	blx	r3
  4017d8:	4603      	mov	r3, r0
  4017da:	2b00      	cmp	r3, #0
  4017dc:	d1f8      	bne.n	4017d0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4017de:	687b      	ldr	r3, [r7, #4]
  4017e0:	4a25      	ldr	r2, [pc, #148]	; (401878 <usart_serial_getchar+0xf0>)
  4017e2:	4293      	cmp	r3, r2
  4017e4:	d107      	bne.n	4017f6 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4017e6:	bf00      	nop
  4017e8:	6878      	ldr	r0, [r7, #4]
  4017ea:	6839      	ldr	r1, [r7, #0]
  4017ec:	4b1f      	ldr	r3, [pc, #124]	; (40186c <usart_serial_getchar+0xe4>)
  4017ee:	4798      	blx	r3
  4017f0:	4603      	mov	r3, r0
  4017f2:	2b00      	cmp	r3, #0
  4017f4:	d1f8      	bne.n	4017e8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4017f6:	687b      	ldr	r3, [r7, #4]
  4017f8:	4a20      	ldr	r2, [pc, #128]	; (40187c <usart_serial_getchar+0xf4>)
  4017fa:	4293      	cmp	r3, r2
  4017fc:	d10d      	bne.n	40181a <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4017fe:	bf00      	nop
  401800:	f107 030c 	add.w	r3, r7, #12
  401804:	6878      	ldr	r0, [r7, #4]
  401806:	4619      	mov	r1, r3
  401808:	4b1d      	ldr	r3, [pc, #116]	; (401880 <usart_serial_getchar+0xf8>)
  40180a:	4798      	blx	r3
  40180c:	4603      	mov	r3, r0
  40180e:	2b00      	cmp	r3, #0
  401810:	d1f6      	bne.n	401800 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401812:	68fb      	ldr	r3, [r7, #12]
  401814:	b2da      	uxtb	r2, r3
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40181a:	687b      	ldr	r3, [r7, #4]
  40181c:	4a19      	ldr	r2, [pc, #100]	; (401884 <usart_serial_getchar+0xfc>)
  40181e:	4293      	cmp	r3, r2
  401820:	d10d      	bne.n	40183e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401822:	bf00      	nop
  401824:	f107 030c 	add.w	r3, r7, #12
  401828:	6878      	ldr	r0, [r7, #4]
  40182a:	4619      	mov	r1, r3
  40182c:	4b14      	ldr	r3, [pc, #80]	; (401880 <usart_serial_getchar+0xf8>)
  40182e:	4798      	blx	r3
  401830:	4603      	mov	r3, r0
  401832:	2b00      	cmp	r3, #0
  401834:	d1f6      	bne.n	401824 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401836:	68fb      	ldr	r3, [r7, #12]
  401838:	b2da      	uxtb	r2, r3
  40183a:	683b      	ldr	r3, [r7, #0]
  40183c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40183e:	687b      	ldr	r3, [r7, #4]
  401840:	4a11      	ldr	r2, [pc, #68]	; (401888 <usart_serial_getchar+0x100>)
  401842:	4293      	cmp	r3, r2
  401844:	d10d      	bne.n	401862 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401846:	bf00      	nop
  401848:	f107 030c 	add.w	r3, r7, #12
  40184c:	6878      	ldr	r0, [r7, #4]
  40184e:	4619      	mov	r1, r3
  401850:	4b0b      	ldr	r3, [pc, #44]	; (401880 <usart_serial_getchar+0xf8>)
  401852:	4798      	blx	r3
  401854:	4603      	mov	r3, r0
  401856:	2b00      	cmp	r3, #0
  401858:	d1f6      	bne.n	401848 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40185a:	68fb      	ldr	r3, [r7, #12]
  40185c:	b2da      	uxtb	r2, r3
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401862:	3710      	adds	r7, #16
  401864:	46bd      	mov	sp, r7
  401866:	bd80      	pop	{r7, pc}
  401868:	400e0800 	.word	0x400e0800
  40186c:	00400d89 	.word	0x00400d89
  401870:	400e0a00 	.word	0x400e0a00
  401874:	400e1a00 	.word	0x400e1a00
  401878:	400e1c00 	.word	0x400e1c00
  40187c:	40024000 	.word	0x40024000
  401880:	00401021 	.word	0x00401021
  401884:	40028000 	.word	0x40028000
  401888:	4002c000 	.word	0x4002c000

0040188c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  40188c:	b580      	push	{r7, lr}
  40188e:	b082      	sub	sp, #8
  401890:	af00      	add	r7, sp, #0
  401892:	6078      	str	r0, [r7, #4]
  401894:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401896:	4a0f      	ldr	r2, [pc, #60]	; (4018d4 <stdio_serial_init+0x48>)
  401898:	687b      	ldr	r3, [r7, #4]
  40189a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40189c:	4b0e      	ldr	r3, [pc, #56]	; (4018d8 <stdio_serial_init+0x4c>)
  40189e:	4a0f      	ldr	r2, [pc, #60]	; (4018dc <stdio_serial_init+0x50>)
  4018a0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4018a2:	4b0f      	ldr	r3, [pc, #60]	; (4018e0 <stdio_serial_init+0x54>)
  4018a4:	4a0f      	ldr	r2, [pc, #60]	; (4018e4 <stdio_serial_init+0x58>)
  4018a6:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4018a8:	6878      	ldr	r0, [r7, #4]
  4018aa:	6839      	ldr	r1, [r7, #0]
  4018ac:	4b0e      	ldr	r3, [pc, #56]	; (4018e8 <stdio_serial_init+0x5c>)
  4018ae:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4018b0:	4b0e      	ldr	r3, [pc, #56]	; (4018ec <stdio_serial_init+0x60>)
  4018b2:	681b      	ldr	r3, [r3, #0]
  4018b4:	689b      	ldr	r3, [r3, #8]
  4018b6:	4618      	mov	r0, r3
  4018b8:	2100      	movs	r1, #0
  4018ba:	4b0d      	ldr	r3, [pc, #52]	; (4018f0 <stdio_serial_init+0x64>)
  4018bc:	4798      	blx	r3
	setbuf(stdin, NULL);
  4018be:	4b0b      	ldr	r3, [pc, #44]	; (4018ec <stdio_serial_init+0x60>)
  4018c0:	681b      	ldr	r3, [r3, #0]
  4018c2:	685b      	ldr	r3, [r3, #4]
  4018c4:	4618      	mov	r0, r3
  4018c6:	2100      	movs	r1, #0
  4018c8:	4b09      	ldr	r3, [pc, #36]	; (4018f0 <stdio_serial_init+0x64>)
  4018ca:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4018cc:	3708      	adds	r7, #8
  4018ce:	46bd      	mov	sp, r7
  4018d0:	bd80      	pop	{r7, pc}
  4018d2:	bf00      	nop
  4018d4:	20400998 	.word	0x20400998
  4018d8:	20400994 	.word	0x20400994
  4018dc:	0040167d 	.word	0x0040167d
  4018e0:	20400990 	.word	0x20400990
  4018e4:	00401789 	.word	0x00401789
  4018e8:	0040151d 	.word	0x0040151d
  4018ec:	204004a8 	.word	0x204004a8
  4018f0:	00401cd1 	.word	0x00401cd1

004018f4 <mdelay>:
 * by the SAM microcontroller system tick).
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
static void mdelay(uint32_t ul_dly_ticks)
{
  4018f4:	b480      	push	{r7}
  4018f6:	b085      	sub	sp, #20
  4018f8:	af00      	add	r7, sp, #0
  4018fa:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = ul_ms_ticks;
  4018fc:	4b07      	ldr	r3, [pc, #28]	; (40191c <mdelay+0x28>)
  4018fe:	681b      	ldr	r3, [r3, #0]
  401900:	60fb      	str	r3, [r7, #12]
	while ((ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks) {
  401902:	bf00      	nop
  401904:	4b05      	ldr	r3, [pc, #20]	; (40191c <mdelay+0x28>)
  401906:	681a      	ldr	r2, [r3, #0]
  401908:	68fb      	ldr	r3, [r7, #12]
  40190a:	1ad2      	subs	r2, r2, r3
  40190c:	687b      	ldr	r3, [r7, #4]
  40190e:	429a      	cmp	r2, r3
  401910:	d3f8      	bcc.n	401904 <mdelay+0x10>
	}
}
  401912:	3714      	adds	r7, #20
  401914:	46bd      	mov	sp, r7
  401916:	f85d 7b04 	ldr.w	r7, [sp], #4
  40191a:	4770      	bx	lr
  40191c:	20400958 	.word	0x20400958

00401920 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  401920:	b480      	push	{r7}
  401922:	af00      	add	r7, sp, #0
	g_ul_tick_count++;
  401924:	4b06      	ldr	r3, [pc, #24]	; (401940 <SysTick_Handler+0x20>)
  401926:	681b      	ldr	r3, [r3, #0]
  401928:	3301      	adds	r3, #1
  40192a:	4a05      	ldr	r2, [pc, #20]	; (401940 <SysTick_Handler+0x20>)
  40192c:	6013      	str	r3, [r2, #0]
	ul_ms_ticks++; //jsi 6feb16
  40192e:	4b05      	ldr	r3, [pc, #20]	; (401944 <SysTick_Handler+0x24>)
  401930:	681b      	ldr	r3, [r3, #0]
  401932:	3301      	adds	r3, #1
  401934:	4a03      	ldr	r2, [pc, #12]	; (401944 <SysTick_Handler+0x24>)
  401936:	6013      	str	r3, [r2, #0]
}
  401938:	46bd      	mov	sp, r7
  40193a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193e:	4770      	bx	lr
  401940:	2040099c 	.word	0x2040099c
  401944:	20400958 	.word	0x20400958

00401948 <USART0_Handler>:
/**
 *  \brief Handler for USART interrupt.
 *
 */
void USART_Handler(void)
{
  401948:	b580      	push	{r7, lr}
  40194a:	b082      	sub	sp, #8
  40194c:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint8_t uc_char;

	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  40194e:	481b      	ldr	r0, [pc, #108]	; (4019bc <USART0_Handler+0x74>)
  401950:	4b1b      	ldr	r3, [pc, #108]	; (4019c0 <USART0_Handler+0x78>)
  401952:	4798      	blx	r3
  401954:	6078      	str	r0, [r7, #4]

	/*transmit interrupt rises*/
	if(ul_status & (US_IER_TXRDY | US_IER_TXEMPTY)) {
  401956:	687a      	ldr	r2, [r7, #4]
  401958:	f240 2302 	movw	r3, #514	; 0x202
  40195c:	4013      	ands	r3, r2
  40195e:	2b00      	cmp	r3, #0
  401960:	d004      	beq.n	40196c <USART0_Handler+0x24>
		usart_disable_interrupt(BOARD_USART, (US_IER_TXRDY | US_IER_TXEMPTY));
  401962:	4816      	ldr	r0, [pc, #88]	; (4019bc <USART0_Handler+0x74>)
  401964:	f240 2102 	movw	r1, #514	; 0x202
  401968:	4b16      	ldr	r3, [pc, #88]	; (4019c4 <USART0_Handler+0x7c>)
  40196a:	4798      	blx	r3
	}

	/*receive interrupt rise, store character to receiver buffer*/
	if((g_state == RECEIVING) && (usart_read(BOARD_USART, (uint32_t *)&uc_char) == 0)) {
  40196c:	4b16      	ldr	r3, [pc, #88]	; (4019c8 <USART0_Handler+0x80>)
  40196e:	781b      	ldrb	r3, [r3, #0]
  401970:	b2db      	uxtb	r3, r3
  401972:	2b02      	cmp	r3, #2
  401974:	d11f      	bne.n	4019b6 <USART0_Handler+0x6e>
  401976:	1cfb      	adds	r3, r7, #3
  401978:	4810      	ldr	r0, [pc, #64]	; (4019bc <USART0_Handler+0x74>)
  40197a:	4619      	mov	r1, r3
  40197c:	4b13      	ldr	r3, [pc, #76]	; (4019cc <USART0_Handler+0x84>)
  40197e:	4798      	blx	r3
  401980:	4603      	mov	r3, r0
  401982:	2b00      	cmp	r3, #0
  401984:	d117      	bne.n	4019b6 <USART0_Handler+0x6e>
		*p_revdata++ = uc_char;
  401986:	4b12      	ldr	r3, [pc, #72]	; (4019d0 <USART0_Handler+0x88>)
  401988:	681b      	ldr	r3, [r3, #0]
  40198a:	1c5a      	adds	r2, r3, #1
  40198c:	4910      	ldr	r1, [pc, #64]	; (4019d0 <USART0_Handler+0x88>)
  40198e:	600a      	str	r2, [r1, #0]
  401990:	78fa      	ldrb	r2, [r7, #3]
  401992:	701a      	strb	r2, [r3, #0]
		g_ulcount++;
  401994:	4b0f      	ldr	r3, [pc, #60]	; (4019d4 <USART0_Handler+0x8c>)
  401996:	681b      	ldr	r3, [r3, #0]
  401998:	3301      	adds	r3, #1
  40199a:	4a0e      	ldr	r2, [pc, #56]	; (4019d4 <USART0_Handler+0x8c>)
  40199c:	6013      	str	r3, [r2, #0]
		if(g_ulcount >= BUFFER_SIZE) {
  40199e:	4b0d      	ldr	r3, [pc, #52]	; (4019d4 <USART0_Handler+0x8c>)
  4019a0:	681b      	ldr	r3, [r3, #0]
  4019a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  4019a6:	d306      	bcc.n	4019b6 <USART0_Handler+0x6e>
			g_state = RECEIVED;
  4019a8:	4b07      	ldr	r3, [pc, #28]	; (4019c8 <USART0_Handler+0x80>)
  4019aa:	2203      	movs	r2, #3
  4019ac:	701a      	strb	r2, [r3, #0]
			usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  4019ae:	4803      	ldr	r0, [pc, #12]	; (4019bc <USART0_Handler+0x74>)
  4019b0:	2101      	movs	r1, #1
  4019b2:	4b04      	ldr	r3, [pc, #16]	; (4019c4 <USART0_Handler+0x7c>)
  4019b4:	4798      	blx	r3
		}
	}
}
  4019b6:	3708      	adds	r7, #8
  4019b8:	46bd      	mov	sp, r7
  4019ba:	bd80      	pop	{r7, pc}
  4019bc:	40024000 	.word	0x40024000
  4019c0:	00400f9d 	.word	0x00400f9d
  4019c4:	00400f81 	.word	0x00400f81
  4019c8:	20400950 	.word	0x20400950
  4019cc:	00401021 	.word	0x00401021
  4019d0:	20400004 	.word	0x20400004
  4019d4:	20400954 	.word	0x20400954

004019d8 <configure_systick>:

/**
 *  Configure system tick to generate an interrupt every 1ms.
 */
static void configure_systick(void)
{
  4019d8:	b580      	push	{r7, lr}
  4019da:	b082      	sub	sp, #8
  4019dc:	af00      	add	r7, sp, #0
	uint32_t ul_flag;

	ul_flag = SysTick_Config(sysclk_get_cpu_hz() / SYS_TICK_FREQ);
  4019de:	4b0a      	ldr	r3, [pc, #40]	; (401a08 <configure_systick+0x30>)
  4019e0:	4798      	blx	r3
  4019e2:	4602      	mov	r2, r0
  4019e4:	4b09      	ldr	r3, [pc, #36]	; (401a0c <configure_systick+0x34>)
  4019e6:	fba3 2302 	umull	r2, r3, r3, r2
  4019ea:	099b      	lsrs	r3, r3, #6
  4019ec:	4618      	mov	r0, r3
  4019ee:	4b08      	ldr	r3, [pc, #32]	; (401a10 <configure_systick+0x38>)
  4019f0:	4798      	blx	r3
  4019f2:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  4019f4:	687b      	ldr	r3, [r7, #4]
  4019f6:	2b00      	cmp	r3, #0
  4019f8:	d003      	beq.n	401a02 <configure_systick+0x2a>
		puts("-F- Systick configuration error\r");
  4019fa:	4806      	ldr	r0, [pc, #24]	; (401a14 <configure_systick+0x3c>)
  4019fc:	4b06      	ldr	r3, [pc, #24]	; (401a18 <configure_systick+0x40>)
  4019fe:	4798      	blx	r3
		while (1) {
		}
  401a00:	e7fe      	b.n	401a00 <configure_systick+0x28>
	}
}
  401a02:	3708      	adds	r7, #8
  401a04:	46bd      	mov	sp, r7
  401a06:	bd80      	pop	{r7, pc}
  401a08:	00401471 	.word	0x00401471
  401a0c:	10624dd3 	.word	0x10624dd3
  401a10:	00401415 	.word	0x00401415
  401a14:	004037e4 	.word	0x004037e4
  401a18:	00401cc1 	.word	0x00401cc1

00401a1c <configure_console>:

/**
 *  Configure UART for debug message output.
 */
static void configure_console(void)
{
  401a1c:	b590      	push	{r4, r7, lr}
  401a1e:	b085      	sub	sp, #20
  401a20:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  401a22:	4b08      	ldr	r3, [pc, #32]	; (401a44 <configure_console+0x28>)
  401a24:	463c      	mov	r4, r7
  401a26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401a28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401a2c:	2007      	movs	r0, #7
  401a2e:	4b06      	ldr	r3, [pc, #24]	; (401a48 <configure_console+0x2c>)
  401a30:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  401a32:	463b      	mov	r3, r7
  401a34:	4805      	ldr	r0, [pc, #20]	; (401a4c <configure_console+0x30>)
  401a36:	4619      	mov	r1, r3
  401a38:	4b05      	ldr	r3, [pc, #20]	; (401a50 <configure_console+0x34>)
  401a3a:	4798      	blx	r3
}
  401a3c:	3714      	adds	r7, #20
  401a3e:	46bd      	mov	sp, r7
  401a40:	bd90      	pop	{r4, r7, pc}
  401a42:	bf00      	nop
  401a44:	00403808 	.word	0x00403808
  401a48:	00401499 	.word	0x00401499
  401a4c:	400e0800 	.word	0x400e0800
  401a50:	0040188d 	.word	0x0040188d

00401a54 <main>:
 */

#  define EXAMPLE_LED_GPIO    LED0_GPIO

int main(void) //6feb16 this version of main has been hacked up for only exactly what we need
{
  401a54:	b580      	push	{r7, lr}
  401a56:	b084      	sub	sp, #16
  401a58:	af00      	add	r7, sp, #0
	static uint8_t uc_sync = SYNC_CHAR;
	uint32_t time_elapsed = 0;
  401a5a:	2300      	movs	r3, #0
  401a5c:	60bb      	str	r3, [r7, #8]
	uint32_t ul_i;
	uint8_t displayState = 0;
  401a5e:	2300      	movs	r3, #0
  401a60:	73fb      	strb	r3, [r7, #15]
	uint8_t charCount = 0;
  401a62:	2300      	movs	r3, #0
  401a64:	73bb      	strb	r3, [r7, #14]

	/* Initialize the SAM system. */
	sysclk_init();
  401a66:	4b39      	ldr	r3, [pc, #228]	; (401b4c <main+0xf8>)
  401a68:	4798      	blx	r3
	board_init();
  401a6a:	4b39      	ldr	r3, [pc, #228]	; (401b50 <main+0xfc>)
  401a6c:	4798      	blx	r3

	/* Configure UART for debug message output. */
	configure_console();
  401a6e:	4b39      	ldr	r3, [pc, #228]	; (401b54 <main+0x100>)
  401a70:	4798      	blx	r3

	/* 1ms tick. */
	configure_systick();
  401a72:	4b39      	ldr	r3, [pc, #228]	; (401b58 <main+0x104>)
  401a74:	4798      	blx	r3


	while (1) {
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
  401a76:	2050      	movs	r0, #80	; 0x50
  401a78:	4b38      	ldr	r3, [pc, #224]	; (401b5c <main+0x108>)
  401a7a:	4798      	blx	r3
		mdelay(7000);
  401a7c:	f641 3058 	movw	r0, #7000	; 0x1b58
  401a80:	4b37      	ldr	r3, [pc, #220]	; (401b60 <main+0x10c>)
  401a82:	4798      	blx	r3
		

		for (charCount = 0; charCount < 7; charCount++)
  401a84:	2300      	movs	r3, #0
  401a86:	73bb      	strb	r3, [r7, #14]
  401a88:	e054      	b.n	401b34 <main+0xe0>
		{
			unsigned char temp;
			temp = (*(cmdPtrArray[displayState]+charCount));
  401a8a:	7bfb      	ldrb	r3, [r7, #15]
  401a8c:	4a35      	ldr	r2, [pc, #212]	; (401b64 <main+0x110>)
  401a8e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401a92:	7bbb      	ldrb	r3, [r7, #14]
  401a94:	4413      	add	r3, r2
  401a96:	781b      	ldrb	r3, [r3, #0]
  401a98:	71fb      	strb	r3, [r7, #7]
			putchar(temp);
  401a9a:	4b33      	ldr	r3, [pc, #204]	; (401b68 <main+0x114>)
  401a9c:	681b      	ldr	r3, [r3, #0]
  401a9e:	689b      	ldr	r3, [r3, #8]
  401aa0:	689a      	ldr	r2, [r3, #8]
  401aa2:	3a01      	subs	r2, #1
  401aa4:	609a      	str	r2, [r3, #8]
  401aa6:	689b      	ldr	r3, [r3, #8]
  401aa8:	2b00      	cmp	r3, #0
  401aaa:	da34      	bge.n	401b16 <main+0xc2>
  401aac:	4b2e      	ldr	r3, [pc, #184]	; (401b68 <main+0x114>)
  401aae:	681b      	ldr	r3, [r3, #0]
  401ab0:	689b      	ldr	r3, [r3, #8]
  401ab2:	689a      	ldr	r2, [r3, #8]
  401ab4:	4b2c      	ldr	r3, [pc, #176]	; (401b68 <main+0x114>)
  401ab6:	681b      	ldr	r3, [r3, #0]
  401ab8:	689b      	ldr	r3, [r3, #8]
  401aba:	699b      	ldr	r3, [r3, #24]
  401abc:	429a      	cmp	r2, r3
  401abe:	db1e      	blt.n	401afe <main+0xaa>
  401ac0:	4b29      	ldr	r3, [pc, #164]	; (401b68 <main+0x114>)
  401ac2:	681b      	ldr	r3, [r3, #0]
  401ac4:	689b      	ldr	r3, [r3, #8]
  401ac6:	681b      	ldr	r3, [r3, #0]
  401ac8:	79fa      	ldrb	r2, [r7, #7]
  401aca:	701a      	strb	r2, [r3, #0]
  401acc:	4b26      	ldr	r3, [pc, #152]	; (401b68 <main+0x114>)
  401ace:	681b      	ldr	r3, [r3, #0]
  401ad0:	689b      	ldr	r3, [r3, #8]
  401ad2:	681b      	ldr	r3, [r3, #0]
  401ad4:	781b      	ldrb	r3, [r3, #0]
  401ad6:	2b0a      	cmp	r3, #10
  401ad8:	d006      	beq.n	401ae8 <main+0x94>
  401ada:	4b23      	ldr	r3, [pc, #140]	; (401b68 <main+0x114>)
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	689b      	ldr	r3, [r3, #8]
  401ae0:	681a      	ldr	r2, [r3, #0]
  401ae2:	3201      	adds	r2, #1
  401ae4:	601a      	str	r2, [r3, #0]
  401ae6:	e022      	b.n	401b2e <main+0xda>
  401ae8:	4b1f      	ldr	r3, [pc, #124]	; (401b68 <main+0x114>)
  401aea:	681a      	ldr	r2, [r3, #0]
  401aec:	4b1e      	ldr	r3, [pc, #120]	; (401b68 <main+0x114>)
  401aee:	681b      	ldr	r3, [r3, #0]
  401af0:	689b      	ldr	r3, [r3, #8]
  401af2:	4610      	mov	r0, r2
  401af4:	210a      	movs	r1, #10
  401af6:	461a      	mov	r2, r3
  401af8:	4b1c      	ldr	r3, [pc, #112]	; (401b6c <main+0x118>)
  401afa:	4798      	blx	r3
  401afc:	e017      	b.n	401b2e <main+0xda>
  401afe:	4b1a      	ldr	r3, [pc, #104]	; (401b68 <main+0x114>)
  401b00:	6819      	ldr	r1, [r3, #0]
  401b02:	79fa      	ldrb	r2, [r7, #7]
  401b04:	4b18      	ldr	r3, [pc, #96]	; (401b68 <main+0x114>)
  401b06:	681b      	ldr	r3, [r3, #0]
  401b08:	689b      	ldr	r3, [r3, #8]
  401b0a:	4608      	mov	r0, r1
  401b0c:	4611      	mov	r1, r2
  401b0e:	461a      	mov	r2, r3
  401b10:	4b16      	ldr	r3, [pc, #88]	; (401b6c <main+0x118>)
  401b12:	4798      	blx	r3
  401b14:	e00b      	b.n	401b2e <main+0xda>
  401b16:	4b14      	ldr	r3, [pc, #80]	; (401b68 <main+0x114>)
  401b18:	681b      	ldr	r3, [r3, #0]
  401b1a:	689b      	ldr	r3, [r3, #8]
  401b1c:	681b      	ldr	r3, [r3, #0]
  401b1e:	79fa      	ldrb	r2, [r7, #7]
  401b20:	701a      	strb	r2, [r3, #0]
  401b22:	4b11      	ldr	r3, [pc, #68]	; (401b68 <main+0x114>)
  401b24:	681b      	ldr	r3, [r3, #0]
  401b26:	689b      	ldr	r3, [r3, #8]
  401b28:	681a      	ldr	r2, [r3, #0]
  401b2a:	3201      	adds	r2, #1
  401b2c:	601a      	str	r2, [r3, #0]
	while (1) {
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
		mdelay(7000);
		

		for (charCount = 0; charCount < 7; charCount++)
  401b2e:	7bbb      	ldrb	r3, [r7, #14]
  401b30:	3301      	adds	r3, #1
  401b32:	73bb      	strb	r3, [r7, #14]
  401b34:	7bbb      	ldrb	r3, [r7, #14]
  401b36:	2b06      	cmp	r3, #6
  401b38:	d9a7      	bls.n	401a8a <main+0x36>
			unsigned char temp;
			temp = (*(cmdPtrArray[displayState]+charCount));
			putchar(temp);
		}
		
		if ((++displayState) > 8)
  401b3a:	7bfb      	ldrb	r3, [r7, #15]
  401b3c:	3301      	adds	r3, #1
  401b3e:	73fb      	strb	r3, [r7, #15]
  401b40:	7bfb      	ldrb	r3, [r7, #15]
  401b42:	2b08      	cmp	r3, #8
  401b44:	d901      	bls.n	401b4a <main+0xf6>
		{
			displayState = 0;
  401b46:	2300      	movs	r3, #0
  401b48:	73fb      	strb	r3, [r7, #15]
		}
		
	}
  401b4a:	e794      	b.n	401a76 <main+0x22>
  401b4c:	004002e5 	.word	0x004002e5
  401b50:	00400895 	.word	0x00400895
  401b54:	00401a1d 	.word	0x00401a1d
  401b58:	004019d9 	.word	0x004019d9
  401b5c:	004014b1 	.word	0x004014b1
  401b60:	004018f5 	.word	0x004018f5
  401b64:	20400058 	.word	0x20400058
  401b68:	204004a8 	.word	0x204004a8
  401b6c:	00401e39 	.word	0x00401e39

00401b70 <__libc_init_array>:
  401b70:	b570      	push	{r4, r5, r6, lr}
  401b72:	4e0f      	ldr	r6, [pc, #60]	; (401bb0 <__libc_init_array+0x40>)
  401b74:	4d0f      	ldr	r5, [pc, #60]	; (401bb4 <__libc_init_array+0x44>)
  401b76:	1b76      	subs	r6, r6, r5
  401b78:	10b6      	asrs	r6, r6, #2
  401b7a:	bf18      	it	ne
  401b7c:	2400      	movne	r4, #0
  401b7e:	d005      	beq.n	401b8c <__libc_init_array+0x1c>
  401b80:	3401      	adds	r4, #1
  401b82:	f855 3b04 	ldr.w	r3, [r5], #4
  401b86:	4798      	blx	r3
  401b88:	42a6      	cmp	r6, r4
  401b8a:	d1f9      	bne.n	401b80 <__libc_init_array+0x10>
  401b8c:	4e0a      	ldr	r6, [pc, #40]	; (401bb8 <__libc_init_array+0x48>)
  401b8e:	f001 fec1 	bl	403914 <_init>
  401b92:	4d0a      	ldr	r5, [pc, #40]	; (401bbc <__libc_init_array+0x4c>)
  401b94:	1b76      	subs	r6, r6, r5
  401b96:	10b6      	asrs	r6, r6, #2
  401b98:	bf18      	it	ne
  401b9a:	2400      	movne	r4, #0
  401b9c:	d006      	beq.n	401bac <__libc_init_array+0x3c>
  401b9e:	3401      	adds	r4, #1
  401ba0:	f855 3b04 	ldr.w	r3, [r5], #4
  401ba4:	4798      	blx	r3
  401ba6:	42a6      	cmp	r6, r4
  401ba8:	d1f9      	bne.n	401b9e <__libc_init_array+0x2e>
  401baa:	bd70      	pop	{r4, r5, r6, pc}
  401bac:	bd70      	pop	{r4, r5, r6, pc}
  401bae:	bf00      	nop
  401bb0:	00403920 	.word	0x00403920
  401bb4:	00403920 	.word	0x00403920
  401bb8:	00403928 	.word	0x00403928
  401bbc:	00403920 	.word	0x00403920

00401bc0 <memset>:
  401bc0:	0783      	lsls	r3, r0, #30
  401bc2:	b470      	push	{r4, r5, r6}
  401bc4:	d049      	beq.n	401c5a <memset+0x9a>
  401bc6:	1e54      	subs	r4, r2, #1
  401bc8:	2a00      	cmp	r2, #0
  401bca:	d044      	beq.n	401c56 <memset+0x96>
  401bcc:	b2cd      	uxtb	r5, r1
  401bce:	4603      	mov	r3, r0
  401bd0:	e002      	b.n	401bd8 <memset+0x18>
  401bd2:	2c00      	cmp	r4, #0
  401bd4:	d03f      	beq.n	401c56 <memset+0x96>
  401bd6:	4614      	mov	r4, r2
  401bd8:	f803 5b01 	strb.w	r5, [r3], #1
  401bdc:	f013 0f03 	tst.w	r3, #3
  401be0:	f104 32ff 	add.w	r2, r4, #4294967295
  401be4:	d1f5      	bne.n	401bd2 <memset+0x12>
  401be6:	2c03      	cmp	r4, #3
  401be8:	d92e      	bls.n	401c48 <memset+0x88>
  401bea:	b2cd      	uxtb	r5, r1
  401bec:	2c0f      	cmp	r4, #15
  401bee:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401bf2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401bf6:	d919      	bls.n	401c2c <memset+0x6c>
  401bf8:	f103 0210 	add.w	r2, r3, #16
  401bfc:	4626      	mov	r6, r4
  401bfe:	3e10      	subs	r6, #16
  401c00:	f842 5c10 	str.w	r5, [r2, #-16]
  401c04:	f842 5c0c 	str.w	r5, [r2, #-12]
  401c08:	3210      	adds	r2, #16
  401c0a:	2e0f      	cmp	r6, #15
  401c0c:	f842 5c18 	str.w	r5, [r2, #-24]
  401c10:	f842 5c14 	str.w	r5, [r2, #-20]
  401c14:	d8f3      	bhi.n	401bfe <memset+0x3e>
  401c16:	f1a4 0210 	sub.w	r2, r4, #16
  401c1a:	f004 040f 	and.w	r4, r4, #15
  401c1e:	f022 020f 	bic.w	r2, r2, #15
  401c22:	2c03      	cmp	r4, #3
  401c24:	f102 0210 	add.w	r2, r2, #16
  401c28:	4413      	add	r3, r2
  401c2a:	d90d      	bls.n	401c48 <memset+0x88>
  401c2c:	461e      	mov	r6, r3
  401c2e:	4622      	mov	r2, r4
  401c30:	3a04      	subs	r2, #4
  401c32:	f846 5b04 	str.w	r5, [r6], #4
  401c36:	2a03      	cmp	r2, #3
  401c38:	d8fa      	bhi.n	401c30 <memset+0x70>
  401c3a:	1f22      	subs	r2, r4, #4
  401c3c:	f004 0403 	and.w	r4, r4, #3
  401c40:	f022 0203 	bic.w	r2, r2, #3
  401c44:	3204      	adds	r2, #4
  401c46:	4413      	add	r3, r2
  401c48:	b12c      	cbz	r4, 401c56 <memset+0x96>
  401c4a:	b2c9      	uxtb	r1, r1
  401c4c:	441c      	add	r4, r3
  401c4e:	f803 1b01 	strb.w	r1, [r3], #1
  401c52:	42a3      	cmp	r3, r4
  401c54:	d1fb      	bne.n	401c4e <memset+0x8e>
  401c56:	bc70      	pop	{r4, r5, r6}
  401c58:	4770      	bx	lr
  401c5a:	4614      	mov	r4, r2
  401c5c:	4603      	mov	r3, r0
  401c5e:	e7c2      	b.n	401be6 <memset+0x26>

00401c60 <_puts_r>:
  401c60:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c62:	4604      	mov	r4, r0
  401c64:	b089      	sub	sp, #36	; 0x24
  401c66:	4608      	mov	r0, r1
  401c68:	460d      	mov	r5, r1
  401c6a:	f000 f8b7 	bl	401ddc <strlen>
  401c6e:	68a3      	ldr	r3, [r4, #8]
  401c70:	2701      	movs	r7, #1
  401c72:	2102      	movs	r1, #2
  401c74:	899a      	ldrh	r2, [r3, #12]
  401c76:	ae04      	add	r6, sp, #16
  401c78:	eb00 0c07 	add.w	ip, r0, r7
  401c7c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 401cbc <_puts_r+0x5c>
  401c80:	9102      	str	r1, [sp, #8]
  401c82:	0491      	lsls	r1, r2, #18
  401c84:	9504      	str	r5, [sp, #16]
  401c86:	9005      	str	r0, [sp, #20]
  401c88:	f8cd c00c 	str.w	ip, [sp, #12]
  401c8c:	f8cd e018 	str.w	lr, [sp, #24]
  401c90:	9707      	str	r7, [sp, #28]
  401c92:	9601      	str	r6, [sp, #4]
  401c94:	d406      	bmi.n	401ca4 <_puts_r+0x44>
  401c96:	6e59      	ldr	r1, [r3, #100]	; 0x64
  401c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401c9c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401ca0:	819a      	strh	r2, [r3, #12]
  401ca2:	6659      	str	r1, [r3, #100]	; 0x64
  401ca4:	4620      	mov	r0, r4
  401ca6:	4619      	mov	r1, r3
  401ca8:	aa01      	add	r2, sp, #4
  401caa:	f000 fc0f 	bl	4024cc <__sfvwrite_r>
  401cae:	2800      	cmp	r0, #0
  401cb0:	bf14      	ite	ne
  401cb2:	f04f 30ff 	movne.w	r0, #4294967295
  401cb6:	200a      	moveq	r0, #10
  401cb8:	b009      	add	sp, #36	; 0x24
  401cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401cbc:	00403910 	.word	0x00403910

00401cc0 <puts>:
  401cc0:	4b02      	ldr	r3, [pc, #8]	; (401ccc <puts+0xc>)
  401cc2:	4601      	mov	r1, r0
  401cc4:	6818      	ldr	r0, [r3, #0]
  401cc6:	f7ff bfcb 	b.w	401c60 <_puts_r>
  401cca:	bf00      	nop
  401ccc:	204004a8 	.word	0x204004a8

00401cd0 <setbuf>:
  401cd0:	2900      	cmp	r1, #0
  401cd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401cd6:	bf0c      	ite	eq
  401cd8:	2202      	moveq	r2, #2
  401cda:	2200      	movne	r2, #0
  401cdc:	f000 b800 	b.w	401ce0 <setvbuf>

00401ce0 <setvbuf>:
  401ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401ce4:	4e3b      	ldr	r6, [pc, #236]	; (401dd4 <setvbuf+0xf4>)
  401ce6:	4604      	mov	r4, r0
  401ce8:	460d      	mov	r5, r1
  401cea:	4690      	mov	r8, r2
  401cec:	6837      	ldr	r7, [r6, #0]
  401cee:	461e      	mov	r6, r3
  401cf0:	b117      	cbz	r7, 401cf8 <setvbuf+0x18>
  401cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401cf4:	2b00      	cmp	r3, #0
  401cf6:	d03f      	beq.n	401d78 <setvbuf+0x98>
  401cf8:	f1b8 0f02 	cmp.w	r8, #2
  401cfc:	d832      	bhi.n	401d64 <setvbuf+0x84>
  401cfe:	ea5f 79d6 	movs.w	r9, r6, lsr #31
  401d02:	d12f      	bne.n	401d64 <setvbuf+0x84>
  401d04:	4621      	mov	r1, r4
  401d06:	4638      	mov	r0, r7
  401d08:	f000 fa00 	bl	40210c <_fflush_r>
  401d0c:	89a1      	ldrh	r1, [r4, #12]
  401d0e:	f8c4 9004 	str.w	r9, [r4, #4]
  401d12:	060b      	lsls	r3, r1, #24
  401d14:	f8c4 9018 	str.w	r9, [r4, #24]
  401d18:	d428      	bmi.n	401d6c <setvbuf+0x8c>
  401d1a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401d1e:	f1b8 0f02 	cmp.w	r8, #2
  401d22:	b289      	uxth	r1, r1
  401d24:	81a1      	strh	r1, [r4, #12]
  401d26:	d02b      	beq.n	401d80 <setvbuf+0xa0>
  401d28:	2d00      	cmp	r5, #0
  401d2a:	d037      	beq.n	401d9c <setvbuf+0xbc>
  401d2c:	f1b8 0f01 	cmp.w	r8, #1
  401d30:	d012      	beq.n	401d58 <setvbuf+0x78>
  401d32:	b289      	uxth	r1, r1
  401d34:	4b28      	ldr	r3, [pc, #160]	; (401dd8 <setvbuf+0xf8>)
  401d36:	f001 0008 	and.w	r0, r1, #8
  401d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  401d3c:	6025      	str	r5, [r4, #0]
  401d3e:	b280      	uxth	r0, r0
  401d40:	6125      	str	r5, [r4, #16]
  401d42:	6166      	str	r6, [r4, #20]
  401d44:	b180      	cbz	r0, 401d68 <setvbuf+0x88>
  401d46:	f011 0f03 	tst.w	r1, #3
  401d4a:	f04f 0000 	mov.w	r0, #0
  401d4e:	bf18      	it	ne
  401d50:	4606      	movne	r6, r0
  401d52:	60a6      	str	r6, [r4, #8]
  401d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d58:	f041 0101 	orr.w	r1, r1, #1
  401d5c:	4273      	negs	r3, r6
  401d5e:	81a1      	strh	r1, [r4, #12]
  401d60:	61a3      	str	r3, [r4, #24]
  401d62:	e7e6      	b.n	401d32 <setvbuf+0x52>
  401d64:	f04f 30ff 	mov.w	r0, #4294967295
  401d68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d6c:	6921      	ldr	r1, [r4, #16]
  401d6e:	4638      	mov	r0, r7
  401d70:	f000 fad4 	bl	40231c <_free_r>
  401d74:	89a1      	ldrh	r1, [r4, #12]
  401d76:	e7d0      	b.n	401d1a <setvbuf+0x3a>
  401d78:	4638      	mov	r0, r7
  401d7a:	f000 fa61 	bl	402240 <__sinit>
  401d7e:	e7bb      	b.n	401cf8 <setvbuf+0x18>
  401d80:	2000      	movs	r0, #0
  401d82:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401d86:	f041 0102 	orr.w	r1, r1, #2
  401d8a:	2500      	movs	r5, #0
  401d8c:	2201      	movs	r2, #1
  401d8e:	81a1      	strh	r1, [r4, #12]
  401d90:	60a5      	str	r5, [r4, #8]
  401d92:	6023      	str	r3, [r4, #0]
  401d94:	6123      	str	r3, [r4, #16]
  401d96:	6162      	str	r2, [r4, #20]
  401d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d9c:	2e00      	cmp	r6, #0
  401d9e:	bf08      	it	eq
  401da0:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  401da4:	4630      	mov	r0, r6
  401da6:	f000 fdbd 	bl	402924 <malloc>
  401daa:	4605      	mov	r5, r0
  401dac:	b128      	cbz	r0, 401dba <setvbuf+0xda>
  401dae:	89a1      	ldrh	r1, [r4, #12]
  401db0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401db4:	b289      	uxth	r1, r1
  401db6:	81a1      	strh	r1, [r4, #12]
  401db8:	e7b8      	b.n	401d2c <setvbuf+0x4c>
  401dba:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401dbe:	f000 fdb1 	bl	402924 <malloc>
  401dc2:	4605      	mov	r5, r0
  401dc4:	b918      	cbnz	r0, 401dce <setvbuf+0xee>
  401dc6:	89a1      	ldrh	r1, [r4, #12]
  401dc8:	f04f 30ff 	mov.w	r0, #4294967295
  401dcc:	e7d9      	b.n	401d82 <setvbuf+0xa2>
  401dce:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401dd2:	e7ec      	b.n	401dae <setvbuf+0xce>
  401dd4:	204004a8 	.word	0x204004a8
  401dd8:	00402139 	.word	0x00402139

00401ddc <strlen>:
  401ddc:	f020 0103 	bic.w	r1, r0, #3
  401de0:	f010 0003 	ands.w	r0, r0, #3
  401de4:	f1c0 0000 	rsb	r0, r0, #0
  401de8:	f851 3b04 	ldr.w	r3, [r1], #4
  401dec:	f100 0c04 	add.w	ip, r0, #4
  401df0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401df4:	f06f 0200 	mvn.w	r2, #0
  401df8:	bf1c      	itt	ne
  401dfa:	fa22 f20c 	lsrne.w	r2, r2, ip
  401dfe:	4313      	orrne	r3, r2
  401e00:	f04f 0c01 	mov.w	ip, #1
  401e04:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401e08:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  401e0c:	eba3 020c 	sub.w	r2, r3, ip
  401e10:	ea22 0203 	bic.w	r2, r2, r3
  401e14:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401e18:	bf04      	itt	eq
  401e1a:	f851 3b04 	ldreq.w	r3, [r1], #4
  401e1e:	3004      	addeq	r0, #4
  401e20:	d0f4      	beq.n	401e0c <strlen+0x30>
  401e22:	f1c2 0100 	rsb	r1, r2, #0
  401e26:	ea02 0201 	and.w	r2, r2, r1
  401e2a:	fab2 f282 	clz	r2, r2
  401e2e:	f1c2 021f 	rsb	r2, r2, #31
  401e32:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401e36:	4770      	bx	lr

00401e38 <__swbuf_r>:
  401e38:	b570      	push	{r4, r5, r6, lr}
  401e3a:	460d      	mov	r5, r1
  401e3c:	4614      	mov	r4, r2
  401e3e:	4606      	mov	r6, r0
  401e40:	b110      	cbz	r0, 401e48 <__swbuf_r+0x10>
  401e42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401e44:	2b00      	cmp	r3, #0
  401e46:	d048      	beq.n	401eda <__swbuf_r+0xa2>
  401e48:	89a2      	ldrh	r2, [r4, #12]
  401e4a:	69a3      	ldr	r3, [r4, #24]
  401e4c:	b291      	uxth	r1, r2
  401e4e:	60a3      	str	r3, [r4, #8]
  401e50:	0708      	lsls	r0, r1, #28
  401e52:	d538      	bpl.n	401ec6 <__swbuf_r+0x8e>
  401e54:	6923      	ldr	r3, [r4, #16]
  401e56:	2b00      	cmp	r3, #0
  401e58:	d035      	beq.n	401ec6 <__swbuf_r+0x8e>
  401e5a:	0489      	lsls	r1, r1, #18
  401e5c:	b2ed      	uxtb	r5, r5
  401e5e:	d515      	bpl.n	401e8c <__swbuf_r+0x54>
  401e60:	6822      	ldr	r2, [r4, #0]
  401e62:	6961      	ldr	r1, [r4, #20]
  401e64:	1ad3      	subs	r3, r2, r3
  401e66:	428b      	cmp	r3, r1
  401e68:	da1c      	bge.n	401ea4 <__swbuf_r+0x6c>
  401e6a:	3301      	adds	r3, #1
  401e6c:	68a1      	ldr	r1, [r4, #8]
  401e6e:	1c50      	adds	r0, r2, #1
  401e70:	3901      	subs	r1, #1
  401e72:	6020      	str	r0, [r4, #0]
  401e74:	60a1      	str	r1, [r4, #8]
  401e76:	7015      	strb	r5, [r2, #0]
  401e78:	6962      	ldr	r2, [r4, #20]
  401e7a:	429a      	cmp	r2, r3
  401e7c:	d01a      	beq.n	401eb4 <__swbuf_r+0x7c>
  401e7e:	2d0a      	cmp	r5, #10
  401e80:	d102      	bne.n	401e88 <__swbuf_r+0x50>
  401e82:	7b23      	ldrb	r3, [r4, #12]
  401e84:	07db      	lsls	r3, r3, #31
  401e86:	d415      	bmi.n	401eb4 <__swbuf_r+0x7c>
  401e88:	4628      	mov	r0, r5
  401e8a:	bd70      	pop	{r4, r5, r6, pc}
  401e8c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401e92:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401e96:	81a2      	strh	r2, [r4, #12]
  401e98:	6822      	ldr	r2, [r4, #0]
  401e9a:	6661      	str	r1, [r4, #100]	; 0x64
  401e9c:	1ad3      	subs	r3, r2, r3
  401e9e:	6961      	ldr	r1, [r4, #20]
  401ea0:	428b      	cmp	r3, r1
  401ea2:	dbe2      	blt.n	401e6a <__swbuf_r+0x32>
  401ea4:	4630      	mov	r0, r6
  401ea6:	4621      	mov	r1, r4
  401ea8:	f000 f930 	bl	40210c <_fflush_r>
  401eac:	b940      	cbnz	r0, 401ec0 <__swbuf_r+0x88>
  401eae:	6822      	ldr	r2, [r4, #0]
  401eb0:	2301      	movs	r3, #1
  401eb2:	e7db      	b.n	401e6c <__swbuf_r+0x34>
  401eb4:	4630      	mov	r0, r6
  401eb6:	4621      	mov	r1, r4
  401eb8:	f000 f928 	bl	40210c <_fflush_r>
  401ebc:	2800      	cmp	r0, #0
  401ebe:	d0e3      	beq.n	401e88 <__swbuf_r+0x50>
  401ec0:	f04f 30ff 	mov.w	r0, #4294967295
  401ec4:	bd70      	pop	{r4, r5, r6, pc}
  401ec6:	4630      	mov	r0, r6
  401ec8:	4621      	mov	r1, r4
  401eca:	f000 f809 	bl	401ee0 <__swsetup_r>
  401ece:	2800      	cmp	r0, #0
  401ed0:	d1f6      	bne.n	401ec0 <__swbuf_r+0x88>
  401ed2:	89a2      	ldrh	r2, [r4, #12]
  401ed4:	6923      	ldr	r3, [r4, #16]
  401ed6:	b291      	uxth	r1, r2
  401ed8:	e7bf      	b.n	401e5a <__swbuf_r+0x22>
  401eda:	f000 f9b1 	bl	402240 <__sinit>
  401ede:	e7b3      	b.n	401e48 <__swbuf_r+0x10>

00401ee0 <__swsetup_r>:
  401ee0:	b538      	push	{r3, r4, r5, lr}
  401ee2:	4b2f      	ldr	r3, [pc, #188]	; (401fa0 <__swsetup_r+0xc0>)
  401ee4:	4605      	mov	r5, r0
  401ee6:	460c      	mov	r4, r1
  401ee8:	6818      	ldr	r0, [r3, #0]
  401eea:	b110      	cbz	r0, 401ef2 <__swsetup_r+0x12>
  401eec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d036      	beq.n	401f60 <__swsetup_r+0x80>
  401ef2:	89a2      	ldrh	r2, [r4, #12]
  401ef4:	b293      	uxth	r3, r2
  401ef6:	0718      	lsls	r0, r3, #28
  401ef8:	d50b      	bpl.n	401f12 <__swsetup_r+0x32>
  401efa:	6920      	ldr	r0, [r4, #16]
  401efc:	b1a0      	cbz	r0, 401f28 <__swsetup_r+0x48>
  401efe:	f013 0201 	ands.w	r2, r3, #1
  401f02:	d11d      	bne.n	401f40 <__swsetup_r+0x60>
  401f04:	0799      	lsls	r1, r3, #30
  401f06:	d400      	bmi.n	401f0a <__swsetup_r+0x2a>
  401f08:	6962      	ldr	r2, [r4, #20]
  401f0a:	60a2      	str	r2, [r4, #8]
  401f0c:	b1f8      	cbz	r0, 401f4e <__swsetup_r+0x6e>
  401f0e:	2000      	movs	r0, #0
  401f10:	bd38      	pop	{r3, r4, r5, pc}
  401f12:	06d9      	lsls	r1, r3, #27
  401f14:	d53b      	bpl.n	401f8e <__swsetup_r+0xae>
  401f16:	0758      	lsls	r0, r3, #29
  401f18:	d425      	bmi.n	401f66 <__swsetup_r+0x86>
  401f1a:	6920      	ldr	r0, [r4, #16]
  401f1c:	f042 0208 	orr.w	r2, r2, #8
  401f20:	b293      	uxth	r3, r2
  401f22:	81a2      	strh	r2, [r4, #12]
  401f24:	2800      	cmp	r0, #0
  401f26:	d1ea      	bne.n	401efe <__swsetup_r+0x1e>
  401f28:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401f2c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401f30:	d0e5      	beq.n	401efe <__swsetup_r+0x1e>
  401f32:	4628      	mov	r0, r5
  401f34:	4621      	mov	r1, r4
  401f36:	f000 fc83 	bl	402840 <__smakebuf_r>
  401f3a:	89a3      	ldrh	r3, [r4, #12]
  401f3c:	6920      	ldr	r0, [r4, #16]
  401f3e:	e7de      	b.n	401efe <__swsetup_r+0x1e>
  401f40:	6963      	ldr	r3, [r4, #20]
  401f42:	2200      	movs	r2, #0
  401f44:	425b      	negs	r3, r3
  401f46:	60a2      	str	r2, [r4, #8]
  401f48:	61a3      	str	r3, [r4, #24]
  401f4a:	2800      	cmp	r0, #0
  401f4c:	d1df      	bne.n	401f0e <__swsetup_r+0x2e>
  401f4e:	89a3      	ldrh	r3, [r4, #12]
  401f50:	061a      	lsls	r2, r3, #24
  401f52:	d5dd      	bpl.n	401f10 <__swsetup_r+0x30>
  401f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f58:	f04f 30ff 	mov.w	r0, #4294967295
  401f5c:	81a3      	strh	r3, [r4, #12]
  401f5e:	bd38      	pop	{r3, r4, r5, pc}
  401f60:	f000 f96e 	bl	402240 <__sinit>
  401f64:	e7c5      	b.n	401ef2 <__swsetup_r+0x12>
  401f66:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401f68:	b149      	cbz	r1, 401f7e <__swsetup_r+0x9e>
  401f6a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401f6e:	4299      	cmp	r1, r3
  401f70:	d003      	beq.n	401f7a <__swsetup_r+0x9a>
  401f72:	4628      	mov	r0, r5
  401f74:	f000 f9d2 	bl	40231c <_free_r>
  401f78:	89a2      	ldrh	r2, [r4, #12]
  401f7a:	2300      	movs	r3, #0
  401f7c:	6323      	str	r3, [r4, #48]	; 0x30
  401f7e:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401f82:	2300      	movs	r3, #0
  401f84:	6920      	ldr	r0, [r4, #16]
  401f86:	b292      	uxth	r2, r2
  401f88:	e884 0009 	stmia.w	r4, {r0, r3}
  401f8c:	e7c6      	b.n	401f1c <__swsetup_r+0x3c>
  401f8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  401f92:	2309      	movs	r3, #9
  401f94:	f04f 30ff 	mov.w	r0, #4294967295
  401f98:	602b      	str	r3, [r5, #0]
  401f9a:	81a2      	strh	r2, [r4, #12]
  401f9c:	bd38      	pop	{r3, r4, r5, pc}
  401f9e:	bf00      	nop
  401fa0:	204004a8 	.word	0x204004a8

00401fa4 <register_fini>:
  401fa4:	4b02      	ldr	r3, [pc, #8]	; (401fb0 <register_fini+0xc>)
  401fa6:	b113      	cbz	r3, 401fae <register_fini+0xa>
  401fa8:	4802      	ldr	r0, [pc, #8]	; (401fb4 <register_fini+0x10>)
  401faa:	f000 b805 	b.w	401fb8 <atexit>
  401fae:	4770      	bx	lr
  401fb0:	00000000 	.word	0x00000000
  401fb4:	00402255 	.word	0x00402255

00401fb8 <atexit>:
  401fb8:	4601      	mov	r1, r0
  401fba:	2000      	movs	r0, #0
  401fbc:	4602      	mov	r2, r0
  401fbe:	4603      	mov	r3, r0
  401fc0:	f001 bb0e 	b.w	4035e0 <__register_exitproc>

00401fc4 <__sflush_r>:
  401fc4:	898b      	ldrh	r3, [r1, #12]
  401fc6:	b29a      	uxth	r2, r3
  401fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fcc:	460d      	mov	r5, r1
  401fce:	0711      	lsls	r1, r2, #28
  401fd0:	4680      	mov	r8, r0
  401fd2:	d43c      	bmi.n	40204e <__sflush_r+0x8a>
  401fd4:	686a      	ldr	r2, [r5, #4]
  401fd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401fda:	2a00      	cmp	r2, #0
  401fdc:	81ab      	strh	r3, [r5, #12]
  401fde:	dd76      	ble.n	4020ce <__sflush_r+0x10a>
  401fe0:	6aae      	ldr	r6, [r5, #40]	; 0x28
  401fe2:	2e00      	cmp	r6, #0
  401fe4:	d04b      	beq.n	40207e <__sflush_r+0xba>
  401fe6:	b29b      	uxth	r3, r3
  401fe8:	2100      	movs	r1, #0
  401fea:	f8d8 4000 	ldr.w	r4, [r8]
  401fee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401ff2:	f8c8 1000 	str.w	r1, [r8]
  401ff6:	b292      	uxth	r2, r2
  401ff8:	2a00      	cmp	r2, #0
  401ffa:	d06c      	beq.n	4020d6 <__sflush_r+0x112>
  401ffc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401ffe:	075f      	lsls	r7, r3, #29
  402000:	d505      	bpl.n	40200e <__sflush_r+0x4a>
  402002:	6869      	ldr	r1, [r5, #4]
  402004:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402006:	1a52      	subs	r2, r2, r1
  402008:	b10b      	cbz	r3, 40200e <__sflush_r+0x4a>
  40200a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40200c:	1ad2      	subs	r2, r2, r3
  40200e:	4640      	mov	r0, r8
  402010:	69e9      	ldr	r1, [r5, #28]
  402012:	2300      	movs	r3, #0
  402014:	47b0      	blx	r6
  402016:	1c46      	adds	r6, r0, #1
  402018:	d03e      	beq.n	402098 <__sflush_r+0xd4>
  40201a:	89ab      	ldrh	r3, [r5, #12]
  40201c:	2100      	movs	r1, #0
  40201e:	692a      	ldr	r2, [r5, #16]
  402020:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402024:	6069      	str	r1, [r5, #4]
  402026:	602a      	str	r2, [r5, #0]
  402028:	b29b      	uxth	r3, r3
  40202a:	04da      	lsls	r2, r3, #19
  40202c:	81ab      	strh	r3, [r5, #12]
  40202e:	d44c      	bmi.n	4020ca <__sflush_r+0x106>
  402030:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402032:	f8c8 4000 	str.w	r4, [r8]
  402036:	b311      	cbz	r1, 40207e <__sflush_r+0xba>
  402038:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40203c:	4299      	cmp	r1, r3
  40203e:	d002      	beq.n	402046 <__sflush_r+0x82>
  402040:	4640      	mov	r0, r8
  402042:	f000 f96b 	bl	40231c <_free_r>
  402046:	2000      	movs	r0, #0
  402048:	6328      	str	r0, [r5, #48]	; 0x30
  40204a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40204e:	692e      	ldr	r6, [r5, #16]
  402050:	b1ae      	cbz	r6, 40207e <__sflush_r+0xba>
  402052:	682c      	ldr	r4, [r5, #0]
  402054:	0791      	lsls	r1, r2, #30
  402056:	602e      	str	r6, [r5, #0]
  402058:	eba4 0406 	sub.w	r4, r4, r6
  40205c:	d11a      	bne.n	402094 <__sflush_r+0xd0>
  40205e:	696b      	ldr	r3, [r5, #20]
  402060:	60ab      	str	r3, [r5, #8]
  402062:	e00a      	b.n	40207a <__sflush_r+0xb6>
  402064:	4632      	mov	r2, r6
  402066:	4623      	mov	r3, r4
  402068:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40206a:	4640      	mov	r0, r8
  40206c:	69e9      	ldr	r1, [r5, #28]
  40206e:	47b8      	blx	r7
  402070:	2800      	cmp	r0, #0
  402072:	eba4 0400 	sub.w	r4, r4, r0
  402076:	4406      	add	r6, r0
  402078:	dd04      	ble.n	402084 <__sflush_r+0xc0>
  40207a:	2c00      	cmp	r4, #0
  40207c:	dcf2      	bgt.n	402064 <__sflush_r+0xa0>
  40207e:	2000      	movs	r0, #0
  402080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402084:	89ab      	ldrh	r3, [r5, #12]
  402086:	f04f 30ff 	mov.w	r0, #4294967295
  40208a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40208e:	81ab      	strh	r3, [r5, #12]
  402090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402094:	2300      	movs	r3, #0
  402096:	e7e3      	b.n	402060 <__sflush_r+0x9c>
  402098:	f8d8 3000 	ldr.w	r3, [r8]
  40209c:	fab3 f283 	clz	r2, r3
  4020a0:	2b00      	cmp	r3, #0
  4020a2:	bf18      	it	ne
  4020a4:	2b1d      	cmpne	r3, #29
  4020a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
  4020aa:	d001      	beq.n	4020b0 <__sflush_r+0xec>
  4020ac:	2b16      	cmp	r3, #22
  4020ae:	d127      	bne.n	402100 <__sflush_r+0x13c>
  4020b0:	89ab      	ldrh	r3, [r5, #12]
  4020b2:	2600      	movs	r6, #0
  4020b4:	6929      	ldr	r1, [r5, #16]
  4020b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4020ba:	b29b      	uxth	r3, r3
  4020bc:	81ab      	strh	r3, [r5, #12]
  4020be:	04db      	lsls	r3, r3, #19
  4020c0:	e885 0042 	stmia.w	r5, {r1, r6}
  4020c4:	d5b4      	bpl.n	402030 <__sflush_r+0x6c>
  4020c6:	2a00      	cmp	r2, #0
  4020c8:	d0b2      	beq.n	402030 <__sflush_r+0x6c>
  4020ca:	6528      	str	r0, [r5, #80]	; 0x50
  4020cc:	e7b0      	b.n	402030 <__sflush_r+0x6c>
  4020ce:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4020d0:	2a00      	cmp	r2, #0
  4020d2:	dc85      	bgt.n	401fe0 <__sflush_r+0x1c>
  4020d4:	e7d3      	b.n	40207e <__sflush_r+0xba>
  4020d6:	2301      	movs	r3, #1
  4020d8:	4640      	mov	r0, r8
  4020da:	69e9      	ldr	r1, [r5, #28]
  4020dc:	47b0      	blx	r6
  4020de:	1c43      	adds	r3, r0, #1
  4020e0:	4602      	mov	r2, r0
  4020e2:	d002      	beq.n	4020ea <__sflush_r+0x126>
  4020e4:	89ab      	ldrh	r3, [r5, #12]
  4020e6:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4020e8:	e789      	b.n	401ffe <__sflush_r+0x3a>
  4020ea:	f8d8 3000 	ldr.w	r3, [r8]
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d0f8      	beq.n	4020e4 <__sflush_r+0x120>
  4020f2:	2b16      	cmp	r3, #22
  4020f4:	d001      	beq.n	4020fa <__sflush_r+0x136>
  4020f6:	2b1d      	cmp	r3, #29
  4020f8:	d1c4      	bne.n	402084 <__sflush_r+0xc0>
  4020fa:	f8c8 4000 	str.w	r4, [r8]
  4020fe:	e7be      	b.n	40207e <__sflush_r+0xba>
  402100:	89ab      	ldrh	r3, [r5, #12]
  402102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402106:	81ab      	strh	r3, [r5, #12]
  402108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040210c <_fflush_r>:
  40210c:	b510      	push	{r4, lr}
  40210e:	4604      	mov	r4, r0
  402110:	b082      	sub	sp, #8
  402112:	b108      	cbz	r0, 402118 <_fflush_r+0xc>
  402114:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402116:	b153      	cbz	r3, 40212e <_fflush_r+0x22>
  402118:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40211c:	b908      	cbnz	r0, 402122 <_fflush_r+0x16>
  40211e:	b002      	add	sp, #8
  402120:	bd10      	pop	{r4, pc}
  402122:	4620      	mov	r0, r4
  402124:	b002      	add	sp, #8
  402126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40212a:	f7ff bf4b 	b.w	401fc4 <__sflush_r>
  40212e:	9101      	str	r1, [sp, #4]
  402130:	f000 f886 	bl	402240 <__sinit>
  402134:	9901      	ldr	r1, [sp, #4]
  402136:	e7ef      	b.n	402118 <_fflush_r+0xc>

00402138 <_cleanup_r>:
  402138:	4901      	ldr	r1, [pc, #4]	; (402140 <_cleanup_r+0x8>)
  40213a:	f000 bb59 	b.w	4027f0 <_fwalk_reent>
  40213e:	bf00      	nop
  402140:	004036ad 	.word	0x004036ad

00402144 <__sinit.part.1>:
  402144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402148:	4682      	mov	sl, r0
  40214a:	2400      	movs	r4, #0
  40214c:	4837      	ldr	r0, [pc, #220]	; (40222c <__sinit.part.1+0xe8>)
  40214e:	2103      	movs	r1, #3
  402150:	f8da 5004 	ldr.w	r5, [sl, #4]
  402154:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  402158:	2604      	movs	r6, #4
  40215a:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  40215e:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  402162:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402166:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  40216a:	4621      	mov	r1, r4
  40216c:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  402170:	2208      	movs	r2, #8
  402172:	81ae      	strh	r6, [r5, #12]
  402174:	602c      	str	r4, [r5, #0]
  402176:	606c      	str	r4, [r5, #4]
  402178:	60ac      	str	r4, [r5, #8]
  40217a:	666c      	str	r4, [r5, #100]	; 0x64
  40217c:	81ec      	strh	r4, [r5, #14]
  40217e:	612c      	str	r4, [r5, #16]
  402180:	616c      	str	r4, [r5, #20]
  402182:	61ac      	str	r4, [r5, #24]
  402184:	f7ff fd1c 	bl	401bc0 <memset>
  402188:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 402234 <__sinit.part.1+0xf0>
  40218c:	f8da 6008 	ldr.w	r6, [sl, #8]
  402190:	f04f 0301 	mov.w	r3, #1
  402194:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 402238 <__sinit.part.1+0xf4>
  402198:	f04f 0e09 	mov.w	lr, #9
  40219c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40223c <__sinit.part.1+0xf8>
  4021a0:	4621      	mov	r1, r4
  4021a2:	4f23      	ldr	r7, [pc, #140]	; (402230 <__sinit.part.1+0xec>)
  4021a4:	2208      	movs	r2, #8
  4021a6:	61ed      	str	r5, [r5, #28]
  4021a8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4021ac:	f8c5 b020 	str.w	fp, [r5, #32]
  4021b0:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4021b4:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4021b8:	62ef      	str	r7, [r5, #44]	; 0x2c
  4021ba:	81f3      	strh	r3, [r6, #14]
  4021bc:	f8a6 e00c 	strh.w	lr, [r6, #12]
  4021c0:	6034      	str	r4, [r6, #0]
  4021c2:	6074      	str	r4, [r6, #4]
  4021c4:	60b4      	str	r4, [r6, #8]
  4021c6:	6674      	str	r4, [r6, #100]	; 0x64
  4021c8:	6134      	str	r4, [r6, #16]
  4021ca:	6174      	str	r4, [r6, #20]
  4021cc:	61b4      	str	r4, [r6, #24]
  4021ce:	f7ff fcf7 	bl	401bc0 <memset>
  4021d2:	f8da 500c 	ldr.w	r5, [sl, #12]
  4021d6:	f04f 0c12 	mov.w	ip, #18
  4021da:	f04f 0e02 	mov.w	lr, #2
  4021de:	61f6      	str	r6, [r6, #28]
  4021e0:	4621      	mov	r1, r4
  4021e2:	f8c6 b020 	str.w	fp, [r6, #32]
  4021e6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4021ea:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  4021ee:	2208      	movs	r2, #8
  4021f0:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  4021f4:	62f7      	str	r7, [r6, #44]	; 0x2c
  4021f6:	602c      	str	r4, [r5, #0]
  4021f8:	606c      	str	r4, [r5, #4]
  4021fa:	60ac      	str	r4, [r5, #8]
  4021fc:	666c      	str	r4, [r5, #100]	; 0x64
  4021fe:	612c      	str	r4, [r5, #16]
  402200:	616c      	str	r4, [r5, #20]
  402202:	61ac      	str	r4, [r5, #24]
  402204:	f8a5 c00c 	strh.w	ip, [r5, #12]
  402208:	f8a5 e00e 	strh.w	lr, [r5, #14]
  40220c:	f7ff fcd8 	bl	401bc0 <memset>
  402210:	2301      	movs	r3, #1
  402212:	61ed      	str	r5, [r5, #28]
  402214:	f8c5 b020 	str.w	fp, [r5, #32]
  402218:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  40221c:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  402220:	62ef      	str	r7, [r5, #44]	; 0x2c
  402222:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  402226:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40222a:	bf00      	nop
  40222c:	00402139 	.word	0x00402139
  402230:	004035b1 	.word	0x004035b1
  402234:	00403531 	.word	0x00403531
  402238:	00403555 	.word	0x00403555
  40223c:	0040358d 	.word	0x0040358d

00402240 <__sinit>:
  402240:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402242:	b103      	cbz	r3, 402246 <__sinit+0x6>
  402244:	4770      	bx	lr
  402246:	f7ff bf7d 	b.w	402144 <__sinit.part.1>
  40224a:	bf00      	nop

0040224c <__sfp_lock_acquire>:
  40224c:	4770      	bx	lr
  40224e:	bf00      	nop

00402250 <__sfp_lock_release>:
  402250:	4770      	bx	lr
  402252:	bf00      	nop

00402254 <__libc_fini_array>:
  402254:	b538      	push	{r3, r4, r5, lr}
  402256:	4b08      	ldr	r3, [pc, #32]	; (402278 <__libc_fini_array+0x24>)
  402258:	4d08      	ldr	r5, [pc, #32]	; (40227c <__libc_fini_array+0x28>)
  40225a:	1aed      	subs	r5, r5, r3
  40225c:	10ac      	asrs	r4, r5, #2
  40225e:	bf18      	it	ne
  402260:	18ed      	addne	r5, r5, r3
  402262:	d005      	beq.n	402270 <__libc_fini_array+0x1c>
  402264:	3c01      	subs	r4, #1
  402266:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40226a:	4798      	blx	r3
  40226c:	2c00      	cmp	r4, #0
  40226e:	d1f9      	bne.n	402264 <__libc_fini_array+0x10>
  402270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402274:	f001 bb58 	b.w	403928 <_fini>
  402278:	00403934 	.word	0x00403934
  40227c:	00403938 	.word	0x00403938

00402280 <_malloc_trim_r>:
  402280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402282:	4f22      	ldr	r7, [pc, #136]	; (40230c <_malloc_trim_r+0x8c>)
  402284:	460c      	mov	r4, r1
  402286:	4606      	mov	r6, r0
  402288:	f000 ff44 	bl	403114 <__malloc_lock>
  40228c:	68ba      	ldr	r2, [r7, #8]
  40228e:	4b20      	ldr	r3, [pc, #128]	; (402310 <_malloc_trim_r+0x90>)
  402290:	6855      	ldr	r5, [r2, #4]
  402292:	f025 0503 	bic.w	r5, r5, #3
  402296:	1b2c      	subs	r4, r5, r4
  402298:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  40229c:	4023      	ands	r3, r4
  40229e:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  4022a2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4022a6:	db07      	blt.n	4022b8 <_malloc_trim_r+0x38>
  4022a8:	4630      	mov	r0, r6
  4022aa:	2100      	movs	r1, #0
  4022ac:	f001 f92e 	bl	40350c <_sbrk_r>
  4022b0:	68bb      	ldr	r3, [r7, #8]
  4022b2:	442b      	add	r3, r5
  4022b4:	4298      	cmp	r0, r3
  4022b6:	d004      	beq.n	4022c2 <_malloc_trim_r+0x42>
  4022b8:	4630      	mov	r0, r6
  4022ba:	f000 ff2d 	bl	403118 <__malloc_unlock>
  4022be:	2000      	movs	r0, #0
  4022c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022c2:	4630      	mov	r0, r6
  4022c4:	4261      	negs	r1, r4
  4022c6:	f001 f921 	bl	40350c <_sbrk_r>
  4022ca:	3001      	adds	r0, #1
  4022cc:	d00d      	beq.n	4022ea <_malloc_trim_r+0x6a>
  4022ce:	4a11      	ldr	r2, [pc, #68]	; (402314 <_malloc_trim_r+0x94>)
  4022d0:	1b2d      	subs	r5, r5, r4
  4022d2:	68b9      	ldr	r1, [r7, #8]
  4022d4:	4630      	mov	r0, r6
  4022d6:	6813      	ldr	r3, [r2, #0]
  4022d8:	f045 0501 	orr.w	r5, r5, #1
  4022dc:	1b1b      	subs	r3, r3, r4
  4022de:	604d      	str	r5, [r1, #4]
  4022e0:	6013      	str	r3, [r2, #0]
  4022e2:	f000 ff19 	bl	403118 <__malloc_unlock>
  4022e6:	2001      	movs	r0, #1
  4022e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022ea:	4630      	mov	r0, r6
  4022ec:	2100      	movs	r1, #0
  4022ee:	f001 f90d 	bl	40350c <_sbrk_r>
  4022f2:	68ba      	ldr	r2, [r7, #8]
  4022f4:	1a83      	subs	r3, r0, r2
  4022f6:	2b0f      	cmp	r3, #15
  4022f8:	ddde      	ble.n	4022b8 <_malloc_trim_r+0x38>
  4022fa:	4c07      	ldr	r4, [pc, #28]	; (402318 <_malloc_trim_r+0x98>)
  4022fc:	f043 0301 	orr.w	r3, r3, #1
  402300:	4904      	ldr	r1, [pc, #16]	; (402314 <_malloc_trim_r+0x94>)
  402302:	6824      	ldr	r4, [r4, #0]
  402304:	6053      	str	r3, [r2, #4]
  402306:	1b00      	subs	r0, r0, r4
  402308:	6008      	str	r0, [r1, #0]
  40230a:	e7d5      	b.n	4022b8 <_malloc_trim_r+0x38>
  40230c:	204004ac 	.word	0x204004ac
  402310:	fffff000 	.word	0xfffff000
  402314:	20400968 	.word	0x20400968
  402318:	204008b8 	.word	0x204008b8

0040231c <_free_r>:
  40231c:	2900      	cmp	r1, #0
  40231e:	d04d      	beq.n	4023bc <_free_r+0xa0>
  402320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402324:	460c      	mov	r4, r1
  402326:	4680      	mov	r8, r0
  402328:	f000 fef4 	bl	403114 <__malloc_lock>
  40232c:	4963      	ldr	r1, [pc, #396]	; (4024bc <_free_r+0x1a0>)
  40232e:	f854 7c04 	ldr.w	r7, [r4, #-4]
  402332:	f1a4 0508 	sub.w	r5, r4, #8
  402336:	688e      	ldr	r6, [r1, #8]
  402338:	f027 0301 	bic.w	r3, r7, #1
  40233c:	18ea      	adds	r2, r5, r3
  40233e:	6850      	ldr	r0, [r2, #4]
  402340:	4296      	cmp	r6, r2
  402342:	f020 0003 	bic.w	r0, r0, #3
  402346:	d059      	beq.n	4023fc <_free_r+0xe0>
  402348:	07fe      	lsls	r6, r7, #31
  40234a:	6050      	str	r0, [r2, #4]
  40234c:	d40b      	bmi.n	402366 <_free_r+0x4a>
  40234e:	f854 4c08 	ldr.w	r4, [r4, #-8]
  402352:	f101 0708 	add.w	r7, r1, #8
  402356:	1b2d      	subs	r5, r5, r4
  402358:	4423      	add	r3, r4
  40235a:	68ac      	ldr	r4, [r5, #8]
  40235c:	42bc      	cmp	r4, r7
  40235e:	d066      	beq.n	40242e <_free_r+0x112>
  402360:	68ef      	ldr	r7, [r5, #12]
  402362:	60e7      	str	r7, [r4, #12]
  402364:	60bc      	str	r4, [r7, #8]
  402366:	1814      	adds	r4, r2, r0
  402368:	6864      	ldr	r4, [r4, #4]
  40236a:	07e4      	lsls	r4, r4, #31
  40236c:	d40c      	bmi.n	402388 <_free_r+0x6c>
  40236e:	4c54      	ldr	r4, [pc, #336]	; (4024c0 <_free_r+0x1a4>)
  402370:	4403      	add	r3, r0
  402372:	6890      	ldr	r0, [r2, #8]
  402374:	42a0      	cmp	r0, r4
  402376:	d07c      	beq.n	402472 <_free_r+0x156>
  402378:	68d4      	ldr	r4, [r2, #12]
  40237a:	f043 0201 	orr.w	r2, r3, #1
  40237e:	60c4      	str	r4, [r0, #12]
  402380:	60a0      	str	r0, [r4, #8]
  402382:	606a      	str	r2, [r5, #4]
  402384:	50eb      	str	r3, [r5, r3]
  402386:	e003      	b.n	402390 <_free_r+0x74>
  402388:	f043 0201 	orr.w	r2, r3, #1
  40238c:	606a      	str	r2, [r5, #4]
  40238e:	50eb      	str	r3, [r5, r3]
  402390:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402394:	d213      	bcs.n	4023be <_free_r+0xa2>
  402396:	08db      	lsrs	r3, r3, #3
  402398:	2001      	movs	r0, #1
  40239a:	684a      	ldr	r2, [r1, #4]
  40239c:	109c      	asrs	r4, r3, #2
  40239e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  4023a2:	40a0      	lsls	r0, r4
  4023a4:	689c      	ldr	r4, [r3, #8]
  4023a6:	4302      	orrs	r2, r0
  4023a8:	60eb      	str	r3, [r5, #12]
  4023aa:	60ac      	str	r4, [r5, #8]
  4023ac:	604a      	str	r2, [r1, #4]
  4023ae:	609d      	str	r5, [r3, #8]
  4023b0:	60e5      	str	r5, [r4, #12]
  4023b2:	4640      	mov	r0, r8
  4023b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4023b8:	f000 beae 	b.w	403118 <__malloc_unlock>
  4023bc:	4770      	bx	lr
  4023be:	0a5a      	lsrs	r2, r3, #9
  4023c0:	2a04      	cmp	r2, #4
  4023c2:	d847      	bhi.n	402454 <_free_r+0x138>
  4023c4:	099a      	lsrs	r2, r3, #6
  4023c6:	f102 0438 	add.w	r4, r2, #56	; 0x38
  4023ca:	0060      	lsls	r0, r4, #1
  4023cc:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  4023d0:	493a      	ldr	r1, [pc, #232]	; (4024bc <_free_r+0x1a0>)
  4023d2:	6882      	ldr	r2, [r0, #8]
  4023d4:	4282      	cmp	r2, r0
  4023d6:	d043      	beq.n	402460 <_free_r+0x144>
  4023d8:	6851      	ldr	r1, [r2, #4]
  4023da:	f021 0103 	bic.w	r1, r1, #3
  4023de:	4299      	cmp	r1, r3
  4023e0:	d902      	bls.n	4023e8 <_free_r+0xcc>
  4023e2:	6892      	ldr	r2, [r2, #8]
  4023e4:	4290      	cmp	r0, r2
  4023e6:	d1f7      	bne.n	4023d8 <_free_r+0xbc>
  4023e8:	68d3      	ldr	r3, [r2, #12]
  4023ea:	60eb      	str	r3, [r5, #12]
  4023ec:	4640      	mov	r0, r8
  4023ee:	60aa      	str	r2, [r5, #8]
  4023f0:	609d      	str	r5, [r3, #8]
  4023f2:	60d5      	str	r5, [r2, #12]
  4023f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4023f8:	f000 be8e 	b.w	403118 <__malloc_unlock>
  4023fc:	07ff      	lsls	r7, r7, #31
  4023fe:	4403      	add	r3, r0
  402400:	d407      	bmi.n	402412 <_free_r+0xf6>
  402402:	f854 2c08 	ldr.w	r2, [r4, #-8]
  402406:	1aad      	subs	r5, r5, r2
  402408:	4413      	add	r3, r2
  40240a:	68a8      	ldr	r0, [r5, #8]
  40240c:	68ea      	ldr	r2, [r5, #12]
  40240e:	60c2      	str	r2, [r0, #12]
  402410:	6090      	str	r0, [r2, #8]
  402412:	4a2c      	ldr	r2, [pc, #176]	; (4024c4 <_free_r+0x1a8>)
  402414:	f043 0001 	orr.w	r0, r3, #1
  402418:	6812      	ldr	r2, [r2, #0]
  40241a:	6068      	str	r0, [r5, #4]
  40241c:	4293      	cmp	r3, r2
  40241e:	608d      	str	r5, [r1, #8]
  402420:	d3c7      	bcc.n	4023b2 <_free_r+0x96>
  402422:	4b29      	ldr	r3, [pc, #164]	; (4024c8 <_free_r+0x1ac>)
  402424:	4640      	mov	r0, r8
  402426:	6819      	ldr	r1, [r3, #0]
  402428:	f7ff ff2a 	bl	402280 <_malloc_trim_r>
  40242c:	e7c1      	b.n	4023b2 <_free_r+0x96>
  40242e:	1811      	adds	r1, r2, r0
  402430:	6849      	ldr	r1, [r1, #4]
  402432:	07c9      	lsls	r1, r1, #31
  402434:	d409      	bmi.n	40244a <_free_r+0x12e>
  402436:	4403      	add	r3, r0
  402438:	68d1      	ldr	r1, [r2, #12]
  40243a:	6892      	ldr	r2, [r2, #8]
  40243c:	f043 0001 	orr.w	r0, r3, #1
  402440:	60d1      	str	r1, [r2, #12]
  402442:	608a      	str	r2, [r1, #8]
  402444:	6068      	str	r0, [r5, #4]
  402446:	50eb      	str	r3, [r5, r3]
  402448:	e7b3      	b.n	4023b2 <_free_r+0x96>
  40244a:	f043 0201 	orr.w	r2, r3, #1
  40244e:	606a      	str	r2, [r5, #4]
  402450:	50eb      	str	r3, [r5, r3]
  402452:	e7ae      	b.n	4023b2 <_free_r+0x96>
  402454:	2a14      	cmp	r2, #20
  402456:	d815      	bhi.n	402484 <_free_r+0x168>
  402458:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  40245c:	0060      	lsls	r0, r4, #1
  40245e:	e7b5      	b.n	4023cc <_free_r+0xb0>
  402460:	10a4      	asrs	r4, r4, #2
  402462:	2701      	movs	r7, #1
  402464:	6848      	ldr	r0, [r1, #4]
  402466:	4613      	mov	r3, r2
  402468:	fa07 f404 	lsl.w	r4, r7, r4
  40246c:	4320      	orrs	r0, r4
  40246e:	6048      	str	r0, [r1, #4]
  402470:	e7bb      	b.n	4023ea <_free_r+0xce>
  402472:	f043 0201 	orr.w	r2, r3, #1
  402476:	614d      	str	r5, [r1, #20]
  402478:	610d      	str	r5, [r1, #16]
  40247a:	60e8      	str	r0, [r5, #12]
  40247c:	60a8      	str	r0, [r5, #8]
  40247e:	606a      	str	r2, [r5, #4]
  402480:	50eb      	str	r3, [r5, r3]
  402482:	e796      	b.n	4023b2 <_free_r+0x96>
  402484:	2a54      	cmp	r2, #84	; 0x54
  402486:	d804      	bhi.n	402492 <_free_r+0x176>
  402488:	0b1a      	lsrs	r2, r3, #12
  40248a:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  40248e:	0060      	lsls	r0, r4, #1
  402490:	e79c      	b.n	4023cc <_free_r+0xb0>
  402492:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402496:	d804      	bhi.n	4024a2 <_free_r+0x186>
  402498:	0bda      	lsrs	r2, r3, #15
  40249a:	f102 0477 	add.w	r4, r2, #119	; 0x77
  40249e:	0060      	lsls	r0, r4, #1
  4024a0:	e794      	b.n	4023cc <_free_r+0xb0>
  4024a2:	f240 5054 	movw	r0, #1364	; 0x554
  4024a6:	4282      	cmp	r2, r0
  4024a8:	d804      	bhi.n	4024b4 <_free_r+0x198>
  4024aa:	0c9a      	lsrs	r2, r3, #18
  4024ac:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  4024b0:	0060      	lsls	r0, r4, #1
  4024b2:	e78b      	b.n	4023cc <_free_r+0xb0>
  4024b4:	20fc      	movs	r0, #252	; 0xfc
  4024b6:	247e      	movs	r4, #126	; 0x7e
  4024b8:	e788      	b.n	4023cc <_free_r+0xb0>
  4024ba:	bf00      	nop
  4024bc:	204004ac 	.word	0x204004ac
  4024c0:	204004b4 	.word	0x204004b4
  4024c4:	204008b4 	.word	0x204008b4
  4024c8:	20400964 	.word	0x20400964

004024cc <__sfvwrite_r>:
  4024cc:	6893      	ldr	r3, [r2, #8]
  4024ce:	2b00      	cmp	r3, #0
  4024d0:	d07a      	beq.n	4025c8 <__sfvwrite_r+0xfc>
  4024d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024d6:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4024da:	b083      	sub	sp, #12
  4024dc:	460c      	mov	r4, r1
  4024de:	4681      	mov	r9, r0
  4024e0:	f01e 0f08 	tst.w	lr, #8
  4024e4:	4616      	mov	r6, r2
  4024e6:	d026      	beq.n	402536 <__sfvwrite_r+0x6a>
  4024e8:	690b      	ldr	r3, [r1, #16]
  4024ea:	b323      	cbz	r3, 402536 <__sfvwrite_r+0x6a>
  4024ec:	f00e 0802 	and.w	r8, lr, #2
  4024f0:	6835      	ldr	r5, [r6, #0]
  4024f2:	fa1f f088 	uxth.w	r0, r8
  4024f6:	b370      	cbz	r0, 402556 <__sfvwrite_r+0x8a>
  4024f8:	f04f 0a00 	mov.w	sl, #0
  4024fc:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 4027ec <__sfvwrite_r+0x320>
  402500:	46d0      	mov	r8, sl
  402502:	45d8      	cmp	r8, fp
  402504:	4643      	mov	r3, r8
  402506:	4652      	mov	r2, sl
  402508:	4648      	mov	r0, r9
  40250a:	bf28      	it	cs
  40250c:	465b      	movcs	r3, fp
  40250e:	f1b8 0f00 	cmp.w	r8, #0
  402512:	d053      	beq.n	4025bc <__sfvwrite_r+0xf0>
  402514:	69e1      	ldr	r1, [r4, #28]
  402516:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402518:	47b8      	blx	r7
  40251a:	2800      	cmp	r0, #0
  40251c:	dd73      	ble.n	402606 <__sfvwrite_r+0x13a>
  40251e:	68b3      	ldr	r3, [r6, #8]
  402520:	4482      	add	sl, r0
  402522:	ebc0 0808 	rsb	r8, r0, r8
  402526:	1a18      	subs	r0, r3, r0
  402528:	60b0      	str	r0, [r6, #8]
  40252a:	2800      	cmp	r0, #0
  40252c:	d1e9      	bne.n	402502 <__sfvwrite_r+0x36>
  40252e:	2000      	movs	r0, #0
  402530:	b003      	add	sp, #12
  402532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402536:	4648      	mov	r0, r9
  402538:	4621      	mov	r1, r4
  40253a:	f7ff fcd1 	bl	401ee0 <__swsetup_r>
  40253e:	2800      	cmp	r0, #0
  402540:	f040 814c 	bne.w	4027dc <__sfvwrite_r+0x310>
  402544:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402548:	6835      	ldr	r5, [r6, #0]
  40254a:	f00e 0802 	and.w	r8, lr, #2
  40254e:	fa1f f088 	uxth.w	r0, r8
  402552:	2800      	cmp	r0, #0
  402554:	d1d0      	bne.n	4024f8 <__sfvwrite_r+0x2c>
  402556:	f01e 0b01 	ands.w	fp, lr, #1
  40255a:	d15d      	bne.n	402618 <__sfvwrite_r+0x14c>
  40255c:	46d8      	mov	r8, fp
  40255e:	f1b8 0f00 	cmp.w	r8, #0
  402562:	d025      	beq.n	4025b0 <__sfvwrite_r+0xe4>
  402564:	f41e 7f00 	tst.w	lr, #512	; 0x200
  402568:	68a7      	ldr	r7, [r4, #8]
  40256a:	d02f      	beq.n	4025cc <__sfvwrite_r+0x100>
  40256c:	45b8      	cmp	r8, r7
  40256e:	46ba      	mov	sl, r7
  402570:	f0c0 80a8 	bcc.w	4026c4 <__sfvwrite_r+0x1f8>
  402574:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  402578:	f040 80b5 	bne.w	4026e6 <__sfvwrite_r+0x21a>
  40257c:	6820      	ldr	r0, [r4, #0]
  40257e:	4659      	mov	r1, fp
  402580:	4652      	mov	r2, sl
  402582:	f000 fd65 	bl	403050 <memmove>
  402586:	68a2      	ldr	r2, [r4, #8]
  402588:	6821      	ldr	r1, [r4, #0]
  40258a:	4640      	mov	r0, r8
  40258c:	1bd7      	subs	r7, r2, r7
  40258e:	eb01 030a 	add.w	r3, r1, sl
  402592:	60a7      	str	r7, [r4, #8]
  402594:	6023      	str	r3, [r4, #0]
  402596:	68b3      	ldr	r3, [r6, #8]
  402598:	4483      	add	fp, r0
  40259a:	ebc0 0808 	rsb	r8, r0, r8
  40259e:	1a18      	subs	r0, r3, r0
  4025a0:	60b0      	str	r0, [r6, #8]
  4025a2:	2800      	cmp	r0, #0
  4025a4:	d0c3      	beq.n	40252e <__sfvwrite_r+0x62>
  4025a6:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4025aa:	f1b8 0f00 	cmp.w	r8, #0
  4025ae:	d1d9      	bne.n	402564 <__sfvwrite_r+0x98>
  4025b0:	f8d5 b000 	ldr.w	fp, [r5]
  4025b4:	3508      	adds	r5, #8
  4025b6:	f855 8c04 	ldr.w	r8, [r5, #-4]
  4025ba:	e7d0      	b.n	40255e <__sfvwrite_r+0x92>
  4025bc:	f8d5 a000 	ldr.w	sl, [r5]
  4025c0:	3508      	adds	r5, #8
  4025c2:	f855 8c04 	ldr.w	r8, [r5, #-4]
  4025c6:	e79c      	b.n	402502 <__sfvwrite_r+0x36>
  4025c8:	2000      	movs	r0, #0
  4025ca:	4770      	bx	lr
  4025cc:	6820      	ldr	r0, [r4, #0]
  4025ce:	6923      	ldr	r3, [r4, #16]
  4025d0:	4298      	cmp	r0, r3
  4025d2:	d803      	bhi.n	4025dc <__sfvwrite_r+0x110>
  4025d4:	6963      	ldr	r3, [r4, #20]
  4025d6:	4598      	cmp	r8, r3
  4025d8:	f080 80bf 	bcs.w	40275a <__sfvwrite_r+0x28e>
  4025dc:	4547      	cmp	r7, r8
  4025de:	4659      	mov	r1, fp
  4025e0:	bf28      	it	cs
  4025e2:	4647      	movcs	r7, r8
  4025e4:	463a      	mov	r2, r7
  4025e6:	f000 fd33 	bl	403050 <memmove>
  4025ea:	68a3      	ldr	r3, [r4, #8]
  4025ec:	6822      	ldr	r2, [r4, #0]
  4025ee:	1bdb      	subs	r3, r3, r7
  4025f0:	443a      	add	r2, r7
  4025f2:	60a3      	str	r3, [r4, #8]
  4025f4:	6022      	str	r2, [r4, #0]
  4025f6:	2b00      	cmp	r3, #0
  4025f8:	d149      	bne.n	40268e <__sfvwrite_r+0x1c2>
  4025fa:	4648      	mov	r0, r9
  4025fc:	4621      	mov	r1, r4
  4025fe:	f7ff fd85 	bl	40210c <_fflush_r>
  402602:	2800      	cmp	r0, #0
  402604:	d043      	beq.n	40268e <__sfvwrite_r+0x1c2>
  402606:	89a3      	ldrh	r3, [r4, #12]
  402608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40260c:	f04f 30ff 	mov.w	r0, #4294967295
  402610:	81a3      	strh	r3, [r4, #12]
  402612:	b003      	add	sp, #12
  402614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402618:	4680      	mov	r8, r0
  40261a:	4683      	mov	fp, r0
  40261c:	4682      	mov	sl, r0
  40261e:	9000      	str	r0, [sp, #0]
  402620:	f1ba 0f00 	cmp.w	sl, #0
  402624:	d02b      	beq.n	40267e <__sfvwrite_r+0x1b2>
  402626:	9b00      	ldr	r3, [sp, #0]
  402628:	2b00      	cmp	r3, #0
  40262a:	d04f      	beq.n	4026cc <__sfvwrite_r+0x200>
  40262c:	45d0      	cmp	r8, sl
  40262e:	6962      	ldr	r2, [r4, #20]
  402630:	68a1      	ldr	r1, [r4, #8]
  402632:	4643      	mov	r3, r8
  402634:	bf28      	it	cs
  402636:	4653      	movcs	r3, sl
  402638:	6820      	ldr	r0, [r4, #0]
  40263a:	eb02 0c01 	add.w	ip, r2, r1
  40263e:	461f      	mov	r7, r3
  402640:	4563      	cmp	r3, ip
  402642:	dd03      	ble.n	40264c <__sfvwrite_r+0x180>
  402644:	6921      	ldr	r1, [r4, #16]
  402646:	4288      	cmp	r0, r1
  402648:	f200 8099 	bhi.w	40277e <__sfvwrite_r+0x2b2>
  40264c:	4293      	cmp	r3, r2
  40264e:	db20      	blt.n	402692 <__sfvwrite_r+0x1c6>
  402650:	4613      	mov	r3, r2
  402652:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402654:	4648      	mov	r0, r9
  402656:	69e1      	ldr	r1, [r4, #28]
  402658:	465a      	mov	r2, fp
  40265a:	47b8      	blx	r7
  40265c:	1e07      	subs	r7, r0, #0
  40265e:	ddd2      	ble.n	402606 <__sfvwrite_r+0x13a>
  402660:	ebb8 0807 	subs.w	r8, r8, r7
  402664:	d025      	beq.n	4026b2 <__sfvwrite_r+0x1e6>
  402666:	68b3      	ldr	r3, [r6, #8]
  402668:	44bb      	add	fp, r7
  40266a:	ebc7 0a0a 	rsb	sl, r7, sl
  40266e:	1bdf      	subs	r7, r3, r7
  402670:	60b7      	str	r7, [r6, #8]
  402672:	2f00      	cmp	r7, #0
  402674:	f43f af5b 	beq.w	40252e <__sfvwrite_r+0x62>
  402678:	f1ba 0f00 	cmp.w	sl, #0
  40267c:	d1d3      	bne.n	402626 <__sfvwrite_r+0x15a>
  40267e:	2300      	movs	r3, #0
  402680:	f8d5 b000 	ldr.w	fp, [r5]
  402684:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402688:	3508      	adds	r5, #8
  40268a:	9300      	str	r3, [sp, #0]
  40268c:	e7c8      	b.n	402620 <__sfvwrite_r+0x154>
  40268e:	4638      	mov	r0, r7
  402690:	e781      	b.n	402596 <__sfvwrite_r+0xca>
  402692:	461a      	mov	r2, r3
  402694:	4659      	mov	r1, fp
  402696:	9301      	str	r3, [sp, #4]
  402698:	f000 fcda 	bl	403050 <memmove>
  40269c:	68a2      	ldr	r2, [r4, #8]
  40269e:	ebb8 0807 	subs.w	r8, r8, r7
  4026a2:	6821      	ldr	r1, [r4, #0]
  4026a4:	9b01      	ldr	r3, [sp, #4]
  4026a6:	eba2 0203 	sub.w	r2, r2, r3
  4026aa:	440b      	add	r3, r1
  4026ac:	60a2      	str	r2, [r4, #8]
  4026ae:	6023      	str	r3, [r4, #0]
  4026b0:	d1d9      	bne.n	402666 <__sfvwrite_r+0x19a>
  4026b2:	4648      	mov	r0, r9
  4026b4:	4621      	mov	r1, r4
  4026b6:	f7ff fd29 	bl	40210c <_fflush_r>
  4026ba:	2800      	cmp	r0, #0
  4026bc:	d1a3      	bne.n	402606 <__sfvwrite_r+0x13a>
  4026be:	f8cd 8000 	str.w	r8, [sp]
  4026c2:	e7d0      	b.n	402666 <__sfvwrite_r+0x19a>
  4026c4:	4647      	mov	r7, r8
  4026c6:	6820      	ldr	r0, [r4, #0]
  4026c8:	46c2      	mov	sl, r8
  4026ca:	e758      	b.n	40257e <__sfvwrite_r+0xb2>
  4026cc:	4658      	mov	r0, fp
  4026ce:	210a      	movs	r1, #10
  4026d0:	4652      	mov	r2, sl
  4026d2:	f000 fbdb 	bl	402e8c <memchr>
  4026d6:	2800      	cmp	r0, #0
  4026d8:	d07b      	beq.n	4027d2 <__sfvwrite_r+0x306>
  4026da:	3001      	adds	r0, #1
  4026dc:	2301      	movs	r3, #1
  4026de:	ebcb 0800 	rsb	r8, fp, r0
  4026e2:	9300      	str	r3, [sp, #0]
  4026e4:	e7a2      	b.n	40262c <__sfvwrite_r+0x160>
  4026e6:	6963      	ldr	r3, [r4, #20]
  4026e8:	6921      	ldr	r1, [r4, #16]
  4026ea:	6827      	ldr	r7, [r4, #0]
  4026ec:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  4026f0:	1a7f      	subs	r7, r7, r1
  4026f2:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  4026f6:	1c7b      	adds	r3, r7, #1
  4026f8:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  4026fc:	4443      	add	r3, r8
  4026fe:	4662      	mov	r2, ip
  402700:	459c      	cmp	ip, r3
  402702:	d201      	bcs.n	402708 <__sfvwrite_r+0x23c>
  402704:	469c      	mov	ip, r3
  402706:	461a      	mov	r2, r3
  402708:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40270c:	f8cd c000 	str.w	ip, [sp]
  402710:	d04b      	beq.n	4027aa <__sfvwrite_r+0x2de>
  402712:	4611      	mov	r1, r2
  402714:	4648      	mov	r0, r9
  402716:	f000 f90d 	bl	402934 <_malloc_r>
  40271a:	f8dd c000 	ldr.w	ip, [sp]
  40271e:	4682      	mov	sl, r0
  402720:	2800      	cmp	r0, #0
  402722:	d05e      	beq.n	4027e2 <__sfvwrite_r+0x316>
  402724:	463a      	mov	r2, r7
  402726:	6921      	ldr	r1, [r4, #16]
  402728:	f8cd c000 	str.w	ip, [sp]
  40272c:	f000 fbf6 	bl	402f1c <memcpy>
  402730:	89a2      	ldrh	r2, [r4, #12]
  402732:	f8dd c000 	ldr.w	ip, [sp]
  402736:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40273a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40273e:	81a2      	strh	r2, [r4, #12]
  402740:	eb0a 0007 	add.w	r0, sl, r7
  402744:	ebc7 020c 	rsb	r2, r7, ip
  402748:	f8c4 a010 	str.w	sl, [r4, #16]
  40274c:	4647      	mov	r7, r8
  40274e:	6020      	str	r0, [r4, #0]
  402750:	46c2      	mov	sl, r8
  402752:	60a2      	str	r2, [r4, #8]
  402754:	f8c4 c014 	str.w	ip, [r4, #20]
  402758:	e711      	b.n	40257e <__sfvwrite_r+0xb2>
  40275a:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  40275e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402760:	4648      	mov	r0, r9
  402762:	69e1      	ldr	r1, [r4, #28]
  402764:	45c6      	cmp	lr, r8
  402766:	465a      	mov	r2, fp
  402768:	bf28      	it	cs
  40276a:	46c6      	movcs	lr, r8
  40276c:	fb9e fef3 	sdiv	lr, lr, r3
  402770:	fb0e f303 	mul.w	r3, lr, r3
  402774:	47b8      	blx	r7
  402776:	2800      	cmp	r0, #0
  402778:	f73f af0d 	bgt.w	402596 <__sfvwrite_r+0xca>
  40277c:	e743      	b.n	402606 <__sfvwrite_r+0x13a>
  40277e:	4662      	mov	r2, ip
  402780:	4659      	mov	r1, fp
  402782:	f8cd c004 	str.w	ip, [sp, #4]
  402786:	f000 fc63 	bl	403050 <memmove>
  40278a:	6823      	ldr	r3, [r4, #0]
  40278c:	4648      	mov	r0, r9
  40278e:	f8dd c004 	ldr.w	ip, [sp, #4]
  402792:	4621      	mov	r1, r4
  402794:	4463      	add	r3, ip
  402796:	6023      	str	r3, [r4, #0]
  402798:	f7ff fcb8 	bl	40210c <_fflush_r>
  40279c:	f8dd c004 	ldr.w	ip, [sp, #4]
  4027a0:	2800      	cmp	r0, #0
  4027a2:	f47f af30 	bne.w	402606 <__sfvwrite_r+0x13a>
  4027a6:	4667      	mov	r7, ip
  4027a8:	e75a      	b.n	402660 <__sfvwrite_r+0x194>
  4027aa:	4648      	mov	r0, r9
  4027ac:	f000 fcb6 	bl	40311c <_realloc_r>
  4027b0:	f8dd c000 	ldr.w	ip, [sp]
  4027b4:	4682      	mov	sl, r0
  4027b6:	2800      	cmp	r0, #0
  4027b8:	d1c2      	bne.n	402740 <__sfvwrite_r+0x274>
  4027ba:	4648      	mov	r0, r9
  4027bc:	6921      	ldr	r1, [r4, #16]
  4027be:	f7ff fdad 	bl	40231c <_free_r>
  4027c2:	89a3      	ldrh	r3, [r4, #12]
  4027c4:	220c      	movs	r2, #12
  4027c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4027ca:	f8c9 2000 	str.w	r2, [r9]
  4027ce:	b29b      	uxth	r3, r3
  4027d0:	e71a      	b.n	402608 <__sfvwrite_r+0x13c>
  4027d2:	2301      	movs	r3, #1
  4027d4:	f10a 0801 	add.w	r8, sl, #1
  4027d8:	9300      	str	r3, [sp, #0]
  4027da:	e727      	b.n	40262c <__sfvwrite_r+0x160>
  4027dc:	f04f 30ff 	mov.w	r0, #4294967295
  4027e0:	e6a6      	b.n	402530 <__sfvwrite_r+0x64>
  4027e2:	220c      	movs	r2, #12
  4027e4:	89a3      	ldrh	r3, [r4, #12]
  4027e6:	f8c9 2000 	str.w	r2, [r9]
  4027ea:	e70d      	b.n	402608 <__sfvwrite_r+0x13c>
  4027ec:	7ffffc00 	.word	0x7ffffc00

004027f0 <_fwalk_reent>:
  4027f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4027f4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4027f8:	d01e      	beq.n	402838 <_fwalk_reent+0x48>
  4027fa:	4688      	mov	r8, r1
  4027fc:	4606      	mov	r6, r0
  4027fe:	f04f 0900 	mov.w	r9, #0
  402802:	687d      	ldr	r5, [r7, #4]
  402804:	68bc      	ldr	r4, [r7, #8]
  402806:	3d01      	subs	r5, #1
  402808:	d410      	bmi.n	40282c <_fwalk_reent+0x3c>
  40280a:	89a3      	ldrh	r3, [r4, #12]
  40280c:	3d01      	subs	r5, #1
  40280e:	2b01      	cmp	r3, #1
  402810:	d908      	bls.n	402824 <_fwalk_reent+0x34>
  402812:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402816:	4621      	mov	r1, r4
  402818:	4630      	mov	r0, r6
  40281a:	3301      	adds	r3, #1
  40281c:	d002      	beq.n	402824 <_fwalk_reent+0x34>
  40281e:	47c0      	blx	r8
  402820:	ea49 0900 	orr.w	r9, r9, r0
  402824:	1c6b      	adds	r3, r5, #1
  402826:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40282a:	d1ee      	bne.n	40280a <_fwalk_reent+0x1a>
  40282c:	683f      	ldr	r7, [r7, #0]
  40282e:	2f00      	cmp	r7, #0
  402830:	d1e7      	bne.n	402802 <_fwalk_reent+0x12>
  402832:	4648      	mov	r0, r9
  402834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402838:	46b9      	mov	r9, r7
  40283a:	4648      	mov	r0, r9
  40283c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00402840 <__smakebuf_r>:
  402840:	898b      	ldrh	r3, [r1, #12]
  402842:	b29a      	uxth	r2, r3
  402844:	f012 0f02 	tst.w	r2, #2
  402848:	d13d      	bne.n	4028c6 <__smakebuf_r+0x86>
  40284a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40284c:	460c      	mov	r4, r1
  40284e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402852:	b091      	sub	sp, #68	; 0x44
  402854:	4605      	mov	r5, r0
  402856:	2900      	cmp	r1, #0
  402858:	db19      	blt.n	40288e <__smakebuf_r+0x4e>
  40285a:	aa01      	add	r2, sp, #4
  40285c:	f000 ff68 	bl	403730 <_fstat_r>
  402860:	2800      	cmp	r0, #0
  402862:	db12      	blt.n	40288a <__smakebuf_r+0x4a>
  402864:	9b02      	ldr	r3, [sp, #8]
  402866:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40286a:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  40286e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402872:	fab7 f787 	clz	r7, r7
  402876:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40287a:	d02b      	beq.n	4028d4 <__smakebuf_r+0x94>
  40287c:	89a3      	ldrh	r3, [r4, #12]
  40287e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402882:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402886:	81a3      	strh	r3, [r4, #12]
  402888:	e00c      	b.n	4028a4 <__smakebuf_r+0x64>
  40288a:	89a3      	ldrh	r3, [r4, #12]
  40288c:	b29a      	uxth	r2, r3
  40288e:	f012 0f80 	tst.w	r2, #128	; 0x80
  402892:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402896:	f04f 0700 	mov.w	r7, #0
  40289a:	bf0c      	ite	eq
  40289c:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4028a0:	2640      	movne	r6, #64	; 0x40
  4028a2:	81a3      	strh	r3, [r4, #12]
  4028a4:	4628      	mov	r0, r5
  4028a6:	4631      	mov	r1, r6
  4028a8:	f000 f844 	bl	402934 <_malloc_r>
  4028ac:	89a3      	ldrh	r3, [r4, #12]
  4028ae:	b340      	cbz	r0, 402902 <__smakebuf_r+0xc2>
  4028b0:	4a1a      	ldr	r2, [pc, #104]	; (40291c <__smakebuf_r+0xdc>)
  4028b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4028b6:	63ea      	str	r2, [r5, #60]	; 0x3c
  4028b8:	81a3      	strh	r3, [r4, #12]
  4028ba:	6020      	str	r0, [r4, #0]
  4028bc:	6120      	str	r0, [r4, #16]
  4028be:	6166      	str	r6, [r4, #20]
  4028c0:	b99f      	cbnz	r7, 4028ea <__smakebuf_r+0xaa>
  4028c2:	b011      	add	sp, #68	; 0x44
  4028c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4028c6:	f101 0343 	add.w	r3, r1, #67	; 0x43
  4028ca:	2201      	movs	r2, #1
  4028cc:	600b      	str	r3, [r1, #0]
  4028ce:	610b      	str	r3, [r1, #16]
  4028d0:	614a      	str	r2, [r1, #20]
  4028d2:	4770      	bx	lr
  4028d4:	4b12      	ldr	r3, [pc, #72]	; (402920 <__smakebuf_r+0xe0>)
  4028d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  4028d8:	429a      	cmp	r2, r3
  4028da:	d1cf      	bne.n	40287c <__smakebuf_r+0x3c>
  4028dc:	89a3      	ldrh	r3, [r4, #12]
  4028de:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4028e2:	4333      	orrs	r3, r6
  4028e4:	64e6      	str	r6, [r4, #76]	; 0x4c
  4028e6:	81a3      	strh	r3, [r4, #12]
  4028e8:	e7dc      	b.n	4028a4 <__smakebuf_r+0x64>
  4028ea:	4628      	mov	r0, r5
  4028ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4028f0:	f000 ff32 	bl	403758 <_isatty_r>
  4028f4:	2800      	cmp	r0, #0
  4028f6:	d0e4      	beq.n	4028c2 <__smakebuf_r+0x82>
  4028f8:	89a3      	ldrh	r3, [r4, #12]
  4028fa:	f043 0301 	orr.w	r3, r3, #1
  4028fe:	81a3      	strh	r3, [r4, #12]
  402900:	e7df      	b.n	4028c2 <__smakebuf_r+0x82>
  402902:	059a      	lsls	r2, r3, #22
  402904:	d4dd      	bmi.n	4028c2 <__smakebuf_r+0x82>
  402906:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40290a:	f043 0302 	orr.w	r3, r3, #2
  40290e:	2101      	movs	r1, #1
  402910:	81a3      	strh	r3, [r4, #12]
  402912:	6022      	str	r2, [r4, #0]
  402914:	6122      	str	r2, [r4, #16]
  402916:	6161      	str	r1, [r4, #20]
  402918:	e7d3      	b.n	4028c2 <__smakebuf_r+0x82>
  40291a:	bf00      	nop
  40291c:	00402139 	.word	0x00402139
  402920:	0040358d 	.word	0x0040358d

00402924 <malloc>:
  402924:	4b02      	ldr	r3, [pc, #8]	; (402930 <malloc+0xc>)
  402926:	4601      	mov	r1, r0
  402928:	6818      	ldr	r0, [r3, #0]
  40292a:	f000 b803 	b.w	402934 <_malloc_r>
  40292e:	bf00      	nop
  402930:	204004a8 	.word	0x204004a8

00402934 <_malloc_r>:
  402934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402938:	f101 040b 	add.w	r4, r1, #11
  40293c:	b083      	sub	sp, #12
  40293e:	4605      	mov	r5, r0
  402940:	2c16      	cmp	r4, #22
  402942:	d927      	bls.n	402994 <_malloc_r+0x60>
  402944:	f034 0407 	bics.w	r4, r4, #7
  402948:	d42a      	bmi.n	4029a0 <_malloc_r+0x6c>
  40294a:	42a1      	cmp	r1, r4
  40294c:	d828      	bhi.n	4029a0 <_malloc_r+0x6c>
  40294e:	f000 fbe1 	bl	403114 <__malloc_lock>
  402952:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  402956:	d22b      	bcs.n	4029b0 <_malloc_r+0x7c>
  402958:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  40295c:	4ec0      	ldr	r6, [pc, #768]	; (402c60 <_malloc_r+0x32c>)
  40295e:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  402962:	68d3      	ldr	r3, [r2, #12]
  402964:	4293      	cmp	r3, r2
  402966:	f000 8171 	beq.w	402c4c <_malloc_r+0x318>
  40296a:	685a      	ldr	r2, [r3, #4]
  40296c:	f103 0808 	add.w	r8, r3, #8
  402970:	68d9      	ldr	r1, [r3, #12]
  402972:	4628      	mov	r0, r5
  402974:	f022 0203 	bic.w	r2, r2, #3
  402978:	689c      	ldr	r4, [r3, #8]
  40297a:	4413      	add	r3, r2
  40297c:	60e1      	str	r1, [r4, #12]
  40297e:	608c      	str	r4, [r1, #8]
  402980:	685a      	ldr	r2, [r3, #4]
  402982:	f042 0201 	orr.w	r2, r2, #1
  402986:	605a      	str	r2, [r3, #4]
  402988:	f000 fbc6 	bl	403118 <__malloc_unlock>
  40298c:	4640      	mov	r0, r8
  40298e:	b003      	add	sp, #12
  402990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402994:	2910      	cmp	r1, #16
  402996:	d803      	bhi.n	4029a0 <_malloc_r+0x6c>
  402998:	f000 fbbc 	bl	403114 <__malloc_lock>
  40299c:	2410      	movs	r4, #16
  40299e:	e7db      	b.n	402958 <_malloc_r+0x24>
  4029a0:	f04f 0800 	mov.w	r8, #0
  4029a4:	230c      	movs	r3, #12
  4029a6:	4640      	mov	r0, r8
  4029a8:	602b      	str	r3, [r5, #0]
  4029aa:	b003      	add	sp, #12
  4029ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029b0:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  4029b4:	f000 8089 	beq.w	402aca <_malloc_r+0x196>
  4029b8:	f1bc 0f04 	cmp.w	ip, #4
  4029bc:	f200 80c4 	bhi.w	402b48 <_malloc_r+0x214>
  4029c0:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  4029c4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  4029c8:	ea4f 004c 	mov.w	r0, ip, lsl #1
  4029cc:	4ea4      	ldr	r6, [pc, #656]	; (402c60 <_malloc_r+0x32c>)
  4029ce:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  4029d2:	68c3      	ldr	r3, [r0, #12]
  4029d4:	4298      	cmp	r0, r3
  4029d6:	d105      	bne.n	4029e4 <_malloc_r+0xb0>
  4029d8:	e00c      	b.n	4029f4 <_malloc_r+0xc0>
  4029da:	2900      	cmp	r1, #0
  4029dc:	da79      	bge.n	402ad2 <_malloc_r+0x19e>
  4029de:	68db      	ldr	r3, [r3, #12]
  4029e0:	4298      	cmp	r0, r3
  4029e2:	d007      	beq.n	4029f4 <_malloc_r+0xc0>
  4029e4:	685a      	ldr	r2, [r3, #4]
  4029e6:	f022 0203 	bic.w	r2, r2, #3
  4029ea:	1b11      	subs	r1, r2, r4
  4029ec:	290f      	cmp	r1, #15
  4029ee:	ddf4      	ble.n	4029da <_malloc_r+0xa6>
  4029f0:	f10c 3cff 	add.w	ip, ip, #4294967295
  4029f4:	f10c 0c01 	add.w	ip, ip, #1
  4029f8:	4f99      	ldr	r7, [pc, #612]	; (402c60 <_malloc_r+0x32c>)
  4029fa:	6933      	ldr	r3, [r6, #16]
  4029fc:	f107 0e08 	add.w	lr, r7, #8
  402a00:	4573      	cmp	r3, lr
  402a02:	f000 8119 	beq.w	402c38 <_malloc_r+0x304>
  402a06:	685a      	ldr	r2, [r3, #4]
  402a08:	f022 0203 	bic.w	r2, r2, #3
  402a0c:	1b11      	subs	r1, r2, r4
  402a0e:	290f      	cmp	r1, #15
  402a10:	f300 80ca 	bgt.w	402ba8 <_malloc_r+0x274>
  402a14:	2900      	cmp	r1, #0
  402a16:	f8c7 e014 	str.w	lr, [r7, #20]
  402a1a:	f8c7 e010 	str.w	lr, [r7, #16]
  402a1e:	da6a      	bge.n	402af6 <_malloc_r+0x1c2>
  402a20:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402a24:	f080 809f 	bcs.w	402b66 <_malloc_r+0x232>
  402a28:	08d2      	lsrs	r2, r2, #3
  402a2a:	2001      	movs	r0, #1
  402a2c:	6879      	ldr	r1, [r7, #4]
  402a2e:	ea4f 08a2 	mov.w	r8, r2, asr #2
  402a32:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  402a36:	fa00 f008 	lsl.w	r0, r0, r8
  402a3a:	f8d2 8008 	ldr.w	r8, [r2, #8]
  402a3e:	4308      	orrs	r0, r1
  402a40:	60da      	str	r2, [r3, #12]
  402a42:	f8c3 8008 	str.w	r8, [r3, #8]
  402a46:	6078      	str	r0, [r7, #4]
  402a48:	6093      	str	r3, [r2, #8]
  402a4a:	f8c8 300c 	str.w	r3, [r8, #12]
  402a4e:	ea4f 03ac 	mov.w	r3, ip, asr #2
  402a52:	2101      	movs	r1, #1
  402a54:	4099      	lsls	r1, r3
  402a56:	4281      	cmp	r1, r0
  402a58:	d85b      	bhi.n	402b12 <_malloc_r+0x1de>
  402a5a:	4208      	tst	r0, r1
  402a5c:	d106      	bne.n	402a6c <_malloc_r+0x138>
  402a5e:	f02c 0c03 	bic.w	ip, ip, #3
  402a62:	0049      	lsls	r1, r1, #1
  402a64:	f10c 0c04 	add.w	ip, ip, #4
  402a68:	4208      	tst	r0, r1
  402a6a:	d0fa      	beq.n	402a62 <_malloc_r+0x12e>
  402a6c:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  402a70:	46e1      	mov	r9, ip
  402a72:	4640      	mov	r0, r8
  402a74:	68c7      	ldr	r7, [r0, #12]
  402a76:	42b8      	cmp	r0, r7
  402a78:	d107      	bne.n	402a8a <_malloc_r+0x156>
  402a7a:	e0df      	b.n	402c3c <_malloc_r+0x308>
  402a7c:	2a00      	cmp	r2, #0
  402a7e:	f280 80f7 	bge.w	402c70 <_malloc_r+0x33c>
  402a82:	68ff      	ldr	r7, [r7, #12]
  402a84:	42b8      	cmp	r0, r7
  402a86:	f000 80d9 	beq.w	402c3c <_malloc_r+0x308>
  402a8a:	687b      	ldr	r3, [r7, #4]
  402a8c:	f023 0303 	bic.w	r3, r3, #3
  402a90:	1b1a      	subs	r2, r3, r4
  402a92:	2a0f      	cmp	r2, #15
  402a94:	ddf2      	ble.n	402a7c <_malloc_r+0x148>
  402a96:	46b8      	mov	r8, r7
  402a98:	68fb      	ldr	r3, [r7, #12]
  402a9a:	f044 0901 	orr.w	r9, r4, #1
  402a9e:	f042 0c01 	orr.w	ip, r2, #1
  402aa2:	f858 1f08 	ldr.w	r1, [r8, #8]!
  402aa6:	443c      	add	r4, r7
  402aa8:	f8c7 9004 	str.w	r9, [r7, #4]
  402aac:	4628      	mov	r0, r5
  402aae:	60cb      	str	r3, [r1, #12]
  402ab0:	6099      	str	r1, [r3, #8]
  402ab2:	6174      	str	r4, [r6, #20]
  402ab4:	6134      	str	r4, [r6, #16]
  402ab6:	f8c4 e00c 	str.w	lr, [r4, #12]
  402aba:	f8c4 e008 	str.w	lr, [r4, #8]
  402abe:	f8c4 c004 	str.w	ip, [r4, #4]
  402ac2:	50a2      	str	r2, [r4, r2]
  402ac4:	f000 fb28 	bl	403118 <__malloc_unlock>
  402ac8:	e760      	b.n	40298c <_malloc_r+0x58>
  402aca:	207e      	movs	r0, #126	; 0x7e
  402acc:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  402ad0:	e77c      	b.n	4029cc <_malloc_r+0x98>
  402ad2:	441a      	add	r2, r3
  402ad4:	68dc      	ldr	r4, [r3, #12]
  402ad6:	689e      	ldr	r6, [r3, #8]
  402ad8:	f103 0808 	add.w	r8, r3, #8
  402adc:	6851      	ldr	r1, [r2, #4]
  402ade:	4628      	mov	r0, r5
  402ae0:	60f4      	str	r4, [r6, #12]
  402ae2:	f041 0301 	orr.w	r3, r1, #1
  402ae6:	60a6      	str	r6, [r4, #8]
  402ae8:	6053      	str	r3, [r2, #4]
  402aea:	f000 fb15 	bl	403118 <__malloc_unlock>
  402aee:	4640      	mov	r0, r8
  402af0:	b003      	add	sp, #12
  402af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402af6:	441a      	add	r2, r3
  402af8:	f103 0808 	add.w	r8, r3, #8
  402afc:	4628      	mov	r0, r5
  402afe:	6853      	ldr	r3, [r2, #4]
  402b00:	f043 0301 	orr.w	r3, r3, #1
  402b04:	6053      	str	r3, [r2, #4]
  402b06:	f000 fb07 	bl	403118 <__malloc_unlock>
  402b0a:	4640      	mov	r0, r8
  402b0c:	b003      	add	sp, #12
  402b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b12:	68b7      	ldr	r7, [r6, #8]
  402b14:	687a      	ldr	r2, [r7, #4]
  402b16:	f022 0803 	bic.w	r8, r2, #3
  402b1a:	ebc4 0208 	rsb	r2, r4, r8
  402b1e:	2a0f      	cmp	r2, #15
  402b20:	dd56      	ble.n	402bd0 <_malloc_r+0x29c>
  402b22:	45a0      	cmp	r8, r4
  402b24:	d354      	bcc.n	402bd0 <_malloc_r+0x29c>
  402b26:	f044 0301 	orr.w	r3, r4, #1
  402b2a:	f042 0201 	orr.w	r2, r2, #1
  402b2e:	443c      	add	r4, r7
  402b30:	f107 0808 	add.w	r8, r7, #8
  402b34:	607b      	str	r3, [r7, #4]
  402b36:	4628      	mov	r0, r5
  402b38:	60b4      	str	r4, [r6, #8]
  402b3a:	6062      	str	r2, [r4, #4]
  402b3c:	f000 faec 	bl	403118 <__malloc_unlock>
  402b40:	4640      	mov	r0, r8
  402b42:	b003      	add	sp, #12
  402b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b48:	f1bc 0f14 	cmp.w	ip, #20
  402b4c:	f240 809f 	bls.w	402c8e <_malloc_r+0x35a>
  402b50:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  402b54:	f200 8127 	bhi.w	402da6 <_malloc_r+0x472>
  402b58:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  402b5c:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  402b60:	ea4f 004c 	mov.w	r0, ip, lsl #1
  402b64:	e732      	b.n	4029cc <_malloc_r+0x98>
  402b66:	0a51      	lsrs	r1, r2, #9
  402b68:	2904      	cmp	r1, #4
  402b6a:	f240 8095 	bls.w	402c98 <_malloc_r+0x364>
  402b6e:	2914      	cmp	r1, #20
  402b70:	f200 8142 	bhi.w	402df8 <_malloc_r+0x4c4>
  402b74:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  402b78:	0078      	lsls	r0, r7, #1
  402b7a:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  402b7e:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 402c60 <_malloc_r+0x32c>
  402b82:	6881      	ldr	r1, [r0, #8]
  402b84:	4281      	cmp	r1, r0
  402b86:	f000 811b 	beq.w	402dc0 <_malloc_r+0x48c>
  402b8a:	684f      	ldr	r7, [r1, #4]
  402b8c:	f027 0703 	bic.w	r7, r7, #3
  402b90:	42ba      	cmp	r2, r7
  402b92:	d202      	bcs.n	402b9a <_malloc_r+0x266>
  402b94:	6889      	ldr	r1, [r1, #8]
  402b96:	4288      	cmp	r0, r1
  402b98:	d1f7      	bne.n	402b8a <_malloc_r+0x256>
  402b9a:	68ca      	ldr	r2, [r1, #12]
  402b9c:	6870      	ldr	r0, [r6, #4]
  402b9e:	60da      	str	r2, [r3, #12]
  402ba0:	6099      	str	r1, [r3, #8]
  402ba2:	6093      	str	r3, [r2, #8]
  402ba4:	60cb      	str	r3, [r1, #12]
  402ba6:	e752      	b.n	402a4e <_malloc_r+0x11a>
  402ba8:	f044 0601 	orr.w	r6, r4, #1
  402bac:	f041 0201 	orr.w	r2, r1, #1
  402bb0:	441c      	add	r4, r3
  402bb2:	4628      	mov	r0, r5
  402bb4:	605e      	str	r6, [r3, #4]
  402bb6:	f103 0808 	add.w	r8, r3, #8
  402bba:	617c      	str	r4, [r7, #20]
  402bbc:	613c      	str	r4, [r7, #16]
  402bbe:	f8c4 e00c 	str.w	lr, [r4, #12]
  402bc2:	f8c4 e008 	str.w	lr, [r4, #8]
  402bc6:	6062      	str	r2, [r4, #4]
  402bc8:	5061      	str	r1, [r4, r1]
  402bca:	f000 faa5 	bl	403118 <__malloc_unlock>
  402bce:	e6dd      	b.n	40298c <_malloc_r+0x58>
  402bd0:	4a24      	ldr	r2, [pc, #144]	; (402c64 <_malloc_r+0x330>)
  402bd2:	4b25      	ldr	r3, [pc, #148]	; (402c68 <_malloc_r+0x334>)
  402bd4:	6811      	ldr	r1, [r2, #0]
  402bd6:	681b      	ldr	r3, [r3, #0]
  402bd8:	3101      	adds	r1, #1
  402bda:	4423      	add	r3, r4
  402bdc:	f000 8109 	beq.w	402df2 <_malloc_r+0x4be>
  402be0:	f241 010f 	movw	r1, #4111	; 0x100f
  402be4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402c6c <_malloc_r+0x338>
  402be8:	4419      	add	r1, r3
  402bea:	ea01 0909 	and.w	r9, r1, r9
  402bee:	4628      	mov	r0, r5
  402bf0:	4649      	mov	r1, r9
  402bf2:	9201      	str	r2, [sp, #4]
  402bf4:	f000 fc8a 	bl	40350c <_sbrk_r>
  402bf8:	f1b0 3fff 	cmp.w	r0, #4294967295
  402bfc:	4682      	mov	sl, r0
  402bfe:	9a01      	ldr	r2, [sp, #4]
  402c00:	f000 8101 	beq.w	402e06 <_malloc_r+0x4d2>
  402c04:	1bbb      	subs	r3, r7, r6
  402c06:	eb07 0108 	add.w	r1, r7, r8
  402c0a:	4815      	ldr	r0, [pc, #84]	; (402c60 <_malloc_r+0x32c>)
  402c0c:	bf18      	it	ne
  402c0e:	2301      	movne	r3, #1
  402c10:	4551      	cmp	r1, sl
  402c12:	d967      	bls.n	402ce4 <_malloc_r+0x3b0>
  402c14:	2b00      	cmp	r3, #0
  402c16:	d065      	beq.n	402ce4 <_malloc_r+0x3b0>
  402c18:	6887      	ldr	r7, [r0, #8]
  402c1a:	687b      	ldr	r3, [r7, #4]
  402c1c:	f023 0303 	bic.w	r3, r3, #3
  402c20:	1b1a      	subs	r2, r3, r4
  402c22:	2a0f      	cmp	r2, #15
  402c24:	dd02      	ble.n	402c2c <_malloc_r+0x2f8>
  402c26:	429c      	cmp	r4, r3
  402c28:	f67f af7d 	bls.w	402b26 <_malloc_r+0x1f2>
  402c2c:	4628      	mov	r0, r5
  402c2e:	f04f 0800 	mov.w	r8, #0
  402c32:	f000 fa71 	bl	403118 <__malloc_unlock>
  402c36:	e6a9      	b.n	40298c <_malloc_r+0x58>
  402c38:	6878      	ldr	r0, [r7, #4]
  402c3a:	e708      	b.n	402a4e <_malloc_r+0x11a>
  402c3c:	f109 0901 	add.w	r9, r9, #1
  402c40:	3008      	adds	r0, #8
  402c42:	f019 0f03 	tst.w	r9, #3
  402c46:	f47f af15 	bne.w	402a74 <_malloc_r+0x140>
  402c4a:	e02f      	b.n	402cac <_malloc_r+0x378>
  402c4c:	f103 0208 	add.w	r2, r3, #8
  402c50:	695b      	ldr	r3, [r3, #20]
  402c52:	429a      	cmp	r2, r3
  402c54:	bf08      	it	eq
  402c56:	f10c 0c02 	addeq.w	ip, ip, #2
  402c5a:	f43f aecd 	beq.w	4029f8 <_malloc_r+0xc4>
  402c5e:	e684      	b.n	40296a <_malloc_r+0x36>
  402c60:	204004ac 	.word	0x204004ac
  402c64:	204008b8 	.word	0x204008b8
  402c68:	20400964 	.word	0x20400964
  402c6c:	fffff000 	.word	0xfffff000
  402c70:	18fa      	adds	r2, r7, r3
  402c72:	46b8      	mov	r8, r7
  402c74:	68f9      	ldr	r1, [r7, #12]
  402c76:	4628      	mov	r0, r5
  402c78:	6853      	ldr	r3, [r2, #4]
  402c7a:	f858 4f08 	ldr.w	r4, [r8, #8]!
  402c7e:	f043 0301 	orr.w	r3, r3, #1
  402c82:	6053      	str	r3, [r2, #4]
  402c84:	60e1      	str	r1, [r4, #12]
  402c86:	608c      	str	r4, [r1, #8]
  402c88:	f000 fa46 	bl	403118 <__malloc_unlock>
  402c8c:	e67e      	b.n	40298c <_malloc_r+0x58>
  402c8e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  402c92:	ea4f 004c 	mov.w	r0, ip, lsl #1
  402c96:	e699      	b.n	4029cc <_malloc_r+0x98>
  402c98:	0991      	lsrs	r1, r2, #6
  402c9a:	f101 0738 	add.w	r7, r1, #56	; 0x38
  402c9e:	0078      	lsls	r0, r7, #1
  402ca0:	e76b      	b.n	402b7a <_malloc_r+0x246>
  402ca2:	f8d8 8000 	ldr.w	r8, [r8]
  402ca6:	4598      	cmp	r8, r3
  402ca8:	f040 80e6 	bne.w	402e78 <_malloc_r+0x544>
  402cac:	f01c 0f03 	tst.w	ip, #3
  402cb0:	f1a8 0308 	sub.w	r3, r8, #8
  402cb4:	f10c 3cff 	add.w	ip, ip, #4294967295
  402cb8:	d1f3      	bne.n	402ca2 <_malloc_r+0x36e>
  402cba:	6873      	ldr	r3, [r6, #4]
  402cbc:	ea23 0301 	bic.w	r3, r3, r1
  402cc0:	6073      	str	r3, [r6, #4]
  402cc2:	0049      	lsls	r1, r1, #1
  402cc4:	4299      	cmp	r1, r3
  402cc6:	f63f af24 	bhi.w	402b12 <_malloc_r+0x1de>
  402cca:	2900      	cmp	r1, #0
  402ccc:	f43f af21 	beq.w	402b12 <_malloc_r+0x1de>
  402cd0:	420b      	tst	r3, r1
  402cd2:	46cc      	mov	ip, r9
  402cd4:	f47f aeca 	bne.w	402a6c <_malloc_r+0x138>
  402cd8:	0049      	lsls	r1, r1, #1
  402cda:	f10c 0c04 	add.w	ip, ip, #4
  402cde:	420b      	tst	r3, r1
  402ce0:	d0fa      	beq.n	402cd8 <_malloc_r+0x3a4>
  402ce2:	e6c3      	b.n	402a6c <_malloc_r+0x138>
  402ce4:	f8df b19c 	ldr.w	fp, [pc, #412]	; 402e84 <_malloc_r+0x550>
  402ce8:	4551      	cmp	r1, sl
  402cea:	f8db 0000 	ldr.w	r0, [fp]
  402cee:	4448      	add	r0, r9
  402cf0:	f8cb 0000 	str.w	r0, [fp]
  402cf4:	f000 808c 	beq.w	402e10 <_malloc_r+0x4dc>
  402cf8:	6812      	ldr	r2, [r2, #0]
  402cfa:	f8df e18c 	ldr.w	lr, [pc, #396]	; 402e88 <_malloc_r+0x554>
  402cfe:	3201      	adds	r2, #1
  402d00:	f000 80a3 	beq.w	402e4a <_malloc_r+0x516>
  402d04:	ebc1 010a 	rsb	r1, r1, sl
  402d08:	4408      	add	r0, r1
  402d0a:	f8cb 0000 	str.w	r0, [fp]
  402d0e:	f01a 0107 	ands.w	r1, sl, #7
  402d12:	d052      	beq.n	402dba <_malloc_r+0x486>
  402d14:	f1c1 0008 	rsb	r0, r1, #8
  402d18:	f241 0208 	movw	r2, #4104	; 0x1008
  402d1c:	4482      	add	sl, r0
  402d1e:	1a52      	subs	r2, r2, r1
  402d20:	eb0a 0109 	add.w	r1, sl, r9
  402d24:	4628      	mov	r0, r5
  402d26:	9301      	str	r3, [sp, #4]
  402d28:	f3c1 010b 	ubfx	r1, r1, #0, #12
  402d2c:	ebc1 0902 	rsb	r9, r1, r2
  402d30:	4649      	mov	r1, r9
  402d32:	f000 fbeb 	bl	40350c <_sbrk_r>
  402d36:	1c43      	adds	r3, r0, #1
  402d38:	9b01      	ldr	r3, [sp, #4]
  402d3a:	d07a      	beq.n	402e32 <_malloc_r+0x4fe>
  402d3c:	ebca 0200 	rsb	r2, sl, r0
  402d40:	444a      	add	r2, r9
  402d42:	f042 0201 	orr.w	r2, r2, #1
  402d46:	f8db 0000 	ldr.w	r0, [fp]
  402d4a:	f8c6 a008 	str.w	sl, [r6, #8]
  402d4e:	4448      	add	r0, r9
  402d50:	f8ca 2004 	str.w	r2, [sl, #4]
  402d54:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402e84 <_malloc_r+0x550>
  402d58:	f8cb 0000 	str.w	r0, [fp]
  402d5c:	b1a3      	cbz	r3, 402d88 <_malloc_r+0x454>
  402d5e:	f1b8 0f0f 	cmp.w	r8, #15
  402d62:	d937      	bls.n	402dd4 <_malloc_r+0x4a0>
  402d64:	687b      	ldr	r3, [r7, #4]
  402d66:	f1a8 020c 	sub.w	r2, r8, #12
  402d6a:	f04f 0e05 	mov.w	lr, #5
  402d6e:	f022 0207 	bic.w	r2, r2, #7
  402d72:	f003 0301 	and.w	r3, r3, #1
  402d76:	18b9      	adds	r1, r7, r2
  402d78:	4313      	orrs	r3, r2
  402d7a:	2a0f      	cmp	r2, #15
  402d7c:	607b      	str	r3, [r7, #4]
  402d7e:	f8c1 e004 	str.w	lr, [r1, #4]
  402d82:	f8c1 e008 	str.w	lr, [r1, #8]
  402d86:	d858      	bhi.n	402e3a <_malloc_r+0x506>
  402d88:	4b3c      	ldr	r3, [pc, #240]	; (402e7c <_malloc_r+0x548>)
  402d8a:	681a      	ldr	r2, [r3, #0]
  402d8c:	4290      	cmp	r0, r2
  402d8e:	d900      	bls.n	402d92 <_malloc_r+0x45e>
  402d90:	6018      	str	r0, [r3, #0]
  402d92:	4b3b      	ldr	r3, [pc, #236]	; (402e80 <_malloc_r+0x54c>)
  402d94:	68b7      	ldr	r7, [r6, #8]
  402d96:	681a      	ldr	r2, [r3, #0]
  402d98:	4290      	cmp	r0, r2
  402d9a:	d900      	bls.n	402d9e <_malloc_r+0x46a>
  402d9c:	6018      	str	r0, [r3, #0]
  402d9e:	687b      	ldr	r3, [r7, #4]
  402da0:	f023 0303 	bic.w	r3, r3, #3
  402da4:	e73c      	b.n	402c20 <_malloc_r+0x2ec>
  402da6:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  402daa:	d817      	bhi.n	402ddc <_malloc_r+0x4a8>
  402dac:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  402db0:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  402db4:	ea4f 004c 	mov.w	r0, ip, lsl #1
  402db8:	e608      	b.n	4029cc <_malloc_r+0x98>
  402dba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402dbe:	e7af      	b.n	402d20 <_malloc_r+0x3ec>
  402dc0:	10bf      	asrs	r7, r7, #2
  402dc2:	2001      	movs	r0, #1
  402dc4:	460a      	mov	r2, r1
  402dc6:	40b8      	lsls	r0, r7
  402dc8:	f8d9 7004 	ldr.w	r7, [r9, #4]
  402dcc:	4338      	orrs	r0, r7
  402dce:	f8c9 0004 	str.w	r0, [r9, #4]
  402dd2:	e6e4      	b.n	402b9e <_malloc_r+0x26a>
  402dd4:	2301      	movs	r3, #1
  402dd6:	f8ca 3004 	str.w	r3, [sl, #4]
  402dda:	e727      	b.n	402c2c <_malloc_r+0x2f8>
  402ddc:	f240 5354 	movw	r3, #1364	; 0x554
  402de0:	459c      	cmp	ip, r3
  402de2:	d822      	bhi.n	402e2a <_malloc_r+0x4f6>
  402de4:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  402de8:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  402dec:	ea4f 004c 	mov.w	r0, ip, lsl #1
  402df0:	e5ec      	b.n	4029cc <_malloc_r+0x98>
  402df2:	f103 0910 	add.w	r9, r3, #16
  402df6:	e6fa      	b.n	402bee <_malloc_r+0x2ba>
  402df8:	2954      	cmp	r1, #84	; 0x54
  402dfa:	d829      	bhi.n	402e50 <_malloc_r+0x51c>
  402dfc:	0b11      	lsrs	r1, r2, #12
  402dfe:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  402e02:	0078      	lsls	r0, r7, #1
  402e04:	e6b9      	b.n	402b7a <_malloc_r+0x246>
  402e06:	68b7      	ldr	r7, [r6, #8]
  402e08:	687b      	ldr	r3, [r7, #4]
  402e0a:	f023 0303 	bic.w	r3, r3, #3
  402e0e:	e707      	b.n	402c20 <_malloc_r+0x2ec>
  402e10:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  402e14:	f1be 0f00 	cmp.w	lr, #0
  402e18:	f47f af6e 	bne.w	402cf8 <_malloc_r+0x3c4>
  402e1c:	eb09 0308 	add.w	r3, r9, r8
  402e20:	68b2      	ldr	r2, [r6, #8]
  402e22:	f043 0301 	orr.w	r3, r3, #1
  402e26:	6053      	str	r3, [r2, #4]
  402e28:	e7ae      	b.n	402d88 <_malloc_r+0x454>
  402e2a:	20fc      	movs	r0, #252	; 0xfc
  402e2c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  402e30:	e5cc      	b.n	4029cc <_malloc_r+0x98>
  402e32:	2201      	movs	r2, #1
  402e34:	f04f 0900 	mov.w	r9, #0
  402e38:	e785      	b.n	402d46 <_malloc_r+0x412>
  402e3a:	4628      	mov	r0, r5
  402e3c:	f107 0108 	add.w	r1, r7, #8
  402e40:	f7ff fa6c 	bl	40231c <_free_r>
  402e44:	f8d9 0000 	ldr.w	r0, [r9]
  402e48:	e79e      	b.n	402d88 <_malloc_r+0x454>
  402e4a:	f8ce a000 	str.w	sl, [lr]
  402e4e:	e75e      	b.n	402d0e <_malloc_r+0x3da>
  402e50:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  402e54:	d804      	bhi.n	402e60 <_malloc_r+0x52c>
  402e56:	0bd1      	lsrs	r1, r2, #15
  402e58:	f101 0777 	add.w	r7, r1, #119	; 0x77
  402e5c:	0078      	lsls	r0, r7, #1
  402e5e:	e68c      	b.n	402b7a <_malloc_r+0x246>
  402e60:	f240 5054 	movw	r0, #1364	; 0x554
  402e64:	4281      	cmp	r1, r0
  402e66:	d804      	bhi.n	402e72 <_malloc_r+0x53e>
  402e68:	0c91      	lsrs	r1, r2, #18
  402e6a:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  402e6e:	0078      	lsls	r0, r7, #1
  402e70:	e683      	b.n	402b7a <_malloc_r+0x246>
  402e72:	20fc      	movs	r0, #252	; 0xfc
  402e74:	277e      	movs	r7, #126	; 0x7e
  402e76:	e680      	b.n	402b7a <_malloc_r+0x246>
  402e78:	6873      	ldr	r3, [r6, #4]
  402e7a:	e722      	b.n	402cc2 <_malloc_r+0x38e>
  402e7c:	20400960 	.word	0x20400960
  402e80:	2040095c 	.word	0x2040095c
  402e84:	20400968 	.word	0x20400968
  402e88:	204008b8 	.word	0x204008b8

00402e8c <memchr>:
  402e8c:	0783      	lsls	r3, r0, #30
  402e8e:	b2c9      	uxtb	r1, r1
  402e90:	b470      	push	{r4, r5, r6}
  402e92:	d03f      	beq.n	402f14 <memchr+0x88>
  402e94:	1e54      	subs	r4, r2, #1
  402e96:	2a00      	cmp	r2, #0
  402e98:	d03e      	beq.n	402f18 <memchr+0x8c>
  402e9a:	7803      	ldrb	r3, [r0, #0]
  402e9c:	428b      	cmp	r3, r1
  402e9e:	bf18      	it	ne
  402ea0:	1c43      	addne	r3, r0, #1
  402ea2:	d105      	bne.n	402eb0 <memchr+0x24>
  402ea4:	e01c      	b.n	402ee0 <memchr+0x54>
  402ea6:	b1ec      	cbz	r4, 402ee4 <memchr+0x58>
  402ea8:	7802      	ldrb	r2, [r0, #0]
  402eaa:	3c01      	subs	r4, #1
  402eac:	428a      	cmp	r2, r1
  402eae:	d017      	beq.n	402ee0 <memchr+0x54>
  402eb0:	f013 0f03 	tst.w	r3, #3
  402eb4:	4618      	mov	r0, r3
  402eb6:	f103 0301 	add.w	r3, r3, #1
  402eba:	d1f4      	bne.n	402ea6 <memchr+0x1a>
  402ebc:	2c03      	cmp	r4, #3
  402ebe:	d814      	bhi.n	402eea <memchr+0x5e>
  402ec0:	b184      	cbz	r4, 402ee4 <memchr+0x58>
  402ec2:	7803      	ldrb	r3, [r0, #0]
  402ec4:	428b      	cmp	r3, r1
  402ec6:	d00b      	beq.n	402ee0 <memchr+0x54>
  402ec8:	1905      	adds	r5, r0, r4
  402eca:	1c43      	adds	r3, r0, #1
  402ecc:	e002      	b.n	402ed4 <memchr+0x48>
  402ece:	7802      	ldrb	r2, [r0, #0]
  402ed0:	428a      	cmp	r2, r1
  402ed2:	d005      	beq.n	402ee0 <memchr+0x54>
  402ed4:	42ab      	cmp	r3, r5
  402ed6:	4618      	mov	r0, r3
  402ed8:	f103 0301 	add.w	r3, r3, #1
  402edc:	d1f7      	bne.n	402ece <memchr+0x42>
  402ede:	2000      	movs	r0, #0
  402ee0:	bc70      	pop	{r4, r5, r6}
  402ee2:	4770      	bx	lr
  402ee4:	4620      	mov	r0, r4
  402ee6:	bc70      	pop	{r4, r5, r6}
  402ee8:	4770      	bx	lr
  402eea:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402eee:	4602      	mov	r2, r0
  402ef0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  402ef4:	4610      	mov	r0, r2
  402ef6:	3204      	adds	r2, #4
  402ef8:	6803      	ldr	r3, [r0, #0]
  402efa:	4073      	eors	r3, r6
  402efc:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  402f00:	ea25 0303 	bic.w	r3, r5, r3
  402f04:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402f08:	d1da      	bne.n	402ec0 <memchr+0x34>
  402f0a:	3c04      	subs	r4, #4
  402f0c:	4610      	mov	r0, r2
  402f0e:	2c03      	cmp	r4, #3
  402f10:	d8f0      	bhi.n	402ef4 <memchr+0x68>
  402f12:	e7d5      	b.n	402ec0 <memchr+0x34>
  402f14:	4614      	mov	r4, r2
  402f16:	e7d1      	b.n	402ebc <memchr+0x30>
  402f18:	4610      	mov	r0, r2
  402f1a:	e7e1      	b.n	402ee0 <memchr+0x54>

00402f1c <memcpy>:
  402f1c:	4684      	mov	ip, r0
  402f1e:	ea41 0300 	orr.w	r3, r1, r0
  402f22:	f013 0303 	ands.w	r3, r3, #3
  402f26:	d16d      	bne.n	403004 <memcpy+0xe8>
  402f28:	3a40      	subs	r2, #64	; 0x40
  402f2a:	d341      	bcc.n	402fb0 <memcpy+0x94>
  402f2c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f30:	f840 3b04 	str.w	r3, [r0], #4
  402f34:	f851 3b04 	ldr.w	r3, [r1], #4
  402f38:	f840 3b04 	str.w	r3, [r0], #4
  402f3c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f40:	f840 3b04 	str.w	r3, [r0], #4
  402f44:	f851 3b04 	ldr.w	r3, [r1], #4
  402f48:	f840 3b04 	str.w	r3, [r0], #4
  402f4c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f50:	f840 3b04 	str.w	r3, [r0], #4
  402f54:	f851 3b04 	ldr.w	r3, [r1], #4
  402f58:	f840 3b04 	str.w	r3, [r0], #4
  402f5c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f60:	f840 3b04 	str.w	r3, [r0], #4
  402f64:	f851 3b04 	ldr.w	r3, [r1], #4
  402f68:	f840 3b04 	str.w	r3, [r0], #4
  402f6c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f70:	f840 3b04 	str.w	r3, [r0], #4
  402f74:	f851 3b04 	ldr.w	r3, [r1], #4
  402f78:	f840 3b04 	str.w	r3, [r0], #4
  402f7c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f80:	f840 3b04 	str.w	r3, [r0], #4
  402f84:	f851 3b04 	ldr.w	r3, [r1], #4
  402f88:	f840 3b04 	str.w	r3, [r0], #4
  402f8c:	f851 3b04 	ldr.w	r3, [r1], #4
  402f90:	f840 3b04 	str.w	r3, [r0], #4
  402f94:	f851 3b04 	ldr.w	r3, [r1], #4
  402f98:	f840 3b04 	str.w	r3, [r0], #4
  402f9c:	f851 3b04 	ldr.w	r3, [r1], #4
  402fa0:	f840 3b04 	str.w	r3, [r0], #4
  402fa4:	f851 3b04 	ldr.w	r3, [r1], #4
  402fa8:	f840 3b04 	str.w	r3, [r0], #4
  402fac:	3a40      	subs	r2, #64	; 0x40
  402fae:	d2bd      	bcs.n	402f2c <memcpy+0x10>
  402fb0:	3230      	adds	r2, #48	; 0x30
  402fb2:	d311      	bcc.n	402fd8 <memcpy+0xbc>
  402fb4:	f851 3b04 	ldr.w	r3, [r1], #4
  402fb8:	f840 3b04 	str.w	r3, [r0], #4
  402fbc:	f851 3b04 	ldr.w	r3, [r1], #4
  402fc0:	f840 3b04 	str.w	r3, [r0], #4
  402fc4:	f851 3b04 	ldr.w	r3, [r1], #4
  402fc8:	f840 3b04 	str.w	r3, [r0], #4
  402fcc:	f851 3b04 	ldr.w	r3, [r1], #4
  402fd0:	f840 3b04 	str.w	r3, [r0], #4
  402fd4:	3a10      	subs	r2, #16
  402fd6:	d2ed      	bcs.n	402fb4 <memcpy+0x98>
  402fd8:	320c      	adds	r2, #12
  402fda:	d305      	bcc.n	402fe8 <memcpy+0xcc>
  402fdc:	f851 3b04 	ldr.w	r3, [r1], #4
  402fe0:	f840 3b04 	str.w	r3, [r0], #4
  402fe4:	3a04      	subs	r2, #4
  402fe6:	d2f9      	bcs.n	402fdc <memcpy+0xc0>
  402fe8:	3204      	adds	r2, #4
  402fea:	d008      	beq.n	402ffe <memcpy+0xe2>
  402fec:	07d2      	lsls	r2, r2, #31
  402fee:	bf1c      	itt	ne
  402ff0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402ff4:	f800 3b01 	strbne.w	r3, [r0], #1
  402ff8:	d301      	bcc.n	402ffe <memcpy+0xe2>
  402ffa:	880b      	ldrh	r3, [r1, #0]
  402ffc:	8003      	strh	r3, [r0, #0]
  402ffe:	4660      	mov	r0, ip
  403000:	4770      	bx	lr
  403002:	bf00      	nop
  403004:	2a08      	cmp	r2, #8
  403006:	d313      	bcc.n	403030 <memcpy+0x114>
  403008:	078b      	lsls	r3, r1, #30
  40300a:	d08d      	beq.n	402f28 <memcpy+0xc>
  40300c:	f010 0303 	ands.w	r3, r0, #3
  403010:	d08a      	beq.n	402f28 <memcpy+0xc>
  403012:	f1c3 0304 	rsb	r3, r3, #4
  403016:	1ad2      	subs	r2, r2, r3
  403018:	07db      	lsls	r3, r3, #31
  40301a:	bf1c      	itt	ne
  40301c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403020:	f800 3b01 	strbne.w	r3, [r0], #1
  403024:	d380      	bcc.n	402f28 <memcpy+0xc>
  403026:	f831 3b02 	ldrh.w	r3, [r1], #2
  40302a:	f820 3b02 	strh.w	r3, [r0], #2
  40302e:	e77b      	b.n	402f28 <memcpy+0xc>
  403030:	3a04      	subs	r2, #4
  403032:	d3d9      	bcc.n	402fe8 <memcpy+0xcc>
  403034:	3a01      	subs	r2, #1
  403036:	f811 3b01 	ldrb.w	r3, [r1], #1
  40303a:	f800 3b01 	strb.w	r3, [r0], #1
  40303e:	d2f9      	bcs.n	403034 <memcpy+0x118>
  403040:	780b      	ldrb	r3, [r1, #0]
  403042:	7003      	strb	r3, [r0, #0]
  403044:	784b      	ldrb	r3, [r1, #1]
  403046:	7043      	strb	r3, [r0, #1]
  403048:	788b      	ldrb	r3, [r1, #2]
  40304a:	7083      	strb	r3, [r0, #2]
  40304c:	4660      	mov	r0, ip
  40304e:	4770      	bx	lr

00403050 <memmove>:
  403050:	4288      	cmp	r0, r1
  403052:	b5f0      	push	{r4, r5, r6, r7, lr}
  403054:	d90d      	bls.n	403072 <memmove+0x22>
  403056:	188b      	adds	r3, r1, r2
  403058:	4298      	cmp	r0, r3
  40305a:	d20a      	bcs.n	403072 <memmove+0x22>
  40305c:	1881      	adds	r1, r0, r2
  40305e:	2a00      	cmp	r2, #0
  403060:	d053      	beq.n	40310a <memmove+0xba>
  403062:	1a9a      	subs	r2, r3, r2
  403064:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403068:	4293      	cmp	r3, r2
  40306a:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40306e:	d1f9      	bne.n	403064 <memmove+0x14>
  403070:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403072:	2a0f      	cmp	r2, #15
  403074:	d947      	bls.n	403106 <memmove+0xb6>
  403076:	ea40 0301 	orr.w	r3, r0, r1
  40307a:	079b      	lsls	r3, r3, #30
  40307c:	d146      	bne.n	40310c <memmove+0xbc>
  40307e:	f100 0410 	add.w	r4, r0, #16
  403082:	f101 0310 	add.w	r3, r1, #16
  403086:	4615      	mov	r5, r2
  403088:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40308c:	3d10      	subs	r5, #16
  40308e:	3310      	adds	r3, #16
  403090:	3410      	adds	r4, #16
  403092:	f844 6c20 	str.w	r6, [r4, #-32]
  403096:	2d0f      	cmp	r5, #15
  403098:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  40309c:	f844 6c1c 	str.w	r6, [r4, #-28]
  4030a0:	f853 6c18 	ldr.w	r6, [r3, #-24]
  4030a4:	f844 6c18 	str.w	r6, [r4, #-24]
  4030a8:	f853 6c14 	ldr.w	r6, [r3, #-20]
  4030ac:	f844 6c14 	str.w	r6, [r4, #-20]
  4030b0:	d8ea      	bhi.n	403088 <memmove+0x38>
  4030b2:	f1a2 0310 	sub.w	r3, r2, #16
  4030b6:	f002 0e0f 	and.w	lr, r2, #15
  4030ba:	f023 030f 	bic.w	r3, r3, #15
  4030be:	f1be 0f03 	cmp.w	lr, #3
  4030c2:	f103 0310 	add.w	r3, r3, #16
  4030c6:	4419      	add	r1, r3
  4030c8:	4403      	add	r3, r0
  4030ca:	d921      	bls.n	403110 <memmove+0xc0>
  4030cc:	1f1e      	subs	r6, r3, #4
  4030ce:	460d      	mov	r5, r1
  4030d0:	4674      	mov	r4, lr
  4030d2:	3c04      	subs	r4, #4
  4030d4:	f855 7b04 	ldr.w	r7, [r5], #4
  4030d8:	2c03      	cmp	r4, #3
  4030da:	f846 7f04 	str.w	r7, [r6, #4]!
  4030de:	d8f8      	bhi.n	4030d2 <memmove+0x82>
  4030e0:	f1ae 0404 	sub.w	r4, lr, #4
  4030e4:	f002 0203 	and.w	r2, r2, #3
  4030e8:	f024 0403 	bic.w	r4, r4, #3
  4030ec:	3404      	adds	r4, #4
  4030ee:	4423      	add	r3, r4
  4030f0:	4421      	add	r1, r4
  4030f2:	b152      	cbz	r2, 40310a <memmove+0xba>
  4030f4:	3b01      	subs	r3, #1
  4030f6:	440a      	add	r2, r1
  4030f8:	f811 4b01 	ldrb.w	r4, [r1], #1
  4030fc:	4291      	cmp	r1, r2
  4030fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  403102:	d1f9      	bne.n	4030f8 <memmove+0xa8>
  403104:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403106:	4603      	mov	r3, r0
  403108:	e7f3      	b.n	4030f2 <memmove+0xa2>
  40310a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40310c:	4603      	mov	r3, r0
  40310e:	e7f1      	b.n	4030f4 <memmove+0xa4>
  403110:	4672      	mov	r2, lr
  403112:	e7ee      	b.n	4030f2 <memmove+0xa2>

00403114 <__malloc_lock>:
  403114:	4770      	bx	lr
  403116:	bf00      	nop

00403118 <__malloc_unlock>:
  403118:	4770      	bx	lr
  40311a:	bf00      	nop

0040311c <_realloc_r>:
  40311c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403120:	4617      	mov	r7, r2
  403122:	b083      	sub	sp, #12
  403124:	460e      	mov	r6, r1
  403126:	2900      	cmp	r1, #0
  403128:	f000 80e2 	beq.w	4032f0 <_realloc_r+0x1d4>
  40312c:	f107 040b 	add.w	r4, r7, #11
  403130:	4681      	mov	r9, r0
  403132:	f7ff ffef 	bl	403114 <__malloc_lock>
  403136:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40313a:	2c16      	cmp	r4, #22
  40313c:	f1a6 0808 	sub.w	r8, r6, #8
  403140:	f023 0503 	bic.w	r5, r3, #3
  403144:	d850      	bhi.n	4031e8 <_realloc_r+0xcc>
  403146:	2210      	movs	r2, #16
  403148:	2100      	movs	r1, #0
  40314a:	4614      	mov	r4, r2
  40314c:	42bc      	cmp	r4, r7
  40314e:	f0c0 80dc 	bcc.w	40330a <_realloc_r+0x1ee>
  403152:	2900      	cmp	r1, #0
  403154:	f040 80d9 	bne.w	40330a <_realloc_r+0x1ee>
  403158:	4295      	cmp	r5, r2
  40315a:	da4a      	bge.n	4031f2 <_realloc_r+0xd6>
  40315c:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 403508 <_realloc_r+0x3ec>
  403160:	eb08 0105 	add.w	r1, r8, r5
  403164:	f8db 0008 	ldr.w	r0, [fp, #8]
  403168:	4288      	cmp	r0, r1
  40316a:	f000 80d3 	beq.w	403314 <_realloc_r+0x1f8>
  40316e:	6848      	ldr	r0, [r1, #4]
  403170:	f020 0e01 	bic.w	lr, r0, #1
  403174:	448e      	add	lr, r1
  403176:	f8de e004 	ldr.w	lr, [lr, #4]
  40317a:	f01e 0f01 	tst.w	lr, #1
  40317e:	d14e      	bne.n	40321e <_realloc_r+0x102>
  403180:	f020 0003 	bic.w	r0, r0, #3
  403184:	4428      	add	r0, r5
  403186:	4290      	cmp	r0, r2
  403188:	f280 80b8 	bge.w	4032fc <_realloc_r+0x1e0>
  40318c:	07db      	lsls	r3, r3, #31
  40318e:	f100 808b 	bmi.w	4032a8 <_realloc_r+0x18c>
  403192:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403196:	ebc3 0a08 	rsb	sl, r3, r8
  40319a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40319e:	f023 0303 	bic.w	r3, r3, #3
  4031a2:	eb00 0e03 	add.w	lr, r0, r3
  4031a6:	4596      	cmp	lr, r2
  4031a8:	db43      	blt.n	403232 <_realloc_r+0x116>
  4031aa:	68cb      	ldr	r3, [r1, #12]
  4031ac:	4657      	mov	r7, sl
  4031ae:	6889      	ldr	r1, [r1, #8]
  4031b0:	1f2a      	subs	r2, r5, #4
  4031b2:	60cb      	str	r3, [r1, #12]
  4031b4:	2a24      	cmp	r2, #36	; 0x24
  4031b6:	6099      	str	r1, [r3, #8]
  4031b8:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4031bc:	f8da 300c 	ldr.w	r3, [sl, #12]
  4031c0:	60cb      	str	r3, [r1, #12]
  4031c2:	6099      	str	r1, [r3, #8]
  4031c4:	f200 813c 	bhi.w	403440 <_realloc_r+0x324>
  4031c8:	2a13      	cmp	r2, #19
  4031ca:	f240 80fa 	bls.w	4033c2 <_realloc_r+0x2a6>
  4031ce:	6833      	ldr	r3, [r6, #0]
  4031d0:	2a1b      	cmp	r2, #27
  4031d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4031d6:	6873      	ldr	r3, [r6, #4]
  4031d8:	f8ca 300c 	str.w	r3, [sl, #12]
  4031dc:	f200 813b 	bhi.w	403456 <_realloc_r+0x33a>
  4031e0:	3608      	adds	r6, #8
  4031e2:	f10a 0310 	add.w	r3, sl, #16
  4031e6:	e0ed      	b.n	4033c4 <_realloc_r+0x2a8>
  4031e8:	f024 0407 	bic.w	r4, r4, #7
  4031ec:	4622      	mov	r2, r4
  4031ee:	0fe1      	lsrs	r1, r4, #31
  4031f0:	e7ac      	b.n	40314c <_realloc_r+0x30>
  4031f2:	4637      	mov	r7, r6
  4031f4:	1b2a      	subs	r2, r5, r4
  4031f6:	f003 0301 	and.w	r3, r3, #1
  4031fa:	2a0f      	cmp	r2, #15
  4031fc:	d841      	bhi.n	403282 <_realloc_r+0x166>
  4031fe:	eb08 0205 	add.w	r2, r8, r5
  403202:	431d      	orrs	r5, r3
  403204:	f8c8 5004 	str.w	r5, [r8, #4]
  403208:	6853      	ldr	r3, [r2, #4]
  40320a:	f043 0301 	orr.w	r3, r3, #1
  40320e:	6053      	str	r3, [r2, #4]
  403210:	4648      	mov	r0, r9
  403212:	f7ff ff81 	bl	403118 <__malloc_unlock>
  403216:	4638      	mov	r0, r7
  403218:	b003      	add	sp, #12
  40321a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40321e:	07d9      	lsls	r1, r3, #31
  403220:	d442      	bmi.n	4032a8 <_realloc_r+0x18c>
  403222:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403226:	ebc3 0a08 	rsb	sl, r3, r8
  40322a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40322e:	f023 0303 	bic.w	r3, r3, #3
  403232:	442b      	add	r3, r5
  403234:	4293      	cmp	r3, r2
  403236:	db37      	blt.n	4032a8 <_realloc_r+0x18c>
  403238:	4657      	mov	r7, sl
  40323a:	1f2a      	subs	r2, r5, #4
  40323c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403240:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403244:	2a24      	cmp	r2, #36	; 0x24
  403246:	60c1      	str	r1, [r0, #12]
  403248:	6088      	str	r0, [r1, #8]
  40324a:	f200 80c6 	bhi.w	4033da <_realloc_r+0x2be>
  40324e:	2a13      	cmp	r2, #19
  403250:	f240 80ff 	bls.w	403452 <_realloc_r+0x336>
  403254:	6831      	ldr	r1, [r6, #0]
  403256:	2a1b      	cmp	r2, #27
  403258:	f8ca 1008 	str.w	r1, [sl, #8]
  40325c:	6871      	ldr	r1, [r6, #4]
  40325e:	f8ca 100c 	str.w	r1, [sl, #12]
  403262:	f200 810d 	bhi.w	403480 <_realloc_r+0x364>
  403266:	3608      	adds	r6, #8
  403268:	f10a 0210 	add.w	r2, sl, #16
  40326c:	6831      	ldr	r1, [r6, #0]
  40326e:	461d      	mov	r5, r3
  403270:	46d0      	mov	r8, sl
  403272:	6011      	str	r1, [r2, #0]
  403274:	6873      	ldr	r3, [r6, #4]
  403276:	6053      	str	r3, [r2, #4]
  403278:	68b3      	ldr	r3, [r6, #8]
  40327a:	6093      	str	r3, [r2, #8]
  40327c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403280:	e7b8      	b.n	4031f4 <_realloc_r+0xd8>
  403282:	eb08 0504 	add.w	r5, r8, r4
  403286:	f042 0601 	orr.w	r6, r2, #1
  40328a:	431c      	orrs	r4, r3
  40328c:	4648      	mov	r0, r9
  40328e:	442a      	add	r2, r5
  403290:	f105 0108 	add.w	r1, r5, #8
  403294:	f8c8 4004 	str.w	r4, [r8, #4]
  403298:	606e      	str	r6, [r5, #4]
  40329a:	6853      	ldr	r3, [r2, #4]
  40329c:	f043 0301 	orr.w	r3, r3, #1
  4032a0:	6053      	str	r3, [r2, #4]
  4032a2:	f7ff f83b 	bl	40231c <_free_r>
  4032a6:	e7b3      	b.n	403210 <_realloc_r+0xf4>
  4032a8:	4639      	mov	r1, r7
  4032aa:	4648      	mov	r0, r9
  4032ac:	f7ff fb42 	bl	402934 <_malloc_r>
  4032b0:	4607      	mov	r7, r0
  4032b2:	2800      	cmp	r0, #0
  4032b4:	d0ac      	beq.n	403210 <_realloc_r+0xf4>
  4032b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4032ba:	f1a0 0108 	sub.w	r1, r0, #8
  4032be:	f023 0201 	bic.w	r2, r3, #1
  4032c2:	4442      	add	r2, r8
  4032c4:	4291      	cmp	r1, r2
  4032c6:	f000 80b4 	beq.w	403432 <_realloc_r+0x316>
  4032ca:	1f2a      	subs	r2, r5, #4
  4032cc:	2a24      	cmp	r2, #36	; 0x24
  4032ce:	f200 80a1 	bhi.w	403414 <_realloc_r+0x2f8>
  4032d2:	2a13      	cmp	r2, #19
  4032d4:	d86a      	bhi.n	4033ac <_realloc_r+0x290>
  4032d6:	4603      	mov	r3, r0
  4032d8:	4632      	mov	r2, r6
  4032da:	6811      	ldr	r1, [r2, #0]
  4032dc:	6019      	str	r1, [r3, #0]
  4032de:	6851      	ldr	r1, [r2, #4]
  4032e0:	6059      	str	r1, [r3, #4]
  4032e2:	6892      	ldr	r2, [r2, #8]
  4032e4:	609a      	str	r2, [r3, #8]
  4032e6:	4631      	mov	r1, r6
  4032e8:	4648      	mov	r0, r9
  4032ea:	f7ff f817 	bl	40231c <_free_r>
  4032ee:	e78f      	b.n	403210 <_realloc_r+0xf4>
  4032f0:	4611      	mov	r1, r2
  4032f2:	b003      	add	sp, #12
  4032f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032f8:	f7ff bb1c 	b.w	402934 <_malloc_r>
  4032fc:	68ca      	ldr	r2, [r1, #12]
  4032fe:	4637      	mov	r7, r6
  403300:	6889      	ldr	r1, [r1, #8]
  403302:	4605      	mov	r5, r0
  403304:	60ca      	str	r2, [r1, #12]
  403306:	6091      	str	r1, [r2, #8]
  403308:	e774      	b.n	4031f4 <_realloc_r+0xd8>
  40330a:	230c      	movs	r3, #12
  40330c:	2000      	movs	r0, #0
  40330e:	f8c9 3000 	str.w	r3, [r9]
  403312:	e781      	b.n	403218 <_realloc_r+0xfc>
  403314:	6841      	ldr	r1, [r0, #4]
  403316:	f104 0010 	add.w	r0, r4, #16
  40331a:	f021 0103 	bic.w	r1, r1, #3
  40331e:	4429      	add	r1, r5
  403320:	4281      	cmp	r1, r0
  403322:	da63      	bge.n	4033ec <_realloc_r+0x2d0>
  403324:	07db      	lsls	r3, r3, #31
  403326:	d4bf      	bmi.n	4032a8 <_realloc_r+0x18c>
  403328:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40332c:	ebc3 0a08 	rsb	sl, r3, r8
  403330:	f8da 3004 	ldr.w	r3, [sl, #4]
  403334:	f023 0303 	bic.w	r3, r3, #3
  403338:	eb01 0c03 	add.w	ip, r1, r3
  40333c:	4560      	cmp	r0, ip
  40333e:	f73f af78 	bgt.w	403232 <_realloc_r+0x116>
  403342:	4657      	mov	r7, sl
  403344:	1f2a      	subs	r2, r5, #4
  403346:	f8da 300c 	ldr.w	r3, [sl, #12]
  40334a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40334e:	2a24      	cmp	r2, #36	; 0x24
  403350:	60cb      	str	r3, [r1, #12]
  403352:	6099      	str	r1, [r3, #8]
  403354:	f200 80b8 	bhi.w	4034c8 <_realloc_r+0x3ac>
  403358:	2a13      	cmp	r2, #19
  40335a:	f240 80a8 	bls.w	4034ae <_realloc_r+0x392>
  40335e:	6833      	ldr	r3, [r6, #0]
  403360:	2a1b      	cmp	r2, #27
  403362:	f8ca 3008 	str.w	r3, [sl, #8]
  403366:	6873      	ldr	r3, [r6, #4]
  403368:	f8ca 300c 	str.w	r3, [sl, #12]
  40336c:	f200 80b5 	bhi.w	4034da <_realloc_r+0x3be>
  403370:	3608      	adds	r6, #8
  403372:	f10a 0310 	add.w	r3, sl, #16
  403376:	6832      	ldr	r2, [r6, #0]
  403378:	601a      	str	r2, [r3, #0]
  40337a:	6872      	ldr	r2, [r6, #4]
  40337c:	605a      	str	r2, [r3, #4]
  40337e:	68b2      	ldr	r2, [r6, #8]
  403380:	609a      	str	r2, [r3, #8]
  403382:	ebc4 030c 	rsb	r3, r4, ip
  403386:	eb0a 0204 	add.w	r2, sl, r4
  40338a:	4648      	mov	r0, r9
  40338c:	f043 0301 	orr.w	r3, r3, #1
  403390:	f8cb 2008 	str.w	r2, [fp, #8]
  403394:	6053      	str	r3, [r2, #4]
  403396:	f8da 3004 	ldr.w	r3, [sl, #4]
  40339a:	f003 0301 	and.w	r3, r3, #1
  40339e:	431c      	orrs	r4, r3
  4033a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4033a4:	f7ff feb8 	bl	403118 <__malloc_unlock>
  4033a8:	4638      	mov	r0, r7
  4033aa:	e735      	b.n	403218 <_realloc_r+0xfc>
  4033ac:	6833      	ldr	r3, [r6, #0]
  4033ae:	2a1b      	cmp	r2, #27
  4033b0:	6003      	str	r3, [r0, #0]
  4033b2:	6873      	ldr	r3, [r6, #4]
  4033b4:	6043      	str	r3, [r0, #4]
  4033b6:	d831      	bhi.n	40341c <_realloc_r+0x300>
  4033b8:	f100 0308 	add.w	r3, r0, #8
  4033bc:	f106 0208 	add.w	r2, r6, #8
  4033c0:	e78b      	b.n	4032da <_realloc_r+0x1be>
  4033c2:	463b      	mov	r3, r7
  4033c4:	6832      	ldr	r2, [r6, #0]
  4033c6:	4675      	mov	r5, lr
  4033c8:	46d0      	mov	r8, sl
  4033ca:	601a      	str	r2, [r3, #0]
  4033cc:	6872      	ldr	r2, [r6, #4]
  4033ce:	605a      	str	r2, [r3, #4]
  4033d0:	68b2      	ldr	r2, [r6, #8]
  4033d2:	609a      	str	r2, [r3, #8]
  4033d4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033d8:	e70c      	b.n	4031f4 <_realloc_r+0xd8>
  4033da:	4631      	mov	r1, r6
  4033dc:	4638      	mov	r0, r7
  4033de:	461d      	mov	r5, r3
  4033e0:	46d0      	mov	r8, sl
  4033e2:	f7ff fe35 	bl	403050 <memmove>
  4033e6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033ea:	e703      	b.n	4031f4 <_realloc_r+0xd8>
  4033ec:	1b0b      	subs	r3, r1, r4
  4033ee:	eb08 0204 	add.w	r2, r8, r4
  4033f2:	4648      	mov	r0, r9
  4033f4:	f043 0301 	orr.w	r3, r3, #1
  4033f8:	f8cb 2008 	str.w	r2, [fp, #8]
  4033fc:	6053      	str	r3, [r2, #4]
  4033fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403402:	f003 0301 	and.w	r3, r3, #1
  403406:	431c      	orrs	r4, r3
  403408:	f846 4c04 	str.w	r4, [r6, #-4]
  40340c:	f7ff fe84 	bl	403118 <__malloc_unlock>
  403410:	4630      	mov	r0, r6
  403412:	e701      	b.n	403218 <_realloc_r+0xfc>
  403414:	4631      	mov	r1, r6
  403416:	f7ff fe1b 	bl	403050 <memmove>
  40341a:	e764      	b.n	4032e6 <_realloc_r+0x1ca>
  40341c:	68b3      	ldr	r3, [r6, #8]
  40341e:	2a24      	cmp	r2, #36	; 0x24
  403420:	6083      	str	r3, [r0, #8]
  403422:	68f3      	ldr	r3, [r6, #12]
  403424:	60c3      	str	r3, [r0, #12]
  403426:	d022      	beq.n	40346e <_realloc_r+0x352>
  403428:	f100 0310 	add.w	r3, r0, #16
  40342c:	f106 0210 	add.w	r2, r6, #16
  403430:	e753      	b.n	4032da <_realloc_r+0x1be>
  403432:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403436:	4637      	mov	r7, r6
  403438:	f022 0203 	bic.w	r2, r2, #3
  40343c:	4415      	add	r5, r2
  40343e:	e6d9      	b.n	4031f4 <_realloc_r+0xd8>
  403440:	4631      	mov	r1, r6
  403442:	4638      	mov	r0, r7
  403444:	4675      	mov	r5, lr
  403446:	46d0      	mov	r8, sl
  403448:	f7ff fe02 	bl	403050 <memmove>
  40344c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403450:	e6d0      	b.n	4031f4 <_realloc_r+0xd8>
  403452:	463a      	mov	r2, r7
  403454:	e70a      	b.n	40326c <_realloc_r+0x150>
  403456:	68b3      	ldr	r3, [r6, #8]
  403458:	2a24      	cmp	r2, #36	; 0x24
  40345a:	f8ca 3010 	str.w	r3, [sl, #16]
  40345e:	68f3      	ldr	r3, [r6, #12]
  403460:	f8ca 3014 	str.w	r3, [sl, #20]
  403464:	d018      	beq.n	403498 <_realloc_r+0x37c>
  403466:	3610      	adds	r6, #16
  403468:	f10a 0318 	add.w	r3, sl, #24
  40346c:	e7aa      	b.n	4033c4 <_realloc_r+0x2a8>
  40346e:	6931      	ldr	r1, [r6, #16]
  403470:	f100 0318 	add.w	r3, r0, #24
  403474:	f106 0218 	add.w	r2, r6, #24
  403478:	6101      	str	r1, [r0, #16]
  40347a:	6971      	ldr	r1, [r6, #20]
  40347c:	6141      	str	r1, [r0, #20]
  40347e:	e72c      	b.n	4032da <_realloc_r+0x1be>
  403480:	68b1      	ldr	r1, [r6, #8]
  403482:	2a24      	cmp	r2, #36	; 0x24
  403484:	f8ca 1010 	str.w	r1, [sl, #16]
  403488:	68f1      	ldr	r1, [r6, #12]
  40348a:	f8ca 1014 	str.w	r1, [sl, #20]
  40348e:	d010      	beq.n	4034b2 <_realloc_r+0x396>
  403490:	3610      	adds	r6, #16
  403492:	f10a 0218 	add.w	r2, sl, #24
  403496:	e6e9      	b.n	40326c <_realloc_r+0x150>
  403498:	6932      	ldr	r2, [r6, #16]
  40349a:	f10a 0320 	add.w	r3, sl, #32
  40349e:	3618      	adds	r6, #24
  4034a0:	f8ca 2018 	str.w	r2, [sl, #24]
  4034a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
  4034a8:	f8ca 201c 	str.w	r2, [sl, #28]
  4034ac:	e78a      	b.n	4033c4 <_realloc_r+0x2a8>
  4034ae:	463b      	mov	r3, r7
  4034b0:	e761      	b.n	403376 <_realloc_r+0x25a>
  4034b2:	6931      	ldr	r1, [r6, #16]
  4034b4:	f10a 0220 	add.w	r2, sl, #32
  4034b8:	3618      	adds	r6, #24
  4034ba:	f8ca 1018 	str.w	r1, [sl, #24]
  4034be:	f856 1c04 	ldr.w	r1, [r6, #-4]
  4034c2:	f8ca 101c 	str.w	r1, [sl, #28]
  4034c6:	e6d1      	b.n	40326c <_realloc_r+0x150>
  4034c8:	4631      	mov	r1, r6
  4034ca:	4638      	mov	r0, r7
  4034cc:	f8cd c004 	str.w	ip, [sp, #4]
  4034d0:	f7ff fdbe 	bl	403050 <memmove>
  4034d4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4034d8:	e753      	b.n	403382 <_realloc_r+0x266>
  4034da:	68b3      	ldr	r3, [r6, #8]
  4034dc:	2a24      	cmp	r2, #36	; 0x24
  4034de:	f8ca 3010 	str.w	r3, [sl, #16]
  4034e2:	68f3      	ldr	r3, [r6, #12]
  4034e4:	f8ca 3014 	str.w	r3, [sl, #20]
  4034e8:	d003      	beq.n	4034f2 <_realloc_r+0x3d6>
  4034ea:	3610      	adds	r6, #16
  4034ec:	f10a 0318 	add.w	r3, sl, #24
  4034f0:	e741      	b.n	403376 <_realloc_r+0x25a>
  4034f2:	6932      	ldr	r2, [r6, #16]
  4034f4:	f10a 0320 	add.w	r3, sl, #32
  4034f8:	3618      	adds	r6, #24
  4034fa:	f8ca 2018 	str.w	r2, [sl, #24]
  4034fe:	f856 2c04 	ldr.w	r2, [r6, #-4]
  403502:	f8ca 201c 	str.w	r2, [sl, #28]
  403506:	e736      	b.n	403376 <_realloc_r+0x25a>
  403508:	204004ac 	.word	0x204004ac

0040350c <_sbrk_r>:
  40350c:	b538      	push	{r3, r4, r5, lr}
  40350e:	2300      	movs	r3, #0
  403510:	4c06      	ldr	r4, [pc, #24]	; (40352c <_sbrk_r+0x20>)
  403512:	4605      	mov	r5, r0
  403514:	4608      	mov	r0, r1
  403516:	6023      	str	r3, [r4, #0]
  403518:	f7fd fef0 	bl	4012fc <_sbrk>
  40351c:	1c43      	adds	r3, r0, #1
  40351e:	d000      	beq.n	403522 <_sbrk_r+0x16>
  403520:	bd38      	pop	{r3, r4, r5, pc}
  403522:	6823      	ldr	r3, [r4, #0]
  403524:	2b00      	cmp	r3, #0
  403526:	d0fb      	beq.n	403520 <_sbrk_r+0x14>
  403528:	602b      	str	r3, [r5, #0]
  40352a:	bd38      	pop	{r3, r4, r5, pc}
  40352c:	20401174 	.word	0x20401174

00403530 <__sread>:
  403530:	b510      	push	{r4, lr}
  403532:	460c      	mov	r4, r1
  403534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403538:	f000 f934 	bl	4037a4 <_read_r>
  40353c:	2800      	cmp	r0, #0
  40353e:	db03      	blt.n	403548 <__sread+0x18>
  403540:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403542:	4403      	add	r3, r0
  403544:	6523      	str	r3, [r4, #80]	; 0x50
  403546:	bd10      	pop	{r4, pc}
  403548:	89a3      	ldrh	r3, [r4, #12]
  40354a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40354e:	81a3      	strh	r3, [r4, #12]
  403550:	bd10      	pop	{r4, pc}
  403552:	bf00      	nop

00403554 <__swrite>:
  403554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403558:	461d      	mov	r5, r3
  40355a:	898b      	ldrh	r3, [r1, #12]
  40355c:	4616      	mov	r6, r2
  40355e:	460c      	mov	r4, r1
  403560:	05da      	lsls	r2, r3, #23
  403562:	4607      	mov	r7, r0
  403564:	d506      	bpl.n	403574 <__swrite+0x20>
  403566:	2302      	movs	r3, #2
  403568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40356c:	2200      	movs	r2, #0
  40356e:	f000 f905 	bl	40377c <_lseek_r>
  403572:	89a3      	ldrh	r3, [r4, #12]
  403574:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403578:	4638      	mov	r0, r7
  40357a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40357e:	4632      	mov	r2, r6
  403580:	81a3      	strh	r3, [r4, #12]
  403582:	462b      	mov	r3, r5
  403584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403588:	f000 b816 	b.w	4035b8 <_write_r>

0040358c <__sseek>:
  40358c:	b510      	push	{r4, lr}
  40358e:	460c      	mov	r4, r1
  403590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403594:	f000 f8f2 	bl	40377c <_lseek_r>
  403598:	1c42      	adds	r2, r0, #1
  40359a:	89a3      	ldrh	r3, [r4, #12]
  40359c:	d004      	beq.n	4035a8 <__sseek+0x1c>
  40359e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4035a2:	6520      	str	r0, [r4, #80]	; 0x50
  4035a4:	81a3      	strh	r3, [r4, #12]
  4035a6:	bd10      	pop	{r4, pc}
  4035a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4035ac:	81a3      	strh	r3, [r4, #12]
  4035ae:	bd10      	pop	{r4, pc}

004035b0 <__sclose>:
  4035b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035b4:	f000 b868 	b.w	403688 <_close_r>

004035b8 <_write_r>:
  4035b8:	b570      	push	{r4, r5, r6, lr}
  4035ba:	4c08      	ldr	r4, [pc, #32]	; (4035dc <_write_r+0x24>)
  4035bc:	2500      	movs	r5, #0
  4035be:	4606      	mov	r6, r0
  4035c0:	4608      	mov	r0, r1
  4035c2:	4611      	mov	r1, r2
  4035c4:	461a      	mov	r2, r3
  4035c6:	6025      	str	r5, [r4, #0]
  4035c8:	f7fc fee0 	bl	40038c <_write>
  4035cc:	1c43      	adds	r3, r0, #1
  4035ce:	d000      	beq.n	4035d2 <_write_r+0x1a>
  4035d0:	bd70      	pop	{r4, r5, r6, pc}
  4035d2:	6823      	ldr	r3, [r4, #0]
  4035d4:	2b00      	cmp	r3, #0
  4035d6:	d0fb      	beq.n	4035d0 <_write_r+0x18>
  4035d8:	6033      	str	r3, [r6, #0]
  4035da:	bd70      	pop	{r4, r5, r6, pc}
  4035dc:	20401174 	.word	0x20401174

004035e0 <__register_exitproc>:
  4035e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4035e4:	4c26      	ldr	r4, [pc, #152]	; (403680 <__register_exitproc+0xa0>)
  4035e6:	4606      	mov	r6, r0
  4035e8:	4688      	mov	r8, r1
  4035ea:	4691      	mov	r9, r2
  4035ec:	6825      	ldr	r5, [r4, #0]
  4035ee:	469a      	mov	sl, r3
  4035f0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4035f4:	2c00      	cmp	r4, #0
  4035f6:	d03a      	beq.n	40366e <__register_exitproc+0x8e>
  4035f8:	6860      	ldr	r0, [r4, #4]
  4035fa:	281f      	cmp	r0, #31
  4035fc:	dc19      	bgt.n	403632 <__register_exitproc+0x52>
  4035fe:	1c41      	adds	r1, r0, #1
  403600:	b186      	cbz	r6, 403624 <__register_exitproc+0x44>
  403602:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403606:	2201      	movs	r2, #1
  403608:	2e02      	cmp	r6, #2
  40360a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40360e:	fa02 f200 	lsl.w	r2, r2, r0
  403612:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  403616:	ea43 0302 	orr.w	r3, r3, r2
  40361a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  40361e:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  403622:	d01e      	beq.n	403662 <__register_exitproc+0x82>
  403624:	1c83      	adds	r3, r0, #2
  403626:	6061      	str	r1, [r4, #4]
  403628:	2000      	movs	r0, #0
  40362a:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  40362e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403632:	4b14      	ldr	r3, [pc, #80]	; (403684 <__register_exitproc+0xa4>)
  403634:	b303      	cbz	r3, 403678 <__register_exitproc+0x98>
  403636:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40363a:	f7ff f973 	bl	402924 <malloc>
  40363e:	4604      	mov	r4, r0
  403640:	b1d0      	cbz	r0, 403678 <__register_exitproc+0x98>
  403642:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403646:	2700      	movs	r7, #0
  403648:	2101      	movs	r1, #1
  40364a:	6003      	str	r3, [r0, #0]
  40364c:	4638      	mov	r0, r7
  40364e:	6067      	str	r7, [r4, #4]
  403650:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403654:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403658:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40365c:	2e00      	cmp	r6, #0
  40365e:	d0e1      	beq.n	403624 <__register_exitproc+0x44>
  403660:	e7cf      	b.n	403602 <__register_exitproc+0x22>
  403662:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  403666:	431a      	orrs	r2, r3
  403668:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40366c:	e7da      	b.n	403624 <__register_exitproc+0x44>
  40366e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403672:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403676:	e7bf      	b.n	4035f8 <__register_exitproc+0x18>
  403678:	f04f 30ff 	mov.w	r0, #4294967295
  40367c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403680:	0040390c 	.word	0x0040390c
  403684:	00402925 	.word	0x00402925

00403688 <_close_r>:
  403688:	b538      	push	{r3, r4, r5, lr}
  40368a:	2300      	movs	r3, #0
  40368c:	4c06      	ldr	r4, [pc, #24]	; (4036a8 <_close_r+0x20>)
  40368e:	4605      	mov	r5, r0
  403690:	4608      	mov	r0, r1
  403692:	6023      	str	r3, [r4, #0]
  403694:	f7fd fe5e 	bl	401354 <_close>
  403698:	1c43      	adds	r3, r0, #1
  40369a:	d000      	beq.n	40369e <_close_r+0x16>
  40369c:	bd38      	pop	{r3, r4, r5, pc}
  40369e:	6823      	ldr	r3, [r4, #0]
  4036a0:	2b00      	cmp	r3, #0
  4036a2:	d0fb      	beq.n	40369c <_close_r+0x14>
  4036a4:	602b      	str	r3, [r5, #0]
  4036a6:	bd38      	pop	{r3, r4, r5, pc}
  4036a8:	20401174 	.word	0x20401174

004036ac <_fclose_r>:
  4036ac:	2900      	cmp	r1, #0
  4036ae:	d03d      	beq.n	40372c <_fclose_r+0x80>
  4036b0:	b570      	push	{r4, r5, r6, lr}
  4036b2:	4605      	mov	r5, r0
  4036b4:	460c      	mov	r4, r1
  4036b6:	b108      	cbz	r0, 4036bc <_fclose_r+0x10>
  4036b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4036ba:	b37b      	cbz	r3, 40371c <_fclose_r+0x70>
  4036bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4036c0:	b90b      	cbnz	r3, 4036c6 <_fclose_r+0x1a>
  4036c2:	2000      	movs	r0, #0
  4036c4:	bd70      	pop	{r4, r5, r6, pc}
  4036c6:	4628      	mov	r0, r5
  4036c8:	4621      	mov	r1, r4
  4036ca:	f7fe fc7b 	bl	401fc4 <__sflush_r>
  4036ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4036d0:	4606      	mov	r6, r0
  4036d2:	b133      	cbz	r3, 4036e2 <_fclose_r+0x36>
  4036d4:	4628      	mov	r0, r5
  4036d6:	69e1      	ldr	r1, [r4, #28]
  4036d8:	4798      	blx	r3
  4036da:	2800      	cmp	r0, #0
  4036dc:	bfb8      	it	lt
  4036de:	f04f 36ff 	movlt.w	r6, #4294967295
  4036e2:	89a3      	ldrh	r3, [r4, #12]
  4036e4:	061b      	lsls	r3, r3, #24
  4036e6:	d41c      	bmi.n	403722 <_fclose_r+0x76>
  4036e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4036ea:	b141      	cbz	r1, 4036fe <_fclose_r+0x52>
  4036ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4036f0:	4299      	cmp	r1, r3
  4036f2:	d002      	beq.n	4036fa <_fclose_r+0x4e>
  4036f4:	4628      	mov	r0, r5
  4036f6:	f7fe fe11 	bl	40231c <_free_r>
  4036fa:	2300      	movs	r3, #0
  4036fc:	6323      	str	r3, [r4, #48]	; 0x30
  4036fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403700:	b121      	cbz	r1, 40370c <_fclose_r+0x60>
  403702:	4628      	mov	r0, r5
  403704:	f7fe fe0a 	bl	40231c <_free_r>
  403708:	2300      	movs	r3, #0
  40370a:	6463      	str	r3, [r4, #68]	; 0x44
  40370c:	f7fe fd9e 	bl	40224c <__sfp_lock_acquire>
  403710:	2300      	movs	r3, #0
  403712:	81a3      	strh	r3, [r4, #12]
  403714:	f7fe fd9c 	bl	402250 <__sfp_lock_release>
  403718:	4630      	mov	r0, r6
  40371a:	bd70      	pop	{r4, r5, r6, pc}
  40371c:	f7fe fd90 	bl	402240 <__sinit>
  403720:	e7cc      	b.n	4036bc <_fclose_r+0x10>
  403722:	4628      	mov	r0, r5
  403724:	6921      	ldr	r1, [r4, #16]
  403726:	f7fe fdf9 	bl	40231c <_free_r>
  40372a:	e7dd      	b.n	4036e8 <_fclose_r+0x3c>
  40372c:	2000      	movs	r0, #0
  40372e:	4770      	bx	lr

00403730 <_fstat_r>:
  403730:	b538      	push	{r3, r4, r5, lr}
  403732:	2300      	movs	r3, #0
  403734:	4c07      	ldr	r4, [pc, #28]	; (403754 <_fstat_r+0x24>)
  403736:	4605      	mov	r5, r0
  403738:	4608      	mov	r0, r1
  40373a:	4611      	mov	r1, r2
  40373c:	6023      	str	r3, [r4, #0]
  40373e:	f7fd fe15 	bl	40136c <_fstat>
  403742:	1c43      	adds	r3, r0, #1
  403744:	d000      	beq.n	403748 <_fstat_r+0x18>
  403746:	bd38      	pop	{r3, r4, r5, pc}
  403748:	6823      	ldr	r3, [r4, #0]
  40374a:	2b00      	cmp	r3, #0
  40374c:	d0fb      	beq.n	403746 <_fstat_r+0x16>
  40374e:	602b      	str	r3, [r5, #0]
  403750:	bd38      	pop	{r3, r4, r5, pc}
  403752:	bf00      	nop
  403754:	20401174 	.word	0x20401174

00403758 <_isatty_r>:
  403758:	b538      	push	{r3, r4, r5, lr}
  40375a:	2300      	movs	r3, #0
  40375c:	4c06      	ldr	r4, [pc, #24]	; (403778 <_isatty_r+0x20>)
  40375e:	4605      	mov	r5, r0
  403760:	4608      	mov	r0, r1
  403762:	6023      	str	r3, [r4, #0]
  403764:	f7fd fe12 	bl	40138c <_isatty>
  403768:	1c43      	adds	r3, r0, #1
  40376a:	d000      	beq.n	40376e <_isatty_r+0x16>
  40376c:	bd38      	pop	{r3, r4, r5, pc}
  40376e:	6823      	ldr	r3, [r4, #0]
  403770:	2b00      	cmp	r3, #0
  403772:	d0fb      	beq.n	40376c <_isatty_r+0x14>
  403774:	602b      	str	r3, [r5, #0]
  403776:	bd38      	pop	{r3, r4, r5, pc}
  403778:	20401174 	.word	0x20401174

0040377c <_lseek_r>:
  40377c:	b570      	push	{r4, r5, r6, lr}
  40377e:	4c08      	ldr	r4, [pc, #32]	; (4037a0 <_lseek_r+0x24>)
  403780:	2500      	movs	r5, #0
  403782:	4606      	mov	r6, r0
  403784:	4608      	mov	r0, r1
  403786:	4611      	mov	r1, r2
  403788:	461a      	mov	r2, r3
  40378a:	6025      	str	r5, [r4, #0]
  40378c:	f7fd fe0a 	bl	4013a4 <_lseek>
  403790:	1c43      	adds	r3, r0, #1
  403792:	d000      	beq.n	403796 <_lseek_r+0x1a>
  403794:	bd70      	pop	{r4, r5, r6, pc}
  403796:	6823      	ldr	r3, [r4, #0]
  403798:	2b00      	cmp	r3, #0
  40379a:	d0fb      	beq.n	403794 <_lseek_r+0x18>
  40379c:	6033      	str	r3, [r6, #0]
  40379e:	bd70      	pop	{r4, r5, r6, pc}
  4037a0:	20401174 	.word	0x20401174

004037a4 <_read_r>:
  4037a4:	b570      	push	{r4, r5, r6, lr}
  4037a6:	4c08      	ldr	r4, [pc, #32]	; (4037c8 <_read_r+0x24>)
  4037a8:	2500      	movs	r5, #0
  4037aa:	4606      	mov	r6, r0
  4037ac:	4608      	mov	r0, r1
  4037ae:	4611      	mov	r1, r2
  4037b0:	461a      	mov	r2, r3
  4037b2:	6025      	str	r5, [r4, #0]
  4037b4:	f7fc fdbe 	bl	400334 <_read>
  4037b8:	1c43      	adds	r3, r0, #1
  4037ba:	d000      	beq.n	4037be <_read_r+0x1a>
  4037bc:	bd70      	pop	{r4, r5, r6, pc}
  4037be:	6823      	ldr	r3, [r4, #0]
  4037c0:	2b00      	cmp	r3, #0
  4037c2:	d0fb      	beq.n	4037bc <_read_r+0x18>
  4037c4:	6033      	str	r3, [r6, #0]
  4037c6:	bd70      	pop	{r4, r5, r6, pc}
  4037c8:	20401174 	.word	0x20401174
  4037cc:	0003e800 	.word	0x0003e800
  4037d0:	000000c0 	.word	0x000000c0
  4037d4:	00000800 	.word	0x00000800
	...
  4037e4:	202d462d 	.word	0x202d462d
  4037e8:	74737953 	.word	0x74737953
  4037ec:	206b6369 	.word	0x206b6369
  4037f0:	666e6f63 	.word	0x666e6f63
  4037f4:	72756769 	.word	0x72756769
  4037f8:	6f697461 	.word	0x6f697461
  4037fc:	7265206e 	.word	0x7265206e
  403800:	0d726f72 	.word	0x0d726f72
  403804:	00000000 	.word	0x00000000
  403808:	00000960 	.word	0x00000960
  40380c:	000000c0 	.word	0x000000c0
  403810:	00000800 	.word	0x00000800
  403814:	00000000 	.word	0x00000000
  403818:	00006325 	.word	0x00006325
  40381c:	55202d2d 	.word	0x55202d2d
  403820:	54524153 	.word	0x54524153
  403824:	34535220 	.word	0x34535220
  403828:	45203538 	.word	0x45203538
  40382c:	706d6178 	.word	0x706d6178
  403830:	2d20656c 	.word	0x2d20656c
  403834:	2d0a0d2d 	.word	0x2d0a0d2d
  403838:	4153202d 	.word	0x4153202d
  40383c:	3037454d 	.word	0x3037454d
  403840:	4c50582d 	.word	0x4c50582d
  403844:	2d2d2044 	.word	0x2d2d2044
  403848:	2d2d0a0d 	.word	0x2d2d0a0d
  40384c:	6d6f4320 	.word	0x6d6f4320
  403850:	656c6970 	.word	0x656c6970
  403854:	46203a64 	.word	0x46203a64
  403858:	20206265 	.word	0x20206265
  40385c:	30322037 	.word	0x30322037
  403860:	31203631 	.word	0x31203631
  403864:	32353a32 	.word	0x32353a32
  403868:	2038353a 	.word	0x2038353a
  40386c:	000d2d2d 	.word	0x000d2d2d
  403870:	202d492d 	.word	0x202d492d
  403874:	72617453 	.word	0x72617453
  403878:	72742074 	.word	0x72742074
  40387c:	6d736e61 	.word	0x6d736e61
  403880:	69747469 	.word	0x69747469
  403884:	0d21676e 	.word	0x0d21676e
  403888:	00000000 	.word	0x00000000
  40388c:	202d492d 	.word	0x202d492d
  403890:	65636552 	.word	0x65636552
  403894:	6e697669 	.word	0x6e697669
  403898:	79732067 	.word	0x79732067
  40389c:	6320636e 	.word	0x6320636e
  4038a0:	61726168 	.word	0x61726168
  4038a4:	72657463 	.word	0x72657463
  4038a8:	00000d2e 	.word	0x00000d2e
  4038ac:	202d492d 	.word	0x202d492d
  4038b0:	72617453 	.word	0x72617453
  4038b4:	65722074 	.word	0x65722074
  4038b8:	76696563 	.word	0x76696563
  4038bc:	21676e69 	.word	0x21676e69
  4038c0:	0000000d 	.word	0x0000000d
  4038c4:	202d452d 	.word	0x202d452d
  4038c8:	6f727245 	.word	0x6f727245
  4038cc:	636f2072 	.word	0x636f2072
  4038d0:	72727563 	.word	0x72727563
  4038d4:	77206465 	.word	0x77206465
  4038d8:	656c6968 	.word	0x656c6968
  4038dc:	63657220 	.word	0x63657220
  4038e0:	69766965 	.word	0x69766965
  4038e4:	0d21676e 	.word	0x0d21676e
  4038e8:	00000000 	.word	0x00000000
  4038ec:	202d492d 	.word	0x202d492d
  4038f0:	65636552 	.word	0x65636552
  4038f4:	64657669 	.word	0x64657669
  4038f8:	63757320 	.word	0x63757320
  4038fc:	73736563 	.word	0x73736563
  403900:	6c6c7566 	.word	0x6c6c7566
  403904:	000d2179 	.word	0x000d2179
  403908:	00000043 	.word	0x00000043

0040390c <_global_impure_ptr>:
  40390c:	20400080 0000000a                       ..@ ....

00403914 <_init>:
  403914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403916:	bf00      	nop
  403918:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40391a:	bc08      	pop	{r3}
  40391c:	469e      	mov	lr, r3
  40391e:	4770      	bx	lr

00403920 <__init_array_start>:
  403920:	00401fa5 	.word	0x00401fa5

00403924 <__frame_dummy_init_array_entry>:
  403924:	00400165                                e.@.

00403928 <_fini>:
  403928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40392a:	bf00      	nop
  40392c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40392e:	bc08      	pop	{r3}
  403930:	469e      	mov	lr, r3
  403932:	4770      	bx	lr

00403934 <__fini_array_start>:
  403934:	00400141 	.word	0x00400141
