Classic Timing Analyzer report for DE2Bot
Wed Nov 26 14:42:52 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                         ; To                                                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 8.346 ns                                       ; SONAR_ECHO                                                                                                                   ; SONAR:inst54|SONAR_RESULT[14][15]                                                                                                   ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 14.020 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                               ; HEX7[3]                                                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 11.664 ns                                      ; ALIVE                                                                                                                        ; LEDG[8]                                                                                                                             ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.998 ns                                       ; SW[6]                                                                                                                        ; DIG_IN:inst5|B_DI[6]                                                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; 0.173 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                            ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.425 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                                                                              ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 9.798 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[0]                                                                                                        ; SCOMP:inst8|AC[0][0]                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.609 ns ; 14.73 MHz ( period = 67.901 ns )  ; 232.99 MHz ( period = 4.292 ns )               ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                            ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                          ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                 ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -3.601 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 166          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.860 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                           ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 11           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.521 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                              ;                                                                                                                                     ;                                              ;                                              ; 177          ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.609 ns                               ; 232.99 MHz ( period = 4.292 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 4.077 ns                ;
; 63.640 ns                               ; 234.69 MHz ( period = 4.261 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 4.046 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.729 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.916 ns                ;
; 63.736 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.909 ns                ;
; 63.736 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.909 ns                ;
; 63.736 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.909 ns                ;
; 63.736 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.909 ns                ;
; 63.780 ns                               ; 242.66 MHz ( period = 4.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.906 ns                ;
; 63.826 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.857 ns                ;
; 63.829 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.854 ns                ;
; 63.854 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.832 ns                ;
; 63.860 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.785 ns                ;
; 63.860 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.785 ns                ;
; 63.860 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.785 ns                ;
; 63.860 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.785 ns                ;
; 63.880 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.765 ns                ;
; 63.880 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.765 ns                ;
; 63.880 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.765 ns                ;
; 63.880 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.765 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.885 ns                               ; 249.00 MHz ( period = 4.016 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.801 ns                ;
; 63.900 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.786 ns                ;
; 63.994 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.692 ns                ;
; 63.997 ns                               ; 256.15 MHz ( period = 3.904 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.689 ns                ;
; 64.005 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.640 ns                ;
; 64.005 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.640 ns                ;
; 64.005 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.640 ns                ;
; 64.005 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.640 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.661 ns                ;
; 64.025 ns                               ; 258.00 MHz ( period = 3.876 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.661 ns                ;
; 64.028 ns                               ; 258.20 MHz ( period = 3.873 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.658 ns                ;
; 64.096 ns                               ; 262.81 MHz ( period = 3.805 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.587 ns                ;
; 64.099 ns                               ; 263.02 MHz ( period = 3.802 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.584 ns                ;
; 64.145 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.541 ns                ;
; 64.165 ns                               ; 267.67 MHz ( period = 3.736 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.521 ns                ;
; 64.168 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.518 ns                ;
; 64.170 ns                               ; 268.02 MHz ( period = 3.731 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.516 ns                ;
; 64.257 ns                               ; 274.42 MHz ( period = 3.644 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.426 ns                ;
; 64.262 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.421 ns                ;
; 64.285 ns                               ; 276.55 MHz ( period = 3.616 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.401 ns                ;
; 64.288 ns                               ; 276.78 MHz ( period = 3.613 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.398 ns                ;
; 64.358 ns                               ; 282.25 MHz ( period = 3.543 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.334 ns                ;
; 64.365 ns                               ; 282.81 MHz ( period = 3.536 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.321 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.313 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.319 ns                ;
; 64.373 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.310 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.404 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.288 ns                ;
; 64.405 ns                               ; 286.04 MHz ( period = 3.496 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.277 ns                ;
; 64.476 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.210 ns                ;
; 64.519 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.167 ns                ;
; 64.527 ns                               ; 296.38 MHz ( period = 3.374 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.156 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.529 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.163 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.151 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.148 ns                ;
; 64.550 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.136 ns                ;
; 64.610 ns                               ; 303.86 MHz ( period = 3.291 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.082 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.664 ns                               ; 308.93 MHz ( period = 3.237 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.028 ns                ;
; 64.675 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.008 ns                ;
; 64.676 ns                               ; 310.08 MHz ( period = 3.225 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.007 ns                ;
; 64.690 ns                               ; 311.43 MHz ( period = 3.211 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.996 ns                ;
; 64.724 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.968 ns                ;
; 64.752 ns                               ; 317.56 MHz ( period = 3.149 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.940 ns                ;
; 64.753 ns                               ; 317.66 MHz ( period = 3.148 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.933 ns                ;
; 64.770 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.922 ns                ;
; 64.771 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.921 ns                ;
; 64.776 ns                               ; 320.00 MHz ( period = 3.125 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.916 ns                ;
; 64.796 ns                               ; 322.06 MHz ( period = 3.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.891 ns                ;
; 64.800 ns                               ; 322.48 MHz ( period = 3.101 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.883 ns                ;
; 64.801 ns                               ; 322.58 MHz ( period = 3.100 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.891 ns                ;
; 64.801 ns                               ; 322.58 MHz ( period = 3.100 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.882 ns                ;
; 64.802 ns                               ; 322.68 MHz ( period = 3.099 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.890 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.877 ns                ;
; 64.810 ns                               ; 323.52 MHz ( period = 3.091 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.876 ns                ;
; 64.815 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.872 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.827 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.865 ns                ;
; 64.829 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                                             ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.872 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.855 ns                ;
; 64.868 ns                               ; 329.71 MHz ( period = 3.033 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.824 ns                ;
; 64.905 ns                               ; 333.78 MHz ( period = 2.996 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.787 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.912 ns                               ; 334.56 MHz ( period = 2.989 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.781 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg5 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.665 ns                 ; 2.745 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_we_reg       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.666 ns                 ; 2.746 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.758 ns                ;
; 64.941 ns                               ; 337.84 MHz ( period = 2.960 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.751 ns                ;
; 64.942 ns                               ; 337.95 MHz ( period = 2.959 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.750 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.945 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.747 ns                ;
; 64.949 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.737 ns                ;
; 64.949 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.734 ns                ;
; 64.950 ns                               ; 338.87 MHz ( period = 2.951 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.733 ns                ;
; 64.962 ns                               ; 340.25 MHz ( period = 2.939 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.725 ns                ;
; 64.980 ns                               ; 342.35 MHz ( period = 2.921 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.706 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a7~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a6~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a5~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a4~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a3~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a2~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a1~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.989 ns                               ; 343.41 MHz ( period = 2.912 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.694 ns                ;
; 64.997 ns                               ; 344.35 MHz ( period = 2.904 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[4]                                                                                             ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.704 ns                ;
; 65.004 ns                               ; 345.18 MHz ( period = 2.897 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.688 ns                ;
; 65.008 ns                               ; 345.66 MHz ( period = 2.893 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.684 ns                ;
; 65.012 ns                               ; 346.14 MHz ( period = 2.889 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.671 ns                ;
; 65.017 ns                               ; 346.74 MHz ( period = 2.884 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.675 ns                ;
; 65.020 ns                               ; 347.10 MHz ( period = 2.881 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.667 ns                ;
; 65.028 ns                               ; 348.07 MHz ( period = 2.873 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.664 ns                ;
; 65.031 ns                               ; 348.43 MHz ( period = 2.870 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.656 ns                ;
; 65.046 ns                               ; 350.26 MHz ( period = 2.855 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.641 ns                ;
; 65.047 ns                               ; 350.39 MHz ( period = 2.854 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.640 ns                ;
; 65.048 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.639 ns                ;
; 65.051 ns                               ; 350.88 MHz ( period = 2.850 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.636 ns                ;
; 65.051 ns                               ; 350.88 MHz ( period = 2.850 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.636 ns                ;
; 65.051 ns                               ; 350.88 MHz ( period = 2.850 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.636 ns                ;
; 65.051 ns                               ; 350.88 MHz ( period = 2.850 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.636 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                        ;                                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.798 ns                                ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.207 ns                 ; 7.409 ns                ;
; 10.077 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[0][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 7.118 ns                ;
; 10.268 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 10.067 ns               ;
; 10.285 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 10.050 ns               ;
; 10.405 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.930 ns                ;
; 10.523 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.812 ns                ;
; 10.708 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.627 ns                ;
; 10.735 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[1][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 6.460 ns                ;
; 10.760 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.575 ns                ;
; 10.772 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[0][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 6.423 ns                ;
; 10.801 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.534 ns                ;
; 10.806 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 8.944 ns                ;
; 10.836 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.499 ns                ;
; 10.861 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.474 ns                ;
; 10.920 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.415 ns                ;
; 10.954 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.381 ns                ;
; 11.037 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[3][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 6.158 ns                ;
; 11.080 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.255 ns                ;
; 11.116 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[0][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 6.079 ns                ;
; 11.141 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.194 ns                ;
; 11.147 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.188 ns                ;
; 11.167 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[2][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 6.034 ns                ;
; 11.232 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.103 ns                ;
; 11.259 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.076 ns                ;
; 11.280 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.055 ns                ;
; 11.302 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 9.033 ns                ;
; 11.372 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 8.378 ns                ;
; 11.389 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[3][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 5.806 ns                ;
; 11.398 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.937 ns                ;
; 11.400 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.935 ns                ;
; 11.443 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[1][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 5.759 ns                ;
; 11.445 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[1][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 5.757 ns                ;
; 11.470 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[2][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 5.731 ns                ;
; 11.478 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.857 ns                ;
; 11.518 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.817 ns                ;
; 11.521 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.814 ns                ;
; 11.526 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.809 ns                ;
; 11.543 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.792 ns                ;
; 11.548 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.787 ns                ;
; 11.574 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[1][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 5.628 ns                ;
; 11.579 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.756 ns                ;
; 11.601 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[0][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 5.600 ns                ;
; 11.619 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.716 ns                ;
; 11.664 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[2][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 5.531 ns                ;
; 11.667 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[0][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.207 ns                 ; 5.540 ns                ;
; 11.672 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.663 ns                ;
; 11.720 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.615 ns                ;
; 11.724 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[3][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.204 ns                 ; 5.480 ns                ;
; 11.738 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.597 ns                ;
; 11.747 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[3][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.204 ns                 ; 5.457 ns                ;
; 11.770 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.980 ns                ;
; 11.772 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.563 ns                ;
; 11.773 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.562 ns                ;
; 11.791 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.544 ns                ;
; 11.794 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.541 ns                ;
; 11.805 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.530 ns                ;
; 11.808 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.527 ns                ;
; 11.813 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.522 ns                ;
; 11.820 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.515 ns                ;
; 11.825 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.510 ns                ;
; 11.831 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.504 ns                ;
; 11.840 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.910 ns                ;
; 11.856 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.479 ns                ;
; 11.860 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[0][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 5.341 ns                ;
; 11.885 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[1][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 5.317 ns                ;
; 11.892 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.443 ns                ;
; 11.901 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.434 ns                ;
; 11.913 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[1][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.214 ns                 ; 5.301 ns                ;
; 11.913 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[3][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.214 ns                 ; 5.301 ns                ;
; 11.913 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[3][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.204 ns                 ; 5.291 ns                ;
; 11.922 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[2][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.212 ns                 ; 5.290 ns                ;
; 11.925 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.410 ns                ;
; 11.932 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.403 ns                ;
; 11.937 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[3][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 5.274 ns                ;
; 11.938 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[1][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 5.273 ns                ;
; 11.966 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.369 ns                ;
; 11.978 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[2][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.197 ns                 ; 5.219 ns                ;
; 11.982 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[1][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.197 ns                 ; 5.215 ns                ;
; 11.997 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.338 ns                ;
; 12.012 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.323 ns                ;
; 12.013 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.322 ns                ;
; 12.020 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.315 ns                ;
; 12.029 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.306 ns                ;
; 12.043 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.292 ns                ;
; 12.050 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.285 ns                ;
; 12.054 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.281 ns                ;
; 12.059 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.276 ns                ;
; 12.059 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.691 ns                ;
; 12.064 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[2][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.211 ns                 ; 5.147 ns                ;
; 12.075 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.260 ns                ;
; 12.077 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.258 ns                ;
; 12.087 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[2][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 5.114 ns                ;
; 12.090 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[0][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.194 ns                 ; 5.104 ns                ;
; 12.103 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.232 ns                ;
; 12.117 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.218 ns                ;
; 12.122 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.213 ns                ;
; 12.130 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.205 ns                ;
; 12.136 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.199 ns                ;
; 12.142 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.193 ns                ;
; 12.179 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.156 ns                ;
; 12.186 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.149 ns                ;
; 12.187 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.148 ns                ;
; 12.206 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.129 ns                ;
; 12.211 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 4.980 ns                ;
; 12.216 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.119 ns                ;
; 12.231 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.104 ns                ;
; 12.235 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.100 ns                ;
; 12.238 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.097 ns                ;
; 12.241 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.094 ns                ;
; 12.242 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[0][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.194 ns                 ; 4.952 ns                ;
; 12.244 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.091 ns                ;
; 12.269 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.066 ns                ;
; 12.271 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.064 ns                ;
; 12.275 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.060 ns                ;
; 12.280 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.055 ns                ;
; 12.282 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.479 ns                ;
; 12.282 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[0][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.197 ns                 ; 4.915 ns                ;
; 12.296 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.039 ns                ;
; 12.297 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.038 ns                ;
; 12.310 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.025 ns                ;
; 12.312 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.023 ns                ;
; 12.331 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.004 ns                ;
; 12.332 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 8.003 ns                ;
; 12.337 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.998 ns                ;
; 12.341 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[3][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 4.861 ns                ;
; 12.349 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.986 ns                ;
; 12.356 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.979 ns                ;
; 12.358 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.392 ns                ;
; 12.359 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.976 ns                ;
; 12.361 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.974 ns                ;
; 12.362 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.973 ns                ;
; 12.366 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.969 ns                ;
; 12.367 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.383 ns                ;
; 12.381 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.954 ns                ;
; 12.381 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[2][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 4.814 ns                ;
; 12.399 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 4.792 ns                ;
; 12.399 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.936 ns                ;
; 12.408 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[2][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 4.787 ns                ;
; 12.410 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.925 ns                ;
; 12.410 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.925 ns                ;
; 12.412 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.338 ns                ;
; 12.413 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[0][14]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.199 ns                 ; 4.786 ns                ;
; 12.414 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.921 ns                ;
; 12.433 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.902 ns                ;
; 12.448 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.887 ns                ;
; 12.450 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.885 ns                ;
; 12.455 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.880 ns                ;
; 12.484 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.851 ns                ;
; 12.490 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.845 ns                ;
; 12.498 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.837 ns                ;
; 12.504 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.831 ns                ;
; 12.513 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.822 ns                ;
; 12.526 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 4.665 ns                ;
; 12.527 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[3][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.218 ns                 ; 4.691 ns                ;
; 12.547 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.214 ns                ;
; 12.548 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.787 ns                ;
; 12.548 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.213 ns                ;
; 12.550 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.200 ns                ;
; 12.553 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.782 ns                ;
; 12.555 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.780 ns                ;
; 12.562 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.773 ns                ;
; 12.572 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.189 ns                ;
; 12.573 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.762 ns                ;
; 12.574 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.761 ns                ;
; 12.575 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.186 ns                ;
; 12.577 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.184 ns                ;
; 12.578 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.757 ns                ;
; 12.578 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.183 ns                ;
; 12.580 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.755 ns                ;
; 12.580 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 7.181 ns                ;
; 12.588 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.162 ns                ;
; 12.600 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.735 ns                ;
; 12.608 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.727 ns                ;
; 12.610 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.725 ns                ;
; 12.635 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.700 ns                ;
; 12.641 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.109 ns                ;
; 12.643 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.692 ns                ;
; 12.644 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[0][13]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.203 ns                 ; 4.559 ns                ;
; 12.647 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[0][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.204 ns                 ; 4.557 ns                ;
; 12.661 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.674 ns                ;
; 12.667 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.668 ns                ;
; 12.672 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[1][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.202 ns                 ; 4.530 ns                ;
; 12.678 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.657 ns                ;
; 12.681 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.654 ns                ;
; 12.704 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 4.487 ns                ;
; 12.708 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[0][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.207 ns                 ; 4.499 ns                ;
; 12.711 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.624 ns                ;
; 12.719 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.616 ns                ;
; 12.724 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.026 ns                ;
; 12.738 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.597 ns                ;
; 12.742 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 7.008 ns                ;
; 12.750 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[1][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.218 ns                 ; 4.468 ns                ;
; 12.752 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[2][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.218 ns                 ; 4.466 ns                ;
; 12.762 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.573 ns                ;
; 12.782 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.750 ns                 ; 6.968 ns                ;
; 12.789 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.546 ns                ;
; 12.790 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.216 ns                 ; 4.426 ns                ;
; 12.791 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[1][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.216 ns                 ; 4.425 ns                ;
; 12.792 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.335 ns                 ; 7.543 ns                ;
; 12.798 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.761 ns                 ; 6.963 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.173 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.023 ns               ;
; 0.174 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.022 ns               ;
; 0.175 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.021 ns               ;
; 0.176 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.020 ns               ;
; 0.177 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.019 ns               ;
; 0.178 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.018 ns               ;
; 0.179 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.017 ns               ;
; 0.180 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 38.016 ns               ;
; 0.206 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.997 ns               ;
; 0.208 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.995 ns               ;
; 0.208 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.995 ns               ;
; 0.210 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.993 ns               ;
; 0.210 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.993 ns               ;
; 0.212 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.991 ns               ;
; 0.212 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.991 ns               ;
; 0.214 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.989 ns               ;
; 0.253 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.943 ns               ;
; 0.254 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.942 ns               ;
; 0.255 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.941 ns               ;
; 0.256 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.940 ns               ;
; 0.272 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.924 ns               ;
; 0.276 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.920 ns               ;
; 0.278 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.918 ns               ;
; 0.279 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.917 ns               ;
; 0.280 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.916 ns               ;
; 0.281 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.915 ns               ;
; 0.286 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.917 ns               ;
; 0.288 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.915 ns               ;
; 0.288 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.915 ns               ;
; 0.290 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.913 ns               ;
; 0.294 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.478 ns               ;
; 0.295 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.477 ns               ;
; 0.295 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.477 ns               ;
; 0.297 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.475 ns               ;
; 0.298 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.474 ns               ;
; 0.301 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.471 ns               ;
; 0.303 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.469 ns               ;
; 0.306 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.466 ns               ;
; 0.311 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.892 ns               ;
; 0.313 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.890 ns               ;
; 0.313 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.890 ns               ;
; 0.315 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.888 ns               ;
; 0.319 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.457 ns               ;
; 0.320 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.456 ns               ;
; 0.322 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.454 ns               ;
; 0.325 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.451 ns               ;
; 0.333 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.443 ns               ;
; 0.338 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.434 ns               ;
; 0.339 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.433 ns               ;
; 0.339 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.433 ns               ;
; 0.341 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.431 ns               ;
; 0.342 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.430 ns               ;
; 0.345 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.427 ns               ;
; 0.347 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.425 ns               ;
; 0.350 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.422 ns               ;
; 0.352 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.844 ns               ;
; 0.363 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.413 ns               ;
; 0.364 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.412 ns               ;
; 0.366 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.410 ns               ;
; 0.369 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.407 ns               ;
; 0.377 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.399 ns               ;
; 0.377 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.819 ns               ;
; 0.387 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.389 ns               ;
; 0.388 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.388 ns               ;
; 0.419 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.777 ns               ;
; 0.420 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.776 ns               ;
; 0.420 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.776 ns               ;
; 0.421 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.775 ns               ;
; 0.421 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.775 ns               ;
; 0.422 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.774 ns               ;
; 0.422 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.774 ns               ;
; 0.423 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.773 ns               ;
; 0.431 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.345 ns               ;
; 0.432 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.344 ns               ;
; 0.437 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.763 ns               ;
; 0.438 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.338 ns               ;
; 0.438 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.762 ns               ;
; 0.439 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.761 ns               ;
; 0.440 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.336 ns               ;
; 0.440 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.336 ns               ;
; 0.440 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.760 ns               ;
; 0.441 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.759 ns               ;
; 0.441 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.759 ns               ;
; 0.442 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.758 ns               ;
; 0.443 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.757 ns               ;
; 0.444 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.756 ns               ;
; 0.444 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.756 ns               ;
; 0.444 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.756 ns               ;
; 0.445 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.755 ns               ;
; 0.445 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.755 ns               ;
; 0.448 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.752 ns               ;
; 0.448 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.752 ns               ;
; 0.449 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.323 ns               ;
; 0.449 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.751 ns               ;
; 0.452 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.751 ns               ;
; 0.453 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.750 ns               ;
; 0.454 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.749 ns               ;
; 0.454 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.749 ns               ;
; 0.455 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.748 ns               ;
; 0.455 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.748 ns               ;
; 0.456 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.747 ns               ;
; 0.457 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.746 ns               ;
; 0.476 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.296 ns               ;
; 0.477 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.295 ns               ;
; 0.477 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.295 ns               ;
; 0.479 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.293 ns               ;
; 0.480 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.292 ns               ;
; 0.482 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.294 ns               ;
; 0.483 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.289 ns               ;
; 0.484 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.292 ns               ;
; 0.484 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.292 ns               ;
; 0.485 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.287 ns               ;
; 0.488 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.284 ns               ;
; 0.490 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.706 ns               ;
; 0.491 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.705 ns               ;
; 0.492 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.704 ns               ;
; 0.493 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.279 ns               ;
; 0.493 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.703 ns               ;
; 0.501 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.275 ns               ;
; 0.501 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.271 ns               ;
; 0.502 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.274 ns               ;
; 0.502 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.270 ns               ;
; 0.502 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.270 ns               ;
; 0.504 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.272 ns               ;
; 0.504 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.268 ns               ;
; 0.505 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.267 ns               ;
; 0.507 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.269 ns               ;
; 0.508 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.264 ns               ;
; 0.510 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.262 ns               ;
; 0.513 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.259 ns               ;
; 0.515 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.261 ns               ;
; 0.517 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.683 ns               ;
; 0.518 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.678 ns               ;
; 0.518 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.682 ns               ;
; 0.519 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.677 ns               ;
; 0.519 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.681 ns               ;
; 0.520 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.680 ns               ;
; 0.521 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.679 ns               ;
; 0.523 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.680 ns               ;
; 0.524 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.676 ns               ;
; 0.524 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.676 ns               ;
; 0.525 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.678 ns               ;
; 0.525 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.678 ns               ;
; 0.525 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.675 ns               ;
; 0.526 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.250 ns               ;
; 0.527 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.249 ns               ;
; 0.527 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.203 ns                 ; 37.676 ns               ;
; 0.529 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.247 ns               ;
; 0.532 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.244 ns               ;
; 0.540 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.236 ns               ;
; 0.542 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.658 ns               ;
; 0.543 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.657 ns               ;
; 0.544 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.656 ns               ;
; 0.545 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.655 ns               ;
; 0.546 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.654 ns               ;
; 0.549 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.651 ns               ;
; 0.549 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.651 ns               ;
; 0.550 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.200 ns                 ; 37.650 ns               ;
; 0.559 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.224 ns               ;
; 0.560 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.223 ns               ;
; 0.560 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.223 ns               ;
; 0.562 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.221 ns               ;
; 0.563 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.220 ns               ;
; 0.566 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.217 ns               ;
; 0.568 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.215 ns               ;
; 0.568 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.628 ns               ;
; 0.569 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.207 ns               ;
; 0.569 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.627 ns               ;
; 0.570 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.206 ns               ;
; 0.571 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.783 ns                 ; 38.212 ns               ;
; 0.572 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.624 ns               ;
; 0.572 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.624 ns               ;
; 0.572 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.624 ns               ;
; 0.573 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.623 ns               ;
; 0.573 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.623 ns               ;
; 0.576 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.620 ns               ;
; 0.576 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.620 ns               ;
; 0.577 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.619 ns               ;
; 0.584 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.787 ns                 ; 38.203 ns               ;
; 0.585 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.787 ns                 ; 38.202 ns               ;
; 0.586 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.190 ns               ;
; 0.587 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.189 ns               ;
; 0.587 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.787 ns                 ; 38.200 ns               ;
; 0.589 ns                                ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.196 ns                 ; 37.607 ns               ;
; 0.590 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.186 ns               ;
; 0.590 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.787 ns                 ; 38.197 ns               ;
; 0.592 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.184 ns               ;
; 0.593 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.183 ns               ;
; 0.593 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.183 ns               ;
; 0.594 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.182 ns               ;
; 0.595 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.181 ns               ;
; 0.598 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.787 ns                 ; 38.189 ns               ;
; 0.620 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.156 ns               ;
; 0.622 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.154 ns               ;
; 0.622 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.154 ns               ;
; 0.630 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.146 ns               ;
; 0.631 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.145 ns               ;
; 0.631 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.772 ns                 ; 38.141 ns               ;
; 0.634 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.142 ns               ;
; 0.636 ns                                ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.776 ns                 ; 38.140 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.425 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.977 ns                ;
; 0.459 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.943 ns                ;
; 0.624 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.778 ns                ;
; 0.638 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.757 ns                ;
; 0.664 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.731 ns                ;
; 0.702 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.700 ns                ;
; 0.730 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.672 ns                ;
; 0.746 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.627 ns                ;
; 0.768 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 5.630 ns                ;
; 0.788 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.585 ns                ;
; 0.826 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.547 ns                ;
; 0.840 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.555 ns                ;
; 0.857 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.516 ns                ;
; 0.921 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.452 ns                ;
; 0.944 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 5.454 ns                ;
; 0.946 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.427 ns                ;
; 0.949 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.446 ns                ;
; 0.960 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.413 ns                ;
; 0.960 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.413 ns                ;
; 0.978 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.395 ns                ;
; 1.014 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 5.384 ns                ;
; 1.033 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.340 ns                ;
; 1.044 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.329 ns                ;
; 1.055 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.318 ns                ;
; 1.077 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 5.325 ns                ;
; 1.139 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 5.234 ns                ;
; 1.544 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 4.854 ns                ;
; 1.572 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 4.805 ns                ;
; 1.826 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 4.576 ns                ;
; 1.872 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 4.530 ns                ;
; 1.920 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 4.478 ns                ;
; 1.933 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 4.469 ns                ;
; 1.955 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 4.418 ns                ;
; 1.967 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 4.410 ns                ;
; 2.001 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.402 ns                  ; 4.401 ns                ;
; 2.104 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 4.269 ns                ;
; 2.113 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 4.285 ns                ;
; 2.164 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.373 ns                  ; 4.209 ns                ;
; 2.178 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 4.220 ns                ;
; 2.276 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 4.101 ns                ;
; 2.306 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 4.071 ns                ;
; 2.370 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 4.007 ns                ;
; 2.431 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 3.967 ns                ;
; 2.448 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 3.929 ns                ;
; 2.498 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 3.900 ns                ;
; 2.506 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 3.871 ns                ;
; 2.593 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 3.784 ns                ;
; 2.788 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 3.610 ns                ;
; 2.899 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 3.478 ns                ;
; 3.088 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 3.310 ns                ;
; 3.341 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.377 ns                  ; 3.036 ns                ;
; 3.751 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.398 ns                  ; 2.647 ns                ;
; 6.892 ns                                ; 321.75 MHz ( period = 3.108 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.894 ns                ;
; 6.959 ns                                ; 328.84 MHz ( period = 3.041 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.827 ns                ;
; 7.003 ns                                ; 333.67 MHz ( period = 2.997 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.782 ns                ;
; 7.016 ns                                ; 335.12 MHz ( period = 2.984 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.769 ns                ;
; 7.058 ns                                ; 339.90 MHz ( period = 2.942 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.728 ns                ;
; 7.128 ns                                ; 348.19 MHz ( period = 2.872 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.657 ns                ;
; 7.129 ns                                ; 348.31 MHz ( period = 2.871 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.657 ns                ;
; 7.161 ns                                ; 352.24 MHz ( period = 2.839 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.624 ns                ;
; 7.172 ns                                ; 353.61 MHz ( period = 2.828 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.613 ns                ;
; 7.188 ns                                ; 355.62 MHz ( period = 2.812 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.598 ns                ;
; 7.212 ns                                ; 358.68 MHz ( period = 2.788 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.574 ns                ;
; 7.229 ns                                ; 360.88 MHz ( period = 2.771 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.557 ns                ;
; 7.238 ns                                ; 362.06 MHz ( period = 2.762 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.548 ns                ;
; 7.262 ns                                ; 365.23 MHz ( period = 2.738 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.523 ns                ;
; 7.271 ns                                ; 366.43 MHz ( period = 2.729 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.514 ns                ;
; 7.288 ns                                ; 368.73 MHz ( period = 2.712 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.498 ns                ;
; 7.295 ns                                ; 369.69 MHz ( period = 2.705 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.491 ns                ;
; 7.301 ns                                ; 370.51 MHz ( period = 2.699 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.484 ns                ;
; 7.325 ns                                ; 373.83 MHz ( period = 2.675 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.460 ns                ;
; 7.330 ns                                ; 374.53 MHz ( period = 2.670 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.456 ns                ;
; 7.340 ns                                ; 375.94 MHz ( period = 2.660 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.445 ns                ;
; 7.387 ns                                ; 382.70 MHz ( period = 2.613 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.399 ns                ;
; 7.404 ns                                ; 385.21 MHz ( period = 2.596 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.381 ns                ;
; 7.422 ns                                ; 387.90 MHz ( period = 2.578 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.363 ns                ;
; 7.740 ns                                ; 442.48 MHz ( period = 2.260 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.046 ns                ;
; 7.776 ns                                ; 449.64 MHz ( period = 2.224 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.010 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.847 ns                                ; 464.47 MHz ( period = 2.153 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.939 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.885 ns                                ; 472.81 MHz ( period = 2.115 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.901 ns                ;
; 7.918 ns                                ; 480.31 MHz ( period = 2.082 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.868 ns                ;
; 7.921 ns                                ; 481.00 MHz ( period = 2.079 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.865 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.992 ns                                ; 498.01 MHz ( period = 2.008 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.794 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.130 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.656 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.290 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.496 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.343 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.443 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.361 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.425 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.414 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.372 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.432 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.354 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.470 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.316 ns                ;
; 8.470 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.316 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.485 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.301 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.503 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.283 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.663 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.529 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.673 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.677 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.709 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.709 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.711 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.727 ns                 ;
; 0.714 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.730 ns                 ;
; 0.716 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.732 ns                 ;
; 0.719 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.724 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.750 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.765 ns                 ;
; 0.783 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.799 ns                 ;
; 0.794 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.803 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.834 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.860 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.865 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.867 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.883 ns                 ;
; 0.872 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.873 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.889 ns                 ;
; 0.877 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.893 ns                 ;
; 0.890 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.928 ns                 ;
; 0.896 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.934 ns                 ;
; 0.897 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.935 ns                 ;
; 0.902 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.940 ns                 ;
; 0.906 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.922 ns                 ;
; 0.913 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.951 ns                 ;
; 0.913 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.951 ns                 ;
; 0.914 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.930 ns                 ;
; 0.917 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 0.989 ns                 ;
; 0.917 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.934 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.972 ns                 ;
; 0.941 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.957 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.954 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.970 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 0.986 ns                 ;
; 0.966 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.004 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 0.995 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.011 ns                 ;
; 0.995 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.011 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.019 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.018 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.034 ns                 ;
; 1.037 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.053 ns                 ;
; 1.042 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.058 ns                 ;
; 1.068 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.084 ns                 ;
; 1.069 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.085 ns                 ;
; 1.076 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.092 ns                 ;
; 1.077 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.093 ns                 ;
; 1.079 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.084 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.099 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.110 ns                 ;
; 1.096 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.112 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.100 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.122 ns                 ;
; 1.101 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.122 ns                 ;
; 1.102 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.124 ns                 ;
; 1.104 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.126 ns                 ;
; 1.110 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.132 ns                 ;
; 1.110 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.131 ns                 ;
; 1.111 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.133 ns                 ;
; 1.113 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.135 ns                 ;
; 1.114 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.136 ns                 ;
; 1.117 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.133 ns                 ;
; 1.122 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.139 ns                 ;
; 1.125 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.141 ns                 ;
; 1.134 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.155 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.152 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.152 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.152 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.152 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.152 ns                 ;
; 1.173 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.189 ns                 ;
; 1.181 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.197 ns                 ;
; 1.182 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.220 ns                 ;
; 1.184 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.222 ns                 ;
; 1.190 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 1.262 ns                 ;
; 1.190 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.228 ns                 ;
; 1.191 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.194 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.195 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.195 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.233 ns                 ;
; 1.198 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.237 ns                 ;
; 1.206 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.072 ns                   ; 1.278 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -3.601 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 0.681 ns                 ;
; -3.292 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 0.990 ns                 ;
; -3.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.002 ns                 ;
; -3.252 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 1.030 ns                 ;
; -3.185 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.053 ns                   ; 1.868 ns                 ;
; -3.164 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.053 ns                   ; 1.889 ns                 ;
; -3.003 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.283 ns                 ;
; -3.002 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.284 ns                 ;
; -2.997 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.289 ns                 ;
; -2.970 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.316 ns                 ;
; -2.968 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.318 ns                 ;
; -2.966 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.320 ns                 ;
; -2.904 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 1.378 ns                 ;
; -2.902 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.770 ns                   ; 1.868 ns                 ;
; -2.901 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.385 ns                 ;
; -2.881 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.770 ns                   ; 1.889 ns                 ;
; -2.866 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 1.416 ns                 ;
; -2.833 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.282 ns                   ; 1.449 ns                 ;
; -2.830 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.456 ns                 ;
; -2.759 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.527 ns                 ;
; -2.759 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.527 ns                 ;
; -2.688 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.598 ns                 ;
; -2.620 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.666 ns                 ;
; -2.619 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.667 ns                 ;
; -2.618 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.407 ns                 ;
; -2.618 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.407 ns                 ;
; -2.618 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.407 ns                 ;
; -2.618 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.407 ns                 ;
; -2.618 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.407 ns                 ;
; -2.617 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.669 ns                 ;
; -2.614 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.672 ns                 ;
; -2.583 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.703 ns                 ;
; -2.582 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.704 ns                 ;
; -2.578 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.708 ns                 ;
; -2.549 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.737 ns                 ;
; -2.548 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.738 ns                 ;
; -2.543 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.743 ns                 ;
; -2.528 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.287 ns                   ; 1.759 ns                 ;
; -2.512 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.774 ns                 ;
; -2.511 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.775 ns                 ;
; -2.507 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.779 ns                 ;
; -2.478 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.808 ns                 ;
; -2.472 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.814 ns                 ;
; -2.470 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.555 ns                 ;
; -2.468 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.557 ns                 ;
; -2.463 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.562 ns                 ;
; -2.441 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.845 ns                 ;
; -2.440 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.846 ns                 ;
; -2.436 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.850 ns                 ;
; -2.407 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.879 ns                 ;
; -2.376 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.910 ns                 ;
; -2.370 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.916 ns                 ;
; -2.369 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.917 ns                 ;
; -2.299 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.286 ns                   ; 1.987 ns                 ;
; -2.193 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.832 ns                 ;
; -2.156 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.869 ns                 ;
; -2.153 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.872 ns                 ;
; -2.064 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 0.961 ns                 ;
; -1.986 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 1.039 ns                 ;
; -1.856 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.509 ns                   ; 1.653 ns                 ;
; -1.806 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; SLCD:inst55|data_in[13]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 1.571 ns                 ;
; -1.789 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 1.236 ns                 ;
; -1.788 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.390 ns                   ; 1.602 ns                 ;
; -1.750 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.025 ns                   ; 1.275 ns                 ;
; -1.719 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.509 ns                   ; 1.790 ns                 ;
; -1.665 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.836 ns                   ; 2.171 ns                 ;
; -1.617 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[5]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.836 ns                   ; 2.219 ns                 ;
; -1.603 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; LEDS:inst58|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 1.803 ns                 ;
; -1.564 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; SLCD:inst55|data_in[8]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 1.813 ns                 ;
; -1.519 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; LEDS:inst59|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 1.858 ns                 ;
; -1.468 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.836 ns                   ; 2.368 ns                 ;
; -1.442 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.511 ns                   ; 2.069 ns                 ;
; -1.271 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.933 ns                   ; 2.662 ns                 ;
; -1.216 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.390 ns                   ; 2.174 ns                 ;
; -1.214 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.419 ns                   ; 3.205 ns                 ;
; -1.164 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.336 ns                   ; 2.172 ns                 ;
; -1.077 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[11]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 2.114 ns                 ;
; -1.053 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.390 ns                   ; 2.337 ns                 ;
; -1.034 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; SLCD:inst55|data_in[12]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.331 ns                   ; 2.297 ns                 ;
; -1.032 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.336 ns                   ; 2.304 ns                 ;
; -1.030 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; LEDS:inst58|BLED[13]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 2.266 ns                 ;
; -1.025 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.390 ns                   ; 2.365 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 3.995 ns                 ;
; -1.015 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[4]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.836 ns                   ; 2.821 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -1.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.015 ns                   ; 4.007 ns                 ;
; -0.977 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; LEDS:inst58|BLED[14]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.411 ns                   ; 2.434 ns                 ;
; -0.946 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; SLCD:inst55|data_in[14]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 2.431 ns                 ;
; -0.917 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[13]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 2.274 ns                 ;
; -0.844 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 2.562 ns                 ;
; -0.824 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; LEDS:inst58|BLED[10]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 2.582 ns                 ;
; -0.824 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.407 ns                   ; 2.583 ns                 ;
; -0.765 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.973 ns                   ; 3.208 ns                 ;
; -0.763 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.411 ns                   ; 3.648 ns                 ;
; -0.728 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[8]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 2.463 ns                 ;
; -0.727 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.591 ns                   ; 2.864 ns                 ;
; -0.714 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.963 ns                   ; 3.249 ns                 ;
; -0.700 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 2.677 ns                 ;
; -0.684 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; LEDS:inst58|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.962 ns                   ; 3.278 ns                 ;
; -0.619 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.960 ns                   ; 3.341 ns                 ;
; -0.592 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.511 ns                   ; 2.919 ns                 ;
; -0.580 ns                               ; DIG_IN:inst5|B_DI[11]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.973 ns                   ; 3.393 ns                 ;
; -0.578 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 3.489 ns                 ;
; -0.569 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.511 ns                   ; 2.942 ns                 ;
; -0.559 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.147 ns                   ; 3.588 ns                 ;
; -0.548 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.828 ns                   ; 3.280 ns                 ;
; -0.531 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.571 ns                   ; 3.040 ns                 ;
; -0.525 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.828 ns                   ; 3.303 ns                 ;
; -0.523 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.162 ns                   ; 3.639 ns                 ;
; -0.512 ns                               ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.092 ns                   ; 3.580 ns                 ;
; -0.481 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.828 ns                   ; 3.347 ns                 ;
; -0.467 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.960 ns                   ; 3.493 ns                 ;
; -0.446 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[14]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 2.745 ns                 ;
; -0.435 ns                               ; DIG_IN:inst5|B_DI[0]                                                                                                                                    ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.960 ns                   ; 3.525 ns                 ;
; -0.435 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.336 ns                   ; 2.901 ns                 ;
; -0.411 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.511 ns                   ; 3.100 ns                 ;
; -0.400 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.511 ns                   ; 3.111 ns                 ;
; -0.385 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.747 ns                   ; 3.362 ns                 ;
; -0.381 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 2.996 ns                 ;
; -0.374 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 2.817 ns                 ;
; -0.358 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; SLCD:inst55|data_in[10]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 3.019 ns                 ;
; -0.356 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 3.050 ns                 ;
; -0.337 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 3.040 ns                 ;
; -0.306 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.509 ns                   ; 3.203 ns                 ;
; -0.299 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.591 ns                   ; 3.292 ns                 ;
; -0.280 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.990 ns                   ; 3.710 ns                 ;
; -0.279 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; SLCD:inst55|data_in[9]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.331 ns                   ; 3.052 ns                 ;
; -0.272 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.828 ns                   ; 3.556 ns                 ;
; -0.256 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.265 ns                   ; 4.009 ns                 ;
; -0.249 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.960 ns                   ; 3.711 ns                 ;
; -0.237 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; SLCD:inst55|data_in[0]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.887 ns                   ; 3.650 ns                 ;
; -0.235 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.989 ns                   ; 3.754 ns                 ;
; -0.229 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 3.148 ns                 ;
; -0.225 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.154 ns                   ; 3.929 ns                 ;
; -0.199 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 3.178 ns                 ;
; -0.191 ns                               ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.423 ns                   ; 4.232 ns                 ;
; -0.190 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.377 ns                   ; 3.187 ns                 ;
; -0.175 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; SONAR:inst54|ALARM_DIST[8]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 2.915 ns                 ;
; -0.158 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; SONAR:inst54|ALARM_DIST[13]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 2.932 ns                 ;
; -0.150 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.174 ns                   ; 4.024 ns                 ;
; -0.141 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.094 ns                   ; 3.953 ns                 ;
; -0.140 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[0]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 3.729 ns                 ;
; -0.139 ns                               ; DIG_IN:inst6|B_DI[0]                                                                                                                                    ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.972 ns                   ; 3.833 ns                 ;
; -0.129 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.835 ns                   ; 3.706 ns                 ;
; -0.126 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; LEDS:inst59|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.413 ns                   ; 3.287 ns                 ;
; -0.111 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.313 ns                   ; 3.202 ns                 ;
; -0.101 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; SLCD:inst55|data_in[11]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.331 ns                   ; 3.230 ns                 ;
; -0.088 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 3.318 ns                 ;
; -0.078 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.174 ns                   ; 4.096 ns                 ;
; -0.074 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.716 ns                   ; 3.642 ns                 ;
; -0.064 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; LEDS:inst58|BLED[11]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 3.232 ns                 ;
; -0.047 ns                               ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.972 ns                   ; 3.925 ns                 ;
; -0.044 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; SONAR:inst54|ALARM_DIST[12]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 3.046 ns                 ;
; -0.033 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; SONAR:inst54|ALARM_DIST[14]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 3.057 ns                 ;
; -0.010 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.571 ns                   ; 3.561 ns                 ;
; -0.005 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.330 ns                   ; 3.325 ns                 ;
; -0.004 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.411 ns                   ; 4.407 ns                 ;
; 0.003 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 3.409 ns                 ;
; 0.013 ns                                ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.154 ns                   ; 4.167 ns                 ;
; 0.013 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.571 ns                   ; 3.584 ns                 ;
; 0.020 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.686 ns                   ; 4.706 ns                 ;
; 0.021 ns                                ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.002 ns                   ; 4.023 ns                 ;
; 0.031 ns                                ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.990 ns                   ; 4.021 ns                 ;
; 0.037 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.429 ns                   ; 4.466 ns                 ;
; 0.042 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.509 ns                   ; 3.551 ns                 ;
; 0.068 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; SONAR:inst54|ALARM_DIST[5]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 3.158 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.553 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.554 ns                 ;
; 0.073 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.406 ns                   ; 3.479 ns                 ;
; 0.077 ns                                ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.774 ns                   ; 3.851 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.482 ns                   ; 4.567 ns                 ;
; 0.095 ns                                ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.989 ns                   ; 4.084 ns                 ;
; 0.095 ns                                ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; LEDS:inst59|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.996 ns                   ; 4.091 ns                 ;
; 0.098 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.191 ns                   ; 3.289 ns                 ;
; 0.105 ns                                ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.972 ns                   ; 4.077 ns                 ;
; 0.108 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; SONAR:inst54|ALARM_DIST[11]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.090 ns                   ; 3.198 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.860 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.586 ns                   ; 0.726 ns                 ;
; -1.632 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.588 ns                   ; 0.956 ns                 ;
; -0.281 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.954 ns                   ; 0.673 ns                 ;
; -0.245 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.923 ns                   ; 0.678 ns                 ;
; -0.222 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 0.871 ns                 ;
; -0.220 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 0.873 ns                 ;
; -0.177 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 0.888 ns                 ;
; -0.165 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 0.900 ns                 ;
; -0.159 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 0.906 ns                 ;
; -0.152 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 0.913 ns                 ;
; -0.100 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.003 ns                 ;
; 0.009 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.102 ns                 ;
; 0.020 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.113 ns                 ;
; 0.021 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.114 ns                 ;
; 0.028 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.121 ns                 ;
; 0.033 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.126 ns                 ;
; 0.044 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.147 ns                 ;
; 0.049 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.152 ns                 ;
; 0.055 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.158 ns                 ;
; 0.065 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.168 ns                 ;
; 0.066 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 1.131 ns                 ;
; 0.068 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.171 ns                 ;
; 0.069 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 1.134 ns                 ;
; 0.074 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 1.139 ns                 ;
; 0.079 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.102 ns                   ; 1.181 ns                 ;
; 0.080 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.102 ns                   ; 1.182 ns                 ;
; 0.082 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.065 ns                   ; 1.147 ns                 ;
; 0.152 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.071 ns                   ; 1.223 ns                 ;
; 0.155 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.071 ns                   ; 1.226 ns                 ;
; 0.165 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.871 ns                   ; 1.036 ns                 ;
; 0.223 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.102 ns                   ; 1.325 ns                 ;
; 0.260 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.498 ns                 ;
; 0.274 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.377 ns                 ;
; 0.278 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.103 ns                   ; 1.381 ns                 ;
; 0.304 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.095 ns                   ; 1.399 ns                 ;
; 0.336 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.070 ns                   ; 1.406 ns                 ;
; 0.376 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.860 ns                   ; 1.236 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CTIMER:inst21|INT                                                                                                               ; CTIMER:inst21|INT                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.397 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.860 ns                   ; 1.257 ns                 ;
; 0.404 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.503 ns                 ;
; 0.404 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.503 ns                 ;
; 0.411 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.860 ns                   ; 1.271 ns                 ;
; 0.434 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[17]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.861 ns                   ; 1.295 ns                 ;
; 0.451 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[29] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.144 ns                 ;
; 0.451 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[30] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.144 ns                 ;
; 0.452 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[28] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.145 ns                 ;
; 0.452 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.145 ns                 ;
; 0.453 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.146 ns                 ;
; 0.453 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[25] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.146 ns                 ;
; 0.454 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.693 ns                   ; 3.147 ns                 ;
; 0.454 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.860 ns                   ; 1.314 ns                 ;
; 0.467 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.163 ns                 ;
; 0.469 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.165 ns                 ;
; 0.469 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.165 ns                 ;
; 0.469 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.165 ns                 ;
; 0.470 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.166 ns                 ;
; 0.470 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.166 ns                 ;
; 0.471 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.167 ns                 ;
; 0.472 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.696 ns                   ; 3.168 ns                 ;
; 0.480 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.102 ns                   ; 1.582 ns                 ;
; 0.480 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.095 ns                   ; 1.575 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32Hz                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100Hz                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.486 ns                   ; 1.008 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.527 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.765 ns                 ;
; 0.529 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.486 ns                   ; 1.021 ns                 ;
; 0.535 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.545 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[1]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[1]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.550 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.560 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|state.SWRITE_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.562 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.563 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.569 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.572 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[7]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.871 ns                   ; 1.443 ns                 ;
; 0.628 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.102 ns                   ; 1.730 ns                 ;
; 0.653 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.486 ns                   ; 1.139 ns                 ;
; 0.655 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.657 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.486 ns                   ; 1.143 ns                 ;
; 0.658 ns                                ; SLCD:inst55|state.INIT                                                                                                          ; SLCD:inst55|state.INIT_CLOCK                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|CMD_VEL[14]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[14]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|CMD_VEL[11]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[11]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                                                                                              ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst51|CMD_VEL[10]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[10]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                                                                                              ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                                                                                              ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst51|CMD_VEL[8]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[8]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst51|CMD_VEL[31]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[31]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst51|CMD_VEL[30]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[30]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                                                                                              ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.521 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.527 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 1.116 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.131 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.285 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.300 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.300 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.356 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.409 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.427 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.443 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.480 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.519 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.535 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.552 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.578 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.594 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.631 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.647 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.640 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.656 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.687 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.702 ns                 ;
; 1.693 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.721 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.714 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.778 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.794 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.865 ns                 ;
; 1.852 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.868 ns                 ;
; 1.885 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.901 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.906 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.922 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.923 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.939 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.994 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.010 ns                 ;
; 2.027 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.042 ns                 ;
; 2.030 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.046 ns                 ;
; 2.048 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.063 ns                 ;
; 2.113 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.128 ns                 ;
; 2.138 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.153 ns                 ;
; 2.177 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.192 ns                 ;
; 2.186 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.202 ns                 ;
; 2.249 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.264 ns                 ;
; 2.266 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.281 ns                 ;
; 2.299 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.315 ns                 ;
; 2.317 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.333 ns                 ;
; 2.319 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.335 ns                 ;
; 2.384 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.400 ns                 ;
; 2.391 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.407 ns                 ;
; 5.671 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 2.299 ns                 ;
; 5.908 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.397 ns                  ; 2.511 ns                 ;
; 5.933 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 2.540 ns                 ;
; 6.227 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.397 ns                  ; 2.830 ns                 ;
; 6.255 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.368 ns                  ; 2.887 ns                 ;
; 6.290 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 2.918 ns                 ;
; 6.324 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.397 ns                  ; 2.927 ns                 ;
; 6.327 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 2.934 ns                 ;
; 6.334 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 2.962 ns                 ;
; 6.348 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.368 ns                  ; 2.980 ns                 ;
; 6.357 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 2.964 ns                 ;
; 6.365 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 2.993 ns                 ;
; 6.374 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 2.981 ns                 ;
; 6.395 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 3.023 ns                 ;
; 6.520 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 3.127 ns                 ;
; 6.521 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.368 ns                  ; 3.153 ns                 ;
; 6.558 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 3.186 ns                 ;
; 6.559 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.372 ns                  ; 3.187 ns                 ;
; 6.570 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 3.177 ns                 ;
; 6.583 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.393 ns                  ; 3.190 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; N/A                                     ; None                                                ; 8.346 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.346 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.346 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.346 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.113 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.113 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.113 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.113 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.113 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.061 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.061 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.061 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.061 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.051 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.051 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.018 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.018 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.018 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.013 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.013 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.013 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.749 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.744 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_INT                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.741 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.741 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.741 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.741 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.671 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.643 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.643 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.643 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.585 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.585 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.585 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.585 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.544 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.544 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.475 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.475 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.475 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.306 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.306 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.306 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.306 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.306 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.280 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.280 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.280 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.280 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.273 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.273 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.273 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.273 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.244 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.244 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.199 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.182 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.081 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.074 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.068 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.068 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.068 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.068 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.068 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.039 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.039 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.039 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.910 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.905 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.905 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.905 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.875 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.849 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.849 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.810 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.736 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.736 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.736 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.736 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.685 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.685 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.685 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.685 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.670 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.503 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.491 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.491 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.448 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.448 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.408 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.408 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.408 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.408 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.329 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.255 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.216 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.216 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.216 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.216 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.202 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.202 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.202 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.202 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.163 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.150 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.150 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.150 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.150 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 14.020 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.594 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.583 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.579 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.569 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.544 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.494 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.486 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.469 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.457 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.430 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.428 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.382 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.374 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.362 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.357 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.335 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.327 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.325 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.322 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.308 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.265 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.224 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.212 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.209 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.154 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.150 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.122 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.113 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.106 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.098 ns  ; LEDS:inst58|BLED[5]                            ; LEDR[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.097 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.061 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.040 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.036 ns  ; LEDS:inst58|BLED[7]                            ; LEDR[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.033 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.022 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.016 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.016 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.003 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.000 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.961 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.955 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.926 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.925 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.924 ns  ; LEDS:inst58|BLED[6]                            ; LEDR[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.920 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.914 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.899 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.884 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.883 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.879 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.867 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.866 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.861 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.823 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.820 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.808 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.799 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.797 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.792 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.786 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.776 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.774 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.770 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.766 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.762 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.754 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.753 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.741 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.737 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.737 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.733 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.719 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.698 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.695 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.694 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.689 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.688 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.672 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.663 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.658 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.656 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.651 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.646 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.645 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.641 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.636 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.622 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.617 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.611 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.606 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.596 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.581 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.579 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.563 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.561 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.557 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.554 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.551 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.542 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.539 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.538 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.537 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.532 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.530 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.528 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.528 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.526 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.522 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.515 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.512 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.508 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.507 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.507 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.505 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.505 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.502 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.493 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.483 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.480 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.480 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.478 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.472 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.472 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.469 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.468 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.465 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.455 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.441 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.440 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.427 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.424 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.419 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.415 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.387 ns  ; LEDS:inst59|BLED[3]                            ; LEDG[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.374 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.365 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.359 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.352 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.351 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.344 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.342 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.336 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.329 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.325 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.317 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.317 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.316 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.310 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.308 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.306 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.293 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.290 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.286 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.274 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.274 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.271 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.262 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.262 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.248 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.247 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.245 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.220 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.213 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.209 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.200 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.174 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.168 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.162 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.160 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.156 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.145 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.135 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.124 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.111 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.105 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.097 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.094 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.087 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.085 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.061 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.050 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.044 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.037 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.036 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.035 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.022 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.021 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.015 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.007 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.005 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.958 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.956 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.946 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.931 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.916 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.664 ns       ; ALIVE    ; LEDG[8] ;
; N/A   ; None              ; 11.647 ns       ; PWR_FAIL ; LEDG[8] ;
+-------+-------------------+-----------------+----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.998 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.800 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.739 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.691 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.633 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.598 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.519 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.494 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.436 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.398 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.395 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.305 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.029 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.752 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.761 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.980 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.999 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.000 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.010 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.048 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.074 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.080 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.122 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.124 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.133 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.165 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.254 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.286 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.314 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.391 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.392 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.392 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.395 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.402 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.407 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.407 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.408 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.434 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.503 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.795 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.985 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.281 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.307 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.413 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.415 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.415 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.417 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.417 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.419 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.457 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.536 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.538 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.539 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.540 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.540 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.540 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.542 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.543 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.543 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.544 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.544 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.549 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.553 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.553 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.554 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.576 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.576 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.576 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.577 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.578 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.580 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.581 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.592 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.592 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.629 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.631 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.633 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.712 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.718 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.723 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.726 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.734 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.737 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.740 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.740 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.740 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.741 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.741 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.741 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.781 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.841 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.979 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.047 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.121 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.125 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.126 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.180 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.185 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.187 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.193 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.207 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.239 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.286 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.292 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.301 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.316 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.333 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.365 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.399 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.403 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.436 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.694 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.708 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.711 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.867 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.939 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.184 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.187 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.228 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.230 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.443 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.443 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.443 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.443 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.469 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.595 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.622 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.637 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.677 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.678 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.678 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.730 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.734 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.737 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.737 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.737 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.768 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][14]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.898 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.911 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.914 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.914 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.914 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.914 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.920 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.933 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.936 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.936 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 26 14:42:48 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 89 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_int" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~2" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected gated clock "inst25~0" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder2~0" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder3~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|inst80~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUTA3" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_INA" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~3" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~4" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder3~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|WideNor1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~5" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.609 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|baud_counter[1]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data"
    Info: Fmax is 232.99 MHz (period= 4.292 ns)
    Info: + Largest register to register requirement is 67.686 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X27_Y24_N13; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.092 ns ( 79.57 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 6; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[1]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 6; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[1]'
        Info: 2: + IC(0.353 ns) + CELL(0.410 ns) = 0.763 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 6; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|baud_tick~2'
        Info: 3: + IC(1.387 ns) + CELL(0.275 ns) = 2.425 ns; Loc. = LCCOMB_X27_Y23_N28; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|baud_tick~3'
        Info: 4: + IC(0.760 ns) + CELL(0.393 ns) = 3.578 ns; Loc. = LCCOMB_X27_Y24_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector12~1'
        Info: 5: + IC(0.265 ns) + CELL(0.150 ns) = 3.993 ns; Loc. = LCCOMB_X27_Y24_N12; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector12~2'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.077 ns; Loc. = LCFF_X27_Y24_N13; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data'
        Info: Total cell delay = 1.312 ns ( 32.18 % )
        Info: Total interconnect delay = 2.765 ns ( 67.82 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 9.798 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[0]" and destination register "SCOMP:inst8|AC[0][0]"
    Info: + Largest register to register requirement is 17.207 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.579 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 0.301 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 0.301 ns; Loc. = LCFF_X21_Y20_N29; Fanout = 53; REG Node = 'SCOMP:inst8|AC[0][0]'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.880 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 0.554 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.767 ns) + CELL(0.000 ns) = 1.321 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 2.880 ns; Loc. = LCFF_X37_Y15_N21; Fanout = 4; REG Node = 'TIMER:inst20|COUNT[0]'
                Info: Total cell delay = 1.324 ns ( 25.28 % )
                Info: Total interconnect delay = 3.914 ns ( 74.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N21; Fanout = 4; REG Node = 'TIMER:inst20|COUNT[0]'
        Info: 2: + IC(1.048 ns) + CELL(0.150 ns) = 1.198 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~2'
        Info: 3: + IC(0.700 ns) + CELL(0.413 ns) = 2.311 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~4'
        Info: 4: + IC(0.438 ns) + CELL(0.275 ns) = 3.024 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 18; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~15'
        Info: 5: + IC(1.809 ns) + CELL(0.420 ns) = 5.253 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector108~24'
        Info: 6: + IC(0.456 ns) + CELL(0.420 ns) = 6.129 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector108~25'
        Info: 7: + IC(1.047 ns) + CELL(0.149 ns) = 7.325 ns; Loc. = LCCOMB_X21_Y20_N28; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector108~27'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.409 ns; Loc. = LCFF_X21_Y20_N29; Fanout = 53; REG Node = 'SCOMP:inst8|AC[0][0]'
        Info: Total cell delay = 1.911 ns ( 25.79 % )
        Info: Total interconnect delay = 5.498 ns ( 74.21 % )
Info: Slack time is 173 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst51|IO_DATA_INT[3]" and destination register "VEL_CONTROL:inst51|MOTOR_CMD[8]"
    Info: + Largest register to register requirement is 38.196 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.590 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 3.685 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 0.545 ns; Loc. = LCFF_X42_Y21_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.599 ns) + CELL(0.000 ns) = 2.144 ns; Loc. = CLKCTRL_G6; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 3.685 ns; Loc. = LCFF_X47_Y23_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[8]'
                Info: Total cell delay = 1.324 ns ( 21.91 % )
                Info: Total interconnect delay = 4.719 ns ( 78.09 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 5.275 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 136; REG Node = 'SCOMP:inst8|IR[5]'
                Info: 4: + IC(0.787 ns) + CELL(0.398 ns) = 1.741 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 3; COMB Node = 'SCOMP:inst8|Decoder2~0'
                Info: 5: + IC(0.283 ns) + CELL(0.406 ns) = 2.430 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 6; COMB Node = 'OPTICAL_ENCODER:inst27|inst80~0'
                Info: 6: + IC(0.422 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X30_Y17_N14; Fanout = 12; COMB Node = 'VEL_CONTROL:inst51|LATCH'
                Info: 7: + IC(1.611 ns) + CELL(0.537 ns) = 5.275 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[3]'
                Info: Total cell delay = 2.403 ns ( 31.48 % )
                Info: Total interconnect delay = 5.230 ns ( 68.52 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 38.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[3]'
        Info: 2: + IC(0.508 ns) + CELL(0.414 ns) = 0.922 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~7'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.993 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~9'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.064 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~11'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.223 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~13'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.294 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~15'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.365 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~17'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.436 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~19'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.507 ns; Loc. = LCCOMB_X34_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~21'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.578 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~23'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.649 ns; Loc. = LCCOMB_X34_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~25'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.720 ns; Loc. = LCCOMB_X34_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~27'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.866 ns; Loc. = LCCOMB_X34_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~29'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.937 ns; Loc. = LCCOMB_X34_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~31'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.008 ns; Loc. = LCCOMB_X34_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~33'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.079 ns; Loc. = LCCOMB_X34_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~35'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.150 ns; Loc. = LCCOMB_X34_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~37'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.221 ns; Loc. = LCCOMB_X34_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~39'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.292 ns; Loc. = LCCOMB_X34_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~41'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.363 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~43'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.522 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~45'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.593 ns; Loc. = LCCOMB_X34_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~47'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.664 ns; Loc. = LCCOMB_X34_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~49'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.735 ns; Loc. = LCCOMB_X34_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~51'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.806 ns; Loc. = LCCOMB_X34_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~53'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.216 ns; Loc. = LCCOMB_X34_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add1~54'
        Info: 27: + IC(0.675 ns) + CELL(0.420 ns) = 4.311 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|LessThan0~1'
        Info: 28: + IC(0.256 ns) + CELL(0.150 ns) = 4.717 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 49; COMB Node = 'VEL_CONTROL:inst51|LessThan0~9'
        Info: 29: + IC(0.760 ns) + CELL(0.393 ns) = 5.870 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~4'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.941 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~6'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.012 ns; Loc. = LCCOMB_X34_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~8'
        Info: 32: + IC(0.000 ns) + CELL(0.159 ns) = 6.171 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~10'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.242 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~12'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.313 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~14'
        Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 6.723 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~15'
        Info: 36: + IC(0.456 ns) + CELL(0.437 ns) = 7.616 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51|CMD_VEL[13]~11'
        Info: 37: + IC(1.008 ns) + CELL(0.393 ns) = 9.017 ns; Loc. = LCCOMB_X35_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~27'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.088 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~29'
        Info: 39: + IC(0.000 ns) + CELL(0.146 ns) = 9.234 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~31'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.305 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~33'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.376 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~35'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.447 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~37'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.518 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 9.928 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add4~40'
        Info: 45: + IC(0.476 ns) + CELL(0.438 ns) = 10.842 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan2~7'
        Info: 46: + IC(0.264 ns) + CELL(0.438 ns) = 11.544 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan2~8'
        Info: 47: + IC(0.252 ns) + CELL(0.242 ns) = 12.038 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|LessThan2~9'
        Info: 48: + IC(0.301 ns) + CELL(0.393 ns) = 12.732 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 32; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~12'
        Info: 49: + IC(0.759 ns) + CELL(0.414 ns) = 13.905 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~1'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 13.976 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~3'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 14.047 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~5'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 14.118 ns; Loc. = LCCOMB_X37_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~7'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 14.189 ns; Loc. = LCCOMB_X37_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~9'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 14.260 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~11'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 14.331 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~13'
        Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 14.490 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~15'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 14.561 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~17'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 14.632 ns; Loc. = LCCOMB_X37_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~19'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 14.703 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~21'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 14.774 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~23'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 14.845 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~25'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 14.916 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~27'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 14.987 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~29'
        Info: 64: + IC(0.000 ns) + CELL(0.146 ns) = 15.133 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~31'
        Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 15.204 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~33'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 15.275 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~35'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 15.346 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~37'
        Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 15.417 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~39'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 15.488 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~41'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 15.559 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~43'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 15.630 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~45'
        Info: 72: + IC(0.000 ns) + CELL(0.159 ns) = 15.789 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~47'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 15.860 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~49'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 15.931 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~51'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 16.002 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~53'
        Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 16.073 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~55'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 16.144 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~57'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 16.215 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add7~59'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 16.286 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add7~61'
        Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 16.696 ns; Loc. = LCCOMB_X37_Y21_N30; Fanout = 5; COMB Node = 'VEL_CONTROL:inst51|Add7~62'
        Info: 81: + IC(0.752 ns) + CELL(0.393 ns) = 17.841 ns; Loc. = LCCOMB_X38_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~1'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 17.912 ns; Loc. = LCCOMB_X38_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~3'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 17.983 ns; Loc. = LCCOMB_X38_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 18.054 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 18.125 ns; Loc. = LCCOMB_X38_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 18.196 ns; Loc. = LCCOMB_X38_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 18.267 ns; Loc. = LCCOMB_X38_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 88: + IC(0.000 ns) + CELL(0.146 ns) = 18.413 ns; Loc. = LCCOMB_X38_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 18.484 ns; Loc. = LCCOMB_X38_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 18.555 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 18.626 ns; Loc. = LCCOMB_X38_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 18.697 ns; Loc. = LCCOMB_X38_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 18.768 ns; Loc. = LCCOMB_X38_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 18.839 ns; Loc. = LCCOMB_X38_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 18.910 ns; Loc. = LCCOMB_X38_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 96: + IC(0.000 ns) + CELL(0.159 ns) = 19.069 ns; Loc. = LCCOMB_X38_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 19.140 ns; Loc. = LCCOMB_X38_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 19.211 ns; Loc. = LCCOMB_X38_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 19.282 ns; Loc. = LCCOMB_X38_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 19.353 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 19.424 ns; Loc. = LCCOMB_X38_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 19.495 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 19.566 ns; Loc. = LCCOMB_X38_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 104: + IC(0.000 ns) + CELL(0.410 ns) = 19.976 ns; Loc. = LCCOMB_X38_Y21_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add6~46'
        Info: 105: + IC(0.686 ns) + CELL(0.150 ns) = 20.812 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR[22]~9'
        Info: 106: + IC(0.725 ns) + CELL(2.663 ns) = 24.200 ns; Loc. = DSPMULT_X39_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 107: + IC(0.000 ns) + CELL(0.224 ns) = 24.424 ns; Loc. = DSPOUT_X39_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 108: + IC(0.415 ns) + CELL(0.504 ns) = 25.343 ns; Loc. = LCCOMB_X40_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~1'
        Info: 109: + IC(0.000 ns) + CELL(0.410 ns) = 25.753 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~2'
        Info: 110: + IC(0.444 ns) + CELL(0.485 ns) = 26.682 ns; Loc. = LCCOMB_X41_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~15'
        Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 26.753 ns; Loc. = LCCOMB_X41_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~17'
        Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 26.824 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~19'
        Info: 113: + IC(0.000 ns) + CELL(0.410 ns) = 27.234 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~20'
        Info: 114: + IC(1.017 ns) + CELL(0.438 ns) = 28.689 ns; Loc. = LCCOMB_X41_Y23_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~3'
        Info: 115: + IC(0.275 ns) + CELL(0.149 ns) = 29.113 ns; Loc. = LCCOMB_X41_Y23_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~6'
        Info: 116: + IC(0.240 ns) + CELL(0.149 ns) = 29.502 ns; Loc. = LCCOMB_X41_Y23_N2; Fanout = 28; COMB Node = 'VEL_CONTROL:inst51|LessThan4~12'
        Info: 117: + IC(0.323 ns) + CELL(0.150 ns) = 29.975 ns; Loc. = LCCOMB_X41_Y23_N24; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|I_WARN_INT~0'
        Info: 118: + IC(0.272 ns) + CELL(0.275 ns) = 30.522 ns; Loc. = LCCOMB_X41_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|INT_CTRL~20'
        Info: 119: + IC(0.651 ns) + CELL(0.485 ns) = 31.658 ns; Loc. = LCCOMB_X45_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~13'
        Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 31.729 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~15'
        Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 31.800 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~17'
        Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 31.871 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~19'
        Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 31.942 ns; Loc. = LCCOMB_X45_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~21'
        Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 32.013 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~23'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 32.084 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~25'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 32.155 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~27'
        Info: 127: + IC(0.000 ns) + CELL(0.146 ns) = 32.301 ns; Loc. = LCCOMB_X45_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~29'
        Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 32.372 ns; Loc. = LCCOMB_X45_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~31'
        Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 32.782 ns; Loc. = LCCOMB_X45_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~32'
        Info: 130: + IC(0.455 ns) + CELL(0.414 ns) = 33.651 ns; Loc. = LCCOMB_X46_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~31'
        Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 33.722 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~33'
        Info: 132: + IC(0.000 ns) + CELL(0.410 ns) = 34.132 ns; Loc. = LCCOMB_X46_Y22_N6; Fanout = 4; COMB Node = 'VEL_CONTROL:inst51|Add12~34'
        Info: 133: + IC(0.683 ns) + CELL(0.271 ns) = 35.086 ns; Loc. = LCCOMB_X47_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan8~8'
        Info: 134: + IC(0.253 ns) + CELL(0.420 ns) = 35.759 ns; Loc. = LCCOMB_X47_Y22_N10; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|LessThan8~9'
        Info: 135: + IC(0.274 ns) + CELL(0.438 ns) = 36.471 ns; Loc. = LCCOMB_X47_Y22_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan8~14'
        Info: 136: + IC(0.258 ns) + CELL(0.275 ns) = 37.004 ns; Loc. = LCCOMB_X47_Y22_N12; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[18]~27'
        Info: 137: + IC(0.785 ns) + CELL(0.150 ns) = 37.939 ns; Loc. = LCCOMB_X47_Y23_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[8]~16'
        Info: 138: + IC(0.000 ns) + CELL(0.084 ns) = 38.023 ns; Loc. = LCFF_X47_Y23_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[8]'
        Info: Total cell delay = 23.800 ns ( 62.59 % )
        Info: Total interconnect delay = 14.223 ns ( 37.41 % )
Info: Slack time is 425 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[4]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.402 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.384 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.301 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 0.301 ns; Loc. = LCFF_X48_Y20_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.685 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 0.545 ns; Loc. = LCFF_X42_Y21_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.599 ns) + CELL(0.000 ns) = 2.144 ns; Loc. = CLKCTRL_G6; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 3.685 ns; Loc. = LCFF_X47_Y23_N11; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[4]'
                Info: Total cell delay = 1.324 ns ( 21.91 % )
                Info: Total interconnect delay = 4.719 ns ( 78.09 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y23_N11; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[4]'
        Info: 2: + IC(0.319 ns) + CELL(0.438 ns) = 0.757 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~0'
        Info: 3: + IC(0.750 ns) + CELL(0.420 ns) = 1.927 ns; Loc. = LCCOMB_X47_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.246 ns) + CELL(0.393 ns) = 2.566 ns; Loc. = LCCOMB_X47_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.637 ns; Loc. = LCCOMB_X47_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.708 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.779 ns; Loc. = LCCOMB_X47_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~7'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.850 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.921 ns; Loc. = LCCOMB_X47_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~11'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 3.080 ns; Loc. = LCCOMB_X47_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.151 ns; Loc. = LCCOMB_X47_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.222 ns; Loc. = LCCOMB_X47_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~17'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.632 ns; Loc. = LCCOMB_X47_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~18'
        Info: 14: + IC(0.660 ns) + CELL(0.275 ns) = 4.567 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1'
        Info: 15: + IC(0.658 ns) + CELL(0.275 ns) = 5.500 ns; Loc. = LCCOMB_X48_Y20_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 5.893 ns; Loc. = LCCOMB_X48_Y20_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 5.977 ns; Loc. = LCFF_X48_Y20_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.101 ns ( 51.88 % )
        Info: Total interconnect delay = 2.876 ns ( 48.12 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]" and destination memory "DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.232 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 2: + IC(2.090 ns) + CELL(0.142 ns) = 2.232 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7'
            Info: Total cell delay = 0.142 ns ( 6.36 % )
            Info: Total interconnect delay = 2.090 ns ( 93.64 % )
        Info: - Smallest clock skew is 0.913 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.313 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.792 ns) + CELL(0.661 ns) = 3.313 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7'
                Info: Total cell delay = 1.521 ns ( 45.91 % )
                Info: Total interconnect delay = 1.792 ns ( 54.09 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.400 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.003 ns) + CELL(0.537 ns) = 2.400 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]'
                Info: Total cell delay = 1.397 ns ( 58.21 % )
                Info: Total interconnect delay = 1.003 ns ( 41.79 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]" and destination register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.772 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]'
            Info: 2: + IC(0.483 ns) + CELL(0.420 ns) = 0.903 ns; Loc. = LCCOMB_X3_Y34_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~5'
            Info: 3: + IC(0.636 ns) + CELL(0.149 ns) = 1.688 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.772 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]'
            Info: Total cell delay = 0.653 ns ( 36.85 % )
            Info: Total interconnect delay = 1.119 ns ( 63.15 % )
        Info: - Smallest clock skew is -0.027 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.401 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.994 ns) + CELL(0.537 ns) = 2.401 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26]'
                Info: Total cell delay = 1.407 ns ( 58.60 % )
                Info: Total interconnect delay = 0.994 ns ( 41.40 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.428 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(1.021 ns) + CELL(0.537 ns) = 2.428 ns; Loc. = LCFF_X2_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25]'
                Info: Total cell delay = 1.407 ns ( 57.95 % )
                Info: Total interconnect delay = 1.021 ns ( 42.05 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y23_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -3.601 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]"
    Info: + Shortest register to register delay is 0.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y15_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
        Info: 2: + IC(0.447 ns) + CELL(0.150 ns) = 0.597 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.681 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 34.36 % )
        Info: Total interconnect delay = 0.447 ns ( 65.64 % )
    Info: - Smallest register to register requirement is 4.282 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.266 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X25_Y17_N15; Fanout = 161; REG Node = 'SCOMP:inst8|IR[6]'
                Info: 4: + IC(0.350 ns) + CELL(0.371 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 9; COMB Node = 'SCOMP:inst8|Decoder3~0'
                Info: 5: + IC(0.940 ns) + CELL(0.393 ns) = 4.968 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 8; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 6: + IC(0.781 ns) + CELL(0.388 ns) = 6.137 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 20; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 7: + IC(0.256 ns) + CELL(0.537 ns) = 6.930 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
                Info: Total cell delay = 2.476 ns ( 35.73 % )
                Info: Total interconnect delay = 4.454 ns ( 64.27 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X29_Y15_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
                Info: Total cell delay = 0.537 ns ( 20.16 % )
                Info: Total interconnect delay = 2.127 ns ( 79.84 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 166 path(s). See Report window for details.
Info: Minimum slack time is -1.86 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N29; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.493 ns) + CELL(0.149 ns) = 0.642 ns; Loc. = LCCOMB_X63_Y19_N14; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.726 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.233 ns ( 32.09 % )
        Info: Total interconnect delay = 0.493 ns ( 67.91 % )
    Info: - Smallest register to register requirement is 2.586 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.570 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.784 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N3; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.762 ns) + CELL(0.787 ns) = 4.464 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.292 ns) + CELL(0.787 ns) = 5.543 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.866 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.784 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 47.48 % )
                Info: Total interconnect delay = 3.563 ns ( 52.52 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.214 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N3; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.762 ns) + CELL(0.537 ns) = 4.214 ns; Loc. = LCFF_X64_Y19_N29; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.42 % )
                Info: Total interconnect delay = 2.890 ns ( 68.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 11 path(s). See Report window for details.
Info: Minimum slack time is 521 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y20_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X49_Y20_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X49_Y20_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.58 % )
        Info: Total interconnect delay = 0.303 ns ( 56.42 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X49_Y20_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X49_Y20_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SONAR:inst54|SONAR_RESULT[14][0]" (data pin = "SONAR_ECHO", clock pin = "CLOCK_50") is 8.346 ns
    Info: + Longest pin to register delay is 11.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 3; PIN Node = 'SONAR_ECHO'
        Info: 2: + IC(5.688 ns) + CELL(0.150 ns) = 6.680 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 8; COMB Node = 'SONAR:inst54|SONAR_RESULT[2][13]~2'
        Info: 3: + IC(0.809 ns) + CELL(0.416 ns) = 7.905 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 17; COMB Node = 'SONAR:inst54|SONAR_RESULT[6][1]~18'
        Info: 4: + IC(1.267 ns) + CELL(0.275 ns) = 9.447 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 16; COMB Node = 'SONAR:inst54|SONAR_RESULT[14][3]~19'
        Info: 5: + IC(1.313 ns) + CELL(0.660 ns) = 11.420 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 1; REG Node = 'SONAR:inst54|SONAR_RESULT[14][0]'
        Info: Total cell delay = 2.343 ns ( 20.52 % )
        Info: Total interconnect delay = 9.077 ns ( 79.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X1_Y15_N27; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_170KHz'
        Info: 4: + IC(0.947 ns) + CELL(0.000 ns) = 3.841 ns; Loc. = CLKCTRL_G0; Fanout = 311; COMB Node = 'ACC_CLK_GEN:inst60|clock_170KHz~clkctrl'
        Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 5.396 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 1; REG Node = 'SONAR:inst54|SONAR_RESULT[14][0]'
        Info: Total cell delay = 1.324 ns ( 24.54 % )
        Info: Total interconnect delay = 4.072 ns ( 75.46 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX7[3]" through register "QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]" is 14.020 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 136; REG Node = 'SCOMP:inst8|IR[5]'
        Info: 4: + IC(0.787 ns) + CELL(0.398 ns) = 4.099 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 3; COMB Node = 'SCOMP:inst8|Decoder2~0'
        Info: 5: + IC(0.281 ns) + CELL(0.436 ns) = 4.816 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.486 ns) + CELL(0.416 ns) = 5.718 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 7: + IC(0.974 ns) + CELL(0.150 ns) = 6.842 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 16; COMB Node = 'inst73'
        Info: 8: + IC(1.249 ns) + CELL(0.537 ns) = 8.628 ns; Loc. = LCFF_X31_Y18_N3; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]'
        Info: Total cell delay = 2.724 ns ( 31.57 % )
        Info: Total interconnect delay = 5.904 ns ( 68.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N3; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]'
        Info: 2: + IC(1.039 ns) + CELL(0.420 ns) = 1.459 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|Mux3~0'
        Info: 3: + IC(3.391 ns) + CELL(2.650 ns) = 7.500 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'HEX7[3]'
        Info: Total cell delay = 3.070 ns ( 40.93 % )
        Info: Total interconnect delay = 4.430 ns ( 59.07 % )
Info: Longest tpd from source pin "ALIVE" to destination pin "LEDG[8]" is 11.664 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 2; PIN Node = 'ALIVE'
    Info: 2: + IC(4.788 ns) + CELL(0.150 ns) = 5.770 ns; Loc. = LCCOMB_X64_Y21_N16; Fanout = 1; COMB Node = 'inst40'
    Info: 3: + IC(3.108 ns) + CELL(2.786 ns) = 11.664 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG[8]'
    Info: Total cell delay = 3.768 ns ( 32.30 % )
    Info: Total interconnect delay = 7.896 ns ( 67.70 % )
Info: th for register "DIG_IN:inst5|B_DI[6]" (data pin = "SW[6]", clock pin = "CLOCK_50") is 1.998 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 582; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 136; REG Node = 'SCOMP:inst8|IR[5]'
        Info: 4: + IC(0.787 ns) + CELL(0.398 ns) = 4.099 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 3; COMB Node = 'SCOMP:inst8|Decoder2~0'
        Info: 5: + IC(0.281 ns) + CELL(0.436 ns) = 4.816 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.748 ns) + CELL(0.275 ns) = 5.839 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 33; COMB Node = 'inst77'
        Info: 7: + IC(0.436 ns) + CELL(0.537 ns) = 6.812 ns; Loc. = LCFF_X31_Y16_N13; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 2.433 ns ( 35.72 % )
        Info: Total interconnect delay = 4.379 ns ( 64.28 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW[6]'
        Info: 2: + IC(1.367 ns) + CELL(0.366 ns) = 2.722 ns; Loc. = LCFF_X31_Y16_N13; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 1.355 ns ( 49.78 % )
        Info: Total interconnect delay = 1.367 ns ( 50.22 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Wed Nov 26 14:42:53 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


