

================================================================
== Vitis HLS Report for 'dut_Pipeline_Store_vertice_loop'
================================================================
* Date:           Sun Nov 13 17:17:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3538|     3538|  11.782 us|  11.782 us|  3538|  3538|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Store_vertice_loop  |     3536|     3536|         3|          1|          1|  3535|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numVert_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numVert"   --->   Operation 7 'read' 'numVert_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 8 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln145_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln145"   --->   Operation 9 'read' 'sext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln145_cast = sext i62 %sext_ln145_read"   --->   Operation 10 'sext' 'sext_ln145_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_22, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [top.cpp:145]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%icmp_ln145 = icmp_eq  i12 %i_1, i12 3535" [top.cpp:145]   --->   Operation 15 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%add_ln145 = add i12 %i_1, i12 1" [top.cpp:145]   --->   Operation 16 'add' 'add_ln145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.body.split, void %Store_edge_loop.exitStub" [top.cpp:145]   --->   Operation 17 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i_1" [top.cpp:145]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln146 = icmp_ult  i32 %i_cast, i32 %add_read" [top.cpp:146]   --->   Operation 19 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc, void %if.then" [top.cpp:146]   --->   Operation 20 'br' 'br_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp_eq  i32 %i_cast, i32 %numVert_read" [top.cpp:148]   --->   Operation 21 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %if.then5, void %if.end" [top.cpp:148]   --->   Operation 22 'br' 'br_ln148' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [top.cpp:151]   --->   Operation 23 'br' 'br_ln151' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln145 = store i12 %add_ln145, i12 %i" [top.cpp:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.body" [top.cpp:145]   --->   Operation 25 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln145_cast" [top.cpp:145]   --->   Operation 27 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3535, i64 3535, i64 3535"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_cast1 = zext i12 %i_1" [top.cpp:145]   --->   Operation 30 'zext' 'i_cast1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [top.cpp:145]   --->   Operation 31 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [top.cpp:147]   --->   Operation 32 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %gmem0_addr_read" [top.cpp:147]   --->   Operation 33 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%btwn_buf_addr = getelementptr i32 %btwn_buf, i64 0, i64 %i_cast1" [top.cpp:149]   --->   Operation 34 'getelementptr' 'btwn_buf_addr' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 0, i12 %btwn_buf_addr" [top.cpp:149]   --->   Operation 35 'store' 'store_ln149' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end" [top.cpp:150]   --->   Operation 36 'br' 'br_ln150' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%offset_buf_addr = getelementptr i16 %offset_buf, i64 0, i64 %i_cast1" [top.cpp:147]   --->   Operation 37 'getelementptr' 'offset_buf_addr' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln147 = store i16 %trunc_ln147, i12 %offset_buf_addr" [top.cpp:147]   --->   Operation 38 'store' 'store_ln147' <Predicate = (icmp_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numVert]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ btwn_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
numVert_read       (read             ) [ 0000]
add_read           (read             ) [ 0000]
sext_ln145_read    (read             ) [ 0000]
sext_ln145_cast    (sext             ) [ 0110]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_1                (load             ) [ 0110]
icmp_ln145         (icmp             ) [ 0110]
add_ln145          (add              ) [ 0000]
br_ln145           (br               ) [ 0000]
i_cast             (zext             ) [ 0000]
icmp_ln146         (icmp             ) [ 0111]
br_ln146           (br               ) [ 0000]
icmp_ln148         (icmp             ) [ 0110]
br_ln148           (br               ) [ 0000]
br_ln151           (br               ) [ 0000]
store_ln145        (store            ) [ 0000]
br_ln145           (br               ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
gmem0_addr         (getelementptr    ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
i_cast1            (zext             ) [ 0101]
specloopname_ln145 (specloopname     ) [ 0000]
gmem0_addr_read    (read             ) [ 0000]
trunc_ln147        (trunc            ) [ 0101]
btwn_buf_addr      (getelementptr    ) [ 0000]
store_ln149        (store            ) [ 0000]
br_ln150           (br               ) [ 0000]
offset_buf_addr    (getelementptr    ) [ 0000]
store_ln147        (store            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln145">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numVert">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numVert"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="offset_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="btwn_buf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btwn_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="numVert_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numVert_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln145_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="62" slack="0"/>
<pin id="86" dir="0" index="1" bw="62" slack="0"/>
<pin id="87" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln145_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem0_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="btwn_buf_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="btwn_buf_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln149_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="offset_buf_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="1"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln147_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln145_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="62" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln145_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln145_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln146_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln148_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln145_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem0_addr_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="62" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_cast1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln147_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="sext_ln145_cast_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln145_cast "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="1"/>
<pin id="195" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="icmp_ln145_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln146_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln148_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln148 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_cast1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="trunc_ln147_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln147 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="78" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="146" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="72" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="180"><net_src comp="90" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="68" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="191"><net_src comp="122" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="196"><net_src comp="131" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="201"><net_src comp="134" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="150" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="156" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="173" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="218"><net_src comp="177" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: offset_buf | {3 }
	Port: btwn_buf | {2 }
 - Input state : 
	Port: dut_Pipeline_Store_vertice_loop : gmem0 | {2 }
	Port: dut_Pipeline_Store_vertice_loop : sext_ln145 | {1 }
	Port: dut_Pipeline_Store_vertice_loop : add | {1 }
	Port: dut_Pipeline_Store_vertice_loop : numVert | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln145 : 2
		add_ln145 : 2
		br_ln145 : 3
		i_cast : 2
		icmp_ln146 : 3
		br_ln146 : 4
		icmp_ln148 : 3
		br_ln148 : 4
		store_ln145 : 3
	State 2
		gmem0_addr_read : 1
		trunc_ln147 : 1
		btwn_buf_addr : 1
		store_ln149 : 2
	State 3
		store_ln147 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln145_fu_134     |    0    |    12   |
|   icmp   |      icmp_ln146_fu_150     |    0    |    20   |
|          |      icmp_ln148_fu_156     |    0    |    20   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln145_fu_140      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |   numVert_read_read_fu_72  |    0    |    0    |
|   read   |     add_read_read_fu_78    |    0    |    0    |
|          | sext_ln145_read_read_fu_84 |    0    |    0    |
|          | gmem0_addr_read_read_fu_90 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln145_cast_fu_122   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_146       |    0    |    0    |
|          |       i_cast1_fu_173       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln147_fu_177     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    71   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_193      |   12   |
|    i_cast1_reg_210    |   64   |
|       i_reg_181       |   12   |
|   icmp_ln145_reg_198  |    1   |
|   icmp_ln146_reg_202  |    1   |
|   icmp_ln148_reg_206  |    1   |
|sext_ln145_cast_reg_188|   64   |
|  trunc_ln147_reg_215  |   16   |
+-----------------------+--------+
|         Total         |   171  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   71   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   171  |    -   |
+-----------+--------+--------+
|   Total   |   171  |   71   |
+-----------+--------+--------+
