	component user_rst_clkgate_0 is
		port (
			ninit_done : out std_logic   -- ninit_done
		);
	end component user_rst_clkgate_0;

