
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version F-2011.09-SP5-3 for amd64 -- Oct 25, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
echo "------------------------------------------------------------------------"
------------------------------------------------------------------------
echo "--                                                                    --"
--                                                                    --
echo "--                                                                    --"
--                                                                    --
echo "--                     khu_sensor compile start                       --"
--                     khu_sensor compile start                       --
echo "--                                                                    --"
--                                                                    --
echo "--                                                                    --"
--                                                                    --
echo "------------------------------------------------------------------------"
------------------------------------------------------------------------
##########################################################################################
##
## Create Operating_Conditions
##
##########################################################################################
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
##
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
# MCMM : MultiCorner-MultiMode
####### Define operating conditions
## This is example, modify this according to your operating conditions.
##
## Generally, uses worst function mode scenario such as func1_wst.
## In other hands, you uses best corner scenarios such as func1_bst.
##
# However, the worst case is only applied in this project
# since the samsung013 bst library is damaged
set MCMM_OPERATING_CONDITIONS                      "func1_wst"
func1_wst
foreach mcmm_opcond $MCMM_OPERATING_CONDITIONS {
  remove_design -all
  # source the common_setup & Common variables file
  source -echo -v ./dc_scripts/user_scripts/user_design_setup.tcl
  source -echo -v ./dc_scripts/common_lib_setup.tcl

  set_svf $SVF_DIR/$TOP_MODULE.svf

  source ./dc_scripts/00_read_global_reset.tcl
  source ./dc_scripts/01_read_designs.tcl

  set mode   [lindex [split $mcmm_opcond _] 0]
  set corner [lindex [split $mcmm_opcond _] 1]

  #### Source SDC

  switch $mode {
    func1    { source $FUNC1_SDC }
    func2    { source $FUNC2_SDC }
  }

  #### Set operating conditions

  if { $corner == "wst" } {
      set_operating_conditions -analysis_type on_chip_variation         -max_library $OPCOND_WST_LIB -max $OPCOND_WST         -min_library $OPCOND_WST_LIB -min $OPCOND_WST

      set user_opcond "./dc_scripts/user_scripts/user_operating_conditions.tcl"
      if {[file exist $user_opcond]} {
          source $user_opcond
      }

  } elseif { $corner == "bst" } {
      set_operating_conditions -analysis_type on_chip_variation         -max_library $OPCOND_BST_LIB -max $OPCOND_BST         -min_library $OPCOND_BST_LIB -min $OPCOND_BST

      set user_opcond "./dc_scripts/user_scripts/user_operating_conditions.tcl"
      if {[file exist $user_opcond]} {
          source $user_opcond
      }

  }
  # Apply constraints
  source ./dc_scripts/02_constraints.tcl

  # Define Group Paths
  set ports_clock_root [get_ports [all_fanout -flat -clock_tree -level 0]]
  group_path -name REGOUT -to [all_outputs]
  group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
  group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]

  source ./dc_scripts/03_compile_ultra.tcl
  source ./dc_scripts/04_retime.tcl
  source ./dc_scripts/05_gate_clock.tcl
}
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set POWER_OPT                      true              ;# set to true when enabling Power Optimization during compile.
true
set DC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define clocks. "clkA clkB"
clk clk_half
set CLOCK_MAX_TRAN                 "0.3"              ;# clock path max transtion time.
0.3
#######################################################
## Input Files
#######################################################
set DC_IN_VERILOG_RTL_FILE       "./Source/MPR121/i2c_master.v                                   ./Source/MPR121/mpr121_controller.v                                   ./Source/ADS1292/spi_master.v                                   ./Source/ADS1292/ads1292_controller.v                                   ./Source/ADS1292/ADS1292_Filter/Float/float_adder.v                                   ./Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v                                   ./Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v                                   ./Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v                                   ./Source/ADS1292/ADS1292_Filter/ads1292_filter.v                                   ./Source/Sensor_Core/sensor_core.v                                   ./Source/UART_Controller/uart_rx.v                                   ./Source/UART_Controller/uart_tx.v  				  ./Source/Divider_by_2/divider_by_2.v                                   ./Source/UART_Controller/uart_controller.v                                   ./Source/khu_sensor_top.v                                   ./Source/khu_sensor_pad.v"
./Source/MPR121/i2c_master.v                                   ./Source/MPR121/mpr121_controller.v                                   ./Source/ADS1292/spi_master.v                                   ./Source/ADS1292/ads1292_controller.v                                   ./Source/ADS1292/ADS1292_Filter/Float/float_adder.v                                   ./Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v                                   ./Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v                                   ./Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v                                   ./Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v                                   ./Source/ADS1292/ADS1292_Filter/ads1292_filter.v                                   ./Source/Sensor_Core/sensor_core.v                                   ./Source/UART_Controller/uart_rx.v                                   ./Source/UART_Controller/uart_tx.v  				  ./Source/Divider_by_2/divider_by_2.v                                   ./Source/UART_Controller/uart_controller.v                                   ./Source/khu_sensor_top.v                                   ./Source/khu_sensor_pad.v
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If you have only FUNC2_SDC, Write the sdc file in FUNC2_SDC field.
set FUNC1_SDC          ""
set FUNC2_SDC          ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Set operating conditions
set OPCOND_WST          V105WTP1250
V105WTP1250
set OPCOND_WST_LIB      std150e_wst_105_p125
std150e_wst_105_p125
set OPCOND_BST          V135BTN0400
V135BTN0400
set OPCOND_BST_LIB      std150e_bst_135_n040
std150e_bst_135_n040
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id OPT-112    -limit 1
1
set_message_info -id OPT-1206   -limit 1
1
set_message_info -id OPT-1215   -limit 1
1
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
# Define path directories for file locations
set ALIB_DIR "./alib"
./alib
set SVF_DIR "./svf"
./svf
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
setenv SEC_SYNOPSYS /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
setenv SEC_SYNOPSYS_AUX env(SEC_SYNOPSYS)/aux
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set New Variable for 'search_path'                        **
#******************************************************************************
set dk_home [getenv SEC_SYNOPSYS]
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
set dk_home_aux [getenv SEC_SYNOPSYS_AUX]
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
set search_path [list . [format "%s%s"  $synopsys_root /libraries/syn]     [format "%s%s"  $dk_home /syn/STD150E] $dk_home_aux]
. /Tools/Synopsys/DesignCompiler/libraries/syn /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Reference/Front_End/samsung013/sec150e_synopsys/readme/SynopsysDKGuide.pdf p.14
# Typical (TT / 1.20V / 25 Celcius)
set STD_TYP std150e_typ_120_p025
std150e_typ_120_p025
set STD_TYP_MEM std150e_typ_120_p025_memory
std150e_typ_120_p025_memory
# Worst (SS / 1.05V / 125 Celcius)
set STD_WST std150e_wst_105_p125
std150e_wst_105_p125
# Best (FF / 1.35V / -40 Celcius)
set STD_BST std150e_bst_135_n040
std150e_bst_135_n040
set target_library [concat         $STD_WST.db         $STD_BST.db
]
std150e_wst_105_p125.db std150e_bst_135_n040.db
# * : all designs which are in dc_shell
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library [concat         {*}         $STD_WST.db 	      $STD_BST.db 	$synthetic_library
]
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set link_path $link_library
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set symbol_library [list std150e_veri.sdb]
std150e_veri.sdb
set_app_var alib_library_analysis_path $ALIB_DIR
./alib
set_host_options -max_cores $DC_NUM_CPUS
1
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/graduation_project3/2015103977/01_RTL_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1006_17:51:45
#******************************************************************************
***********************************************************************
                                                                       
                      00_read_global_reset.tcl                         
                                                                       
***********************************************************************
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/DesignCompiler/libraries/syn/dw_foundation.sldb'
Loading db file '/Tools/Synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'std150e_wst_105_p125'
  Loading link library 'std150e_bst_135_n040'
  Loading link library 'gtech'
Loading verilog file '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_synchronizer.v'
Running PRESTO HDLC
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_synchronizer.v

Inferred memory devices in process
	in routine async_rstn_synchronizer line 8 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_ff_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     o_RSTN_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_synchronizer.db:async_rstn_synchronizer'
Loaded 1 design.
Current design is 'async_rstn_synchronizer'.
Current design is 'async_rstn_synchronizer'.
constraints i_RSTN
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.5 |     *     |
| Licensed DW Building Blocks        | F-2011.09-DWBB_201109.5 |     *     |
============================================================================


Loaded alib file './alib/alib-52/std150e_wst_105_p125.db.alib'
Loaded alib file './alib/alib-52/std150e_bst_135_n040.db.alib'
Warning: Operating condition V105WTP1250 set on design async_rstn_synchronizer has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'async_rstn_synchronizer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'async_rstn_synchronizer' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Incremental)
  -------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      18.7      0.00       0.0       0.0                          
    0:00:03      18.7      0.00       0.0       0.0                          
    0:00:03      18.7      0.00       0.0       0.0                          
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
Loading verilog file '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rst_synchronizer.v'
Running PRESTO HDLC
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rst_synchronizer.v

Inferred memory devices in process
	in routine async_rst_synchronizer line 8 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rst_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_ff_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      o_RST_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rst_synchronizer.db:async_rst_synchronizer'
Loaded 1 design.
Current design is 'async_rst_synchronizer'.
Current design is 'async_rst_synchronizer'.
constraints i_RSTN
Alib files are up-to-date.

Warning: Operating condition V105WTP1250 set on design async_rst_synchronizer has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'async_rst_synchronizer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'async_rst_synchronizer' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Incremental)
  -------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      15.4      0.00       0.0       0.0                          
    0:00:02      15.4      0.00       0.0       0.0                          
    0:00:02      15.4      0.00       0.0       0.0                          
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
Loading verilog file '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_glitch_synchronizer.v'
Running PRESTO HDLC
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_glitch_synchronizer.v
Presto compilation completed successfully.
Current design is now '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Reset/async_rstn_glitch_synchronizer.db:async_rstn_glitch_synchronizer'
Loaded 1 design.
Current design is 'async_rstn_glitch_synchronizer'.
Current design is 'async_rstn_glitch_synchronizer'.
***********************************************************************
                                                                       
                    insert delay on or gate                            
                                                                       
***********************************************************************
Information: Buffering net i_RSTN. (HFS-701)
Disconnecting net 'i_RSTN' from pin '__tmp100/A'.
Creating net 'eco_net' in design 'async_rstn_glitch_synchronizer'.
Creating cell 'eco_cell' in design 'async_rstn_glitch_synchronizer'.
Connecting net 'eco_net' to pin 'eco_cell/Y'.
Connecting net 'eco_net' to pin '__tmp100/A'.
Connecting net 'i_RSTN' to pin 'eco_cell/A'.
Information: Buffering net i_RSTN. (HFS-701)
Disconnecting net 'i_RSTN' from pin 'eco_cell/A'.
Creating net 'eco_net_1' in design 'async_rstn_glitch_synchronizer'.
Creating cell 'eco_cell_1' in design 'async_rstn_glitch_synchronizer'.
Connecting net 'eco_net_1' to pin 'eco_cell_1/Y'.
Connecting net 'eco_net_1' to pin 'eco_cell/A'.
Connecting net 'i_RSTN' to pin 'eco_cell_1/A'.
Information: Buffering net i_RSTN. (HFS-701)
Disconnecting net 'i_RSTN' from pin 'eco_cell_1/A'.
Creating net 'eco_net_2' in design 'async_rstn_glitch_synchronizer'.
Creating cell 'eco_cell_2' in design 'async_rstn_glitch_synchronizer'.
Connecting net 'eco_net_2' to pin 'eco_cell_2/Y'.
Connecting net 'eco_net_2' to pin 'eco_cell_1/A'.
Connecting net 'i_RSTN' to pin 'eco_cell_2/A'.
Information: Buffering net i_RSTN. (HFS-701)
Disconnecting net 'i_RSTN' from pin 'eco_cell_2/A'.
Creating net 'eco_net_3' in design 'async_rstn_glitch_synchronizer'.
Creating cell 'eco_cell_3' in design 'async_rstn_glitch_synchronizer'.
Connecting net 'eco_net_3' to pin 'eco_cell_3/Y'.
Connecting net 'eco_net_3' to pin 'eco_cell_2/A'.
Connecting net 'i_RSTN' to pin 'eco_cell_3/A'.
Current design is 'async_rstn_glitch_synchronizer'.
Warning: Object 'link6' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
constraints i_RSTN
Alib files are up-to-date.

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition V105WTP1250 set on design async_rstn_glitch_synchronizer has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'async_rstn_glitch_synchronizer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'async_rstn_glitch_synchronizer' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Incremental)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      27.8      0.00       0.0       0.0                          
    0:00:02      27.8      0.00       0.0       0.0                          

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      27.8      0.00       0.0       0.0                          
    0:00:02      27.8      0.00       0.0       0.0                          
    0:00:02      27.8      0.00       0.0       0.0                          
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
***********************************************************************
                                                                       
                         01_read_designs.tcl                           
                                                                       
***********************************************************************
Loading verilog files: '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/i2c_master.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/mpr121_controller.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/ads1292_filter.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_rx.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_tx.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Divider_by_2/divider_by_2.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_controller.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/khu_sensor_top.v' '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/khu_sensor_pad.v' 
Running PRESTO HDLC
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/i2c_master.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/mpr121_controller.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/ads1292_filter.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_rx.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_tx.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Divider_by_2/divider_by_2.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_controller.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/khu_sensor_top.v
Compiling source file /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/khu_sensor_pad.v

Statistics for case statements in always block at line 293 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/i2c_master.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           329            |     no/auto      |
===============================================

Statistics for case statements in always block at line 598 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/i2c_master.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i2c_master line 839 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/i2c_master.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    data_out_last_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        sda_i_reg_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        scl_i_reg_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      bit_count_reg_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     missed_ack_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       r_prescale_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     last_sda_i_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        delay_reg_reg        | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|      delay_scl_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_sda_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      cmd_ready_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_in_ready_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_out_valid_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        scl_o_reg_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        sda_o_reg_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        busy_reg_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     bus_active_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     bus_control_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      phy_state_reg_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|        state_reg_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     phy_rx_data_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        addr_reg_reg         | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|        data_reg_reg         | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        data_reg_reg         | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        data_reg_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        last_reg_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mode_read_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mode_write_multiple_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mode_stop_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Statistics for case statements in always block at line 311 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/mpr121_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           347            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mpr121_controller line 311 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/MPR121/mpr121_controller.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| r_i2c_data_in_valid_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_i2c_data_in_last_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_i2c_data_out_ready_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_pstate_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_i2c_reg_addr_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  o_MPR121_DATA_OUT_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_lstate_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    o_MPR121_BUSY_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_clk_counter_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|  o_MPR121_INIT_SET_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_i2c_reg_data_in_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     r_i2c_start_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_i2c_read_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_i2c_write_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_i2c_write_multiple_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_i2c_stop_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_i2c_cmd_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_i2c_data_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine spi_master line 110 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_SPI_Clk_Edges_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_SPI_Clk_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_Trailing_Edge_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_Leading_Edge_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_SPI_Clk_Count_reg | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_TX_Ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 168 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_TX_DV_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_TX_Byte_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 188 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_SPI_MOSI_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_TX_Bit_Count_reg  | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 218 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_RX_Byte_reg    | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
| r_RX_Bit_Count_reg  | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     o_RX_DV_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi_master line 251 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/spi_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_SPI_Clk_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  spi_master/211  |   8    |    1    |      3       | N  |
===========================================================

Statistics for case statements in always block at line 287 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           322            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ads1292_controller line 235 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_rreg_mode_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_rdatac_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_sdatac_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_idle_mode_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_syscmd_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_wreg_mode_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ads1292_controller line 277 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_ldrdy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ads1292_controller line 287 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ads1292_controller.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     r_spi_data_in_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_spi_data_in_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_ads_data_out_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_ADS1292_INIT_SET_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  o_ADS1292_DATA_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_ADS1292_DATA_OUT_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| o_ADS1292_REG_DATA_OUT_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    o_ADS1292_START_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       o_SPI_CSN_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  r_drdy_edge_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_ads_data_in_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_ads_reg_addr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    o_ADS1292_RESET_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     r_clk_counter_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_data_counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_pstate_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     o_ADS1292_BUSY_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_ads_command_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_lstate_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================
Warning:  /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v:116: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v:122: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 42 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine float_adder line 42 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       a_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       b_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|       b_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    o_AB_ACK_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       o_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      guard_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       a_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     sticky_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    round_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       z_m_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|        z_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_m_reg       | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_m_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       z_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|       sum_reg       | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_m_reg       | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_m_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     o_Z_STB_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Warning:  /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v:120: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v:126: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 43 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine float_multiplier line 43 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/float_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_m_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|        z_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       a_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_m_reg       | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_m_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       b_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_m_reg       | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_m_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       a_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    round_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       z_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    o_AB_ACK_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        a_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      guard_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       o_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sticky_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     product_reg     | Flip-flop |  50   |  Y  | N  | N  | N  | N  | N  | N  |
|       z_e_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|     o_Z_STB_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 31 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine converter_f2i line 31 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_f2i.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|       a_e_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_m_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       o_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        z_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     o_Z_STB_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       a_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     o_A_ACK_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 36 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine converter_i2f line 36 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/Float/converter_i2f.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       o_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      guard_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       z_r_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       z_e_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|        a_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      value_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       z_s_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     o_A_ACK_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     o_Z_STB_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        z_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     sticky_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       z_m_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|    round_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 181 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           210            |    auto/auto     |
|           244            |    auto/auto     |
|           289            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine iir_lpf line 166 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_y_data_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_x_data_reg     | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine iir_lpf line 181 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_LPF/iir_lpf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_add_B_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_add_AB_STB_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_add_Z_ACK_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_pstate_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_Y_DATA_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_B_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_B_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_A_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_counter_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_mult_Z_ACK_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mult_1_B_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mult_AB_STB_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mult_1_A_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_X_DATA_READY_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    o_Y_DATA_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_add_A_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 207 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           245            |    auto/auto     |
|           286            |     no/auto      |
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine iir_notch line 192 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_y_data_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_x_data_reg     | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine iir_notch line 207 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_Notch/iir_notch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_mult_1_B_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_A_reg    | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_A_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_B_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_2_B_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_X_DATA_READY_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    r_pstate_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mult_2_AB_STB_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mult_3_B_reg    | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_3_B_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mult_1_Z_ACK_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_mult_3_Z_ACK_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_mult_2_Z_ACK_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| o_Y_DATA_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_mult_1_AB_STB_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_counter_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mult_3_A_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mult_3_AB_STB_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    o_Y_DATA_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_1_A_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_1_B_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_1_B_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_add_1_AB_STB_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_add_1_Z_ACK_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_add_2_A_reg    | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_2_A_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_2_B_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_add_2_B_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_add_2_AB_STB_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_add_2_Z_ACK_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mult_1_A_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 142 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |    auto/auto     |
|           200            |     no/auto      |
|           237            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine iir_hpf line 127 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_y_data_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_x_data_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine iir_hpf line 142 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/IIR_HPF/iir_hpf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_add_B_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_add_AB_STB_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_add_Z_ACK_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| o_Y_DATA_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_counter_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_mult_AB_STB_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_pstate_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_mult_B_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mult_Z_ACK_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_mult_A_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_X_DATA_READY_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    o_Y_DATA_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_add_A_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 180 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/ads1292_filter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
|           251            |     no/auto      |
|           303            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ads1292_filter line 180 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/ADS1292/ADS1292_Filter/ads1292_filter.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|     r_converter_i2f_a_stb_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|           r_pstate_reg            | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_converter_i2f_z_ack_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_iir_notch_x_valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_iir_lpf_x_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|           r_counter_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_converter_f2i_z_ack_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_converter_f2i_a_stb_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_converter_f2i_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iir_hpf_y_ack_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_iir_lpf_x_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_iir_hpf_x_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_iir_hpf_x_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_iir_notch_y_ack_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         r_iir_notch_x_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iir_lpf_y_ack_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| o_ADS1292_FILTERED_DATA_VALID_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    o_ADS1292_FILTERED_DATA_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_converter_i2f_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=============================================================================================

Statistics for case statements in always block at line 99 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 231 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           248            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 395 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           432            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 778 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           807            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sensor_core line 99 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|    o_UART_DATA_TX_reg    | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_UART_DATA_TX_VALID_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_uart_data_rx_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_uart_clk_counter_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mpr_read_reg_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_ads_read_reg_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_run_mode_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_uart_pstate_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_uart_pstate_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine sensor_core line 195 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_chip_set_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensor_core line 207 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_run_set_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensor_core line 231 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_core_pstate_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mpr_run_set_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_mpr_read_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_ads_read_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_ads_run_set_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_ads_chip_set_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_mpr_chip_set_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensor_core line 395 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  r_mpr_chip_set_done_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  r_mpr_run_set_done_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_mpr_set_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mpr_touch_status_1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mpr_touch_status_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_mpr_status_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_mpr_pstate_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_mpr_pstate_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| r_mpr_touch_status_0_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mpr_second_param_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_mpr_reg_addr_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_mpr_lstate_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_mpr_lstate_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    r_mpr_reg_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mpr_clk_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_mpr_first_param_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_mpr_read_reg_done_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_MPR121_REG_ADDR_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_MPR121_DATA_IN_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_MPR121_WRITE_ENABLE_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| o_MPR121_READ_ENABLE_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    o_MPR121_ERROR_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine sensor_core line 778 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Sensor_Core/sensor_core.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|     r_ads_chip_set_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_ads_run_set_done_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_ads_set_counter_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ads_first_param_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_ads_second_param_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_ads_pstate_reg         | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_ads_pstate_reg         | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|        r_ads_lstate_reg         | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_ads_lstate_reg         | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      r_ads_clk_counter_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_ads_data_send_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_ads_ch2_data_out_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_ads_read_reg_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      o_ADS1292_CONTROL_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     o_ADS1292_REG_ADDR_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      o_ADS1292_DATA_IN_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_ADS1292_FILTERED_DATA_ACK_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_ads_reg_addr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_ads_reg_data_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Statistics for case statements in always block at line 65 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_rx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx line 52 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_Rx_Data_R_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    r_Rx_Data_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_rx line 65 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_Clock_Count_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_SM_Main_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_Bit_Index_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_Rx_Byte_reg    | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
|     r_Rx_DV_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx line 46 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_Clock_Count_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_Bit_Index_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_Tx_Data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_Tx_Done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_Tx_Serial_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    r_SM_Main_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    uart_tx/97    |   8    |    1    |      3       | N  |
===========================================================

Inferred memory devices in process
	in routine divider_by_2 line 8 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/Divider_by_2/divider_by_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_CLK_DIV_2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 120 in file
	'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_controller line 120 in file
		'/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/UART_Controller/uart_controller.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       r_pstate_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_uart_data_tx_shift_reg | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_uart_data_tx_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_lstate_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_data_counter_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_UART_DATA_TX_READY_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    o_UART_DATA_RX_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    o_UART_DATA_RX_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_UART_DATA_RX_VALID_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_uart_data_tx_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully.
Current design is now '/home/graduation_project3/2015103977/01_RTL_Synthesis/Source/i2c_master.db:i2c_master'
Loaded 19 designs.
Current design is 'i2c_master'.
Current design is 'khu_sensor_pad'.

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              /home/graduation_project3/2015103977/01_RTL_Synthesis/Source/khu_sensor_pad.db, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/DesignCompiler/libraries/syn/dw_foundation.sldb

Information: Uniquified 4 instances of design 'float_adder'. (OPT-1056)
Information: Uniquified 6 instances of design 'float_multiplier'. (OPT-1056)
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
SEC_INFO: Define user operating condtions
***********************************************************************
                                                                       
                         02_constraints.tcl                            
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                        common_clock_env.tcl                           
                                                                       
***********************************************************************
Information: Updating graph... (UID-83)
Warning: Design 'khu_sensor_pad' contains 19 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Tue Oct  6 17:53:08 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
--------------------------------------------------------------------------------
***********************************************************************
                                                                       
                      common_constraints.tcl                           
                                                                       
***********************************************************************
constraints i_RSTN
constraints Reset Synchronizer
constraints async_rstn_synchronizer...
constraints async_rst_synchronizer...
constraints async_rstn_glitch_synchronizer...
Delete i_CLK delay between PAD and virtual port!
Delete i_RSTN delay between PAD and virtual port!
Delete UART_RXD delay between PAD and virtual port!
Delete UART_TXD delay between PAD and virtual port!
Delete MPR121_SCL delay between PAD and virtual port!
Delete MPR121_SDA delay between PAD and virtual port!
Delete ADS1292_SCLK delay between PAD and virtual port!
Delete ADS1292_MISO delay between PAD and virtual port!
Delete ADS1292_MOSI delay between PAD and virtual port!
Delete ADS1292_DRDY delay between PAD and virtual port!
Delete ADS1292_RESET delay between PAD and virtual port!
Delete ADS1292_START delay between PAD and virtual port!
Delete ADS1292_CSN delay between PAD and virtual port!
Warning: Design 'khu_sensor_pad' contains 19 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
***********************************************************************
                                                                       
                       03_compile_ultra.tcl                            
                                                                       
***********************************************************************
Information: Performing leakage power and dynamic power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loaded alib file './alib/alib-52/std150e_wst_105_p125.db.alib'
Loaded alib file './alib/alib-52/std150e_bst_135_n040.db.alib'
Warning: Operating condition V105WTP1250 set on design khu_sensor_pad has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'spi_master'
Information: The register 'r_TX_DV_reg' will be removed. (OPT-1207)
Information: Added key list 'DesignWare' to design 'spi_master'. (DDB-72)
  Processing 'ads1292_controller'
Information: Added key list 'DesignWare' to design 'ads1292_controller'. (DDB-72)
Information: The register 'r_pstate_reg[7]' is a constant and will be removed. (OPT-1206)
Note - message 'OPT-1206' limit (1) exceeded.  Remainder will be suppressed.
  Processing 'converter_f2i'
  Processing 'float_multiplier_0'
  Processing 'float_adder_0'
  Processing 'iir_hpf'
Information: Added key list 'DesignWare' to design 'iir_hpf'. (DDB-72)
  Processing 'float_multiplier_1'
  Processing 'float_multiplier_2'
  Processing 'float_multiplier_3'
  Processing 'float_adder_1'
  Processing 'float_adder_2'
  Processing 'iir_notch'
Information: Added key list 'DesignWare' to design 'iir_notch'. (DDB-72)
  Processing 'float_multiplier_4'
  Processing 'float_multiplier_5'
  Processing 'float_adder_3'
  Processing 'iir_lpf'
Information: Added key list 'DesignWare' to design 'iir_lpf'. (DDB-72)
  Processing 'converter_i2f'
  Processing 'ads1292_filter'
  Processing 'i2c_master'
Information: Added key list 'DesignWare' to design 'i2c_master'. (DDB-72)
  Processing 'mpr121_controller'
  Processing 'sensor_core'
Information: Added key list 'DesignWare' to design 'sensor_core'. (DDB-72)
  Processing 'uart_rx'
Information: Added key list 'DesignWare' to design 'uart_rx'. (DDB-72)
  Processing 'uart_tx'
Information: Added key list 'DesignWare' to design 'uart_tx'. (DDB-72)
  Processing 'uart_controller'
Information: Added key list 'DesignWare' to design 'uart_controller'. (DDB-72)
  Processing 'divider_by_2'

  Updating timing information
Information: Updating design information... (UID-85)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:01:00   63093.9      5.02    1485.0     274.1                              0.1229      0.00
  Mapping 'ads1292_controller_DW_cmp_0'
  Mapping 'ads1292_controller_DW_cmp_1'
  Mapping 'ads1292_controller_DW_cmp_2'
  Mapping 'ads1292_controller_DW_cmp_3'
  Mapping 'ads1292_controller_DW_cmp_4'
  Mapping 'ads1292_controller_DW01_inc_0'
  Mapping 'ads1292_controller_DW_cmp_5'
  Mapping 'spi_master_DW01_inc_0'
  Mapping 'spi_master_DW01_dec_0'
  Mapping 'spi_master_DW_cmp_0'
  Mapping 'ads1292_filter_DW01_inc_0'
  Mapping 'converter_f2i_DW01_sub_0'
  Mapping 'converter_f2i_DW_cmp_0'
  Mapping 'converter_f2i_DW_cmp_1'
  Mapping 'float_multiplier_0_DW_cmp_0'
  Mapping 'float_multiplier_0_DW01_add_0'
  Mapping 'float_multiplier_0_DW01_inc_0'
  Mapping 'float_multiplier_0_DW_cmp_1'
  Mapping 'float_multiplier_0_DW_mult_uns_0'
  Mapping 'float_adder_0_DW_cmp_0'
  Mapping 'float_adder_0_DW01_add_0'
  Mapping 'float_adder_0_DW01_inc_0'
  Mapping 'float_adder_0_DW_cmp_1'
  Mapping 'float_adder_0_DW_cmp_2'
  Mapping 'float_adder_0_DW_cmp_3'
  Mapping 'float_adder_0_DW_cmp_4'
  Mapping 'float_adder_0_DW_cmp_5'
  Mapping 'float_multiplier_1_DW_cmp_0'
  Mapping 'float_multiplier_1_DW01_add_0'
  Mapping 'float_multiplier_1_DW01_inc_0'
  Mapping 'float_multiplier_1_DW_cmp_1'
  Mapping 'float_multiplier_1_DW_mult_uns_0'
  Mapping 'float_multiplier_2_DW_cmp_0'
  Mapping 'float_multiplier_2_DW01_add_0'
  Mapping 'float_multiplier_2_DW01_inc_0'
  Mapping 'float_multiplier_2_DW_cmp_1'
  Mapping 'float_multiplier_2_DW_mult_uns_0'
  Mapping 'float_multiplier_3_DW_cmp_0'
  Mapping 'float_multiplier_3_DW01_add_0'
  Mapping 'float_multiplier_3_DW01_inc_0'
  Mapping 'float_multiplier_3_DW_cmp_1'
  Mapping 'float_multiplier_3_DW_mult_uns_0'
  Mapping 'float_adder_1_DW_cmp_0'
  Mapping 'float_adder_1_DW01_add_0'
  Mapping 'float_adder_1_DW01_inc_0'
  Mapping 'float_adder_1_DW_cmp_1'
  Mapping 'float_adder_1_DW_cmp_2'
  Mapping 'float_adder_1_DW_cmp_3'
  Mapping 'float_adder_1_DW_cmp_4'
  Mapping 'float_adder_1_DW_cmp_5'
  Mapping 'float_adder_2_DW_cmp_0'
  Mapping 'float_adder_2_DW01_add_0'
  Mapping 'float_adder_2_DW01_inc_0'
  Mapping 'float_adder_2_DW_cmp_1'
  Mapping 'float_adder_2_DW_cmp_2'
  Mapping 'float_adder_2_DW_cmp_3'
  Mapping 'float_adder_2_DW_cmp_4'
  Mapping 'float_adder_2_DW_cmp_5'
  Mapping 'float_multiplier_4_DW_cmp_0'
  Mapping 'float_multiplier_4_DW01_add_0'
  Mapping 'float_multiplier_4_DW01_inc_0'
  Mapping 'float_multiplier_4_DW_cmp_1'
  Mapping 'float_multiplier_4_DW_mult_uns_0'
  Mapping 'float_multiplier_5_DW_cmp_0'
  Mapping 'float_multiplier_5_DW01_add_0'
  Mapping 'float_multiplier_5_DW01_inc_0'
  Mapping 'float_multiplier_5_DW_cmp_1'
  Mapping 'float_multiplier_5_DW_mult_uns_0'
  Mapping 'float_adder_3_DW_cmp_0'
  Mapping 'float_adder_3_DW01_add_0'
  Mapping 'float_adder_3_DW01_inc_0'
  Mapping 'float_adder_3_DW_cmp_1'
  Mapping 'float_adder_3_DW_cmp_2'
  Mapping 'float_adder_3_DW_cmp_3'
  Mapping 'float_adder_3_DW_cmp_4'
  Mapping 'float_adder_3_DW_cmp_5'
  Mapping 'converter_i2f_DW01_add_0'
  Mapping 'converter_i2f_DW01_inc_0'
  Mapping 'converter_i2f_DW01_inc_1'
  Mapping 'converter_i2f_DW01_dec_0'
  Mapping 'converter_i2f_DW01_sub_0'
  Mapping 'mpr121_controller_DW_cmp_0'
  Mapping 'mpr121_controller_DW01_inc_0'
  Mapping 'mpr121_controller_DW_cmp_1'
  Mapping 'i2c_master_DW01_dec_0'
  Mapping 'i2c_master_DW_cmp_0'
  Mapping 'uart_rx_DW_cmp_0'
  Mapping 'uart_rx_DW01_inc_0'
  Mapping 'uart_tx_DW_cmp_0'
  Mapping 'uart_tx_DW01_inc_0'
  Mapping 'converter_f2i_DP_OP_20_124_9078_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m9'
  Mapping 'converter_f2i_DP_OP_16_126_7129_0'
  Mapping 'converter_f2i_DP_OP_15_125_6361_0'
  Processing 'mselector_n2_m9'
  Mapping 'float_multiplier_0_DP_OP_102_127_948_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_0_DP_OP_98_129_870_0'
  Mapping 'float_multiplier_0_DP_OP_97_128_466_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_0_DP_OP_105_130_2228_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_0_DP_OP_101_132_3625_0'
  Mapping 'float_multiplier_0_DP_OP_100_131_6200_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_0_DP_OP_114_133_1607_0'
  Mapping 'float_multiplier_0_DP_OP_105_136_5327_0'
  Mapping 'float_multiplier_0_DP_OP_104_135_5327_0'
  Mapping 'float_multiplier_0_DP_OP_103_134_9355_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_adder_0_DP_OP_133_137_1630_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_0_DP_OP_129_139_7556_0'
  Mapping 'float_adder_0_DP_OP_128_138_898_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_0_DP_OP_136_140_3401_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_0_DP_OP_132_142_8221_0'
  Mapping 'float_adder_0_DP_OP_131_141_2669_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_1_DP_OP_102_143_9311_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_1_DP_OP_98_145_2464_0'
  Mapping 'float_multiplier_1_DP_OP_97_144_1672_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_1_DP_OP_105_146_112_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_1_DP_OP_101_148_9676_0'
  Mapping 'float_multiplier_1_DP_OP_100_147_5905_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_1_DP_OP_114_149_2707_0'
  Mapping 'float_multiplier_1_DP_OP_105_152_7974_0'
  Mapping 'float_multiplier_1_DP_OP_104_151_7974_0'
  Mapping 'float_multiplier_1_DP_OP_103_150_5888_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_multiplier_2_DP_OP_102_153_7270_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_2_DP_OP_98_155_8335_0'
  Mapping 'float_multiplier_2_DP_OP_97_154_1688_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_2_DP_OP_105_156_8038_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_2_DP_OP_101_158_5580_0'
  Mapping 'float_multiplier_2_DP_OP_100_157_5921_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_2_DP_OP_114_159_8578_0'
  Mapping 'float_multiplier_2_DP_OP_105_162_3878_0'
  Mapping 'float_multiplier_2_DP_OP_104_161_3878_0'
  Mapping 'float_multiplier_2_DP_OP_103_160_3133_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_multiplier_3_DP_OP_102_163_5229_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_3_DP_OP_98_165_4239_0'
  Mapping 'float_multiplier_3_DP_OP_97_164_1704_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_3_DP_OP_105_166_5997_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_3_DP_OP_101_168_1484_0'
  Mapping 'float_multiplier_3_DP_OP_100_167_5937_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_3_DP_OP_114_169_7349_0'
  Mapping 'float_multiplier_3_DP_OP_105_172_9749_0'
  Mapping 'float_multiplier_3_DP_OP_104_171_9749_0'
  Mapping 'float_multiplier_3_DP_OP_103_170_378_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_adder_1_DP_OP_133_173_5195_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_1_DP_OP_129_175_564_0'
  Mapping 'float_adder_1_DP_OP_128_174_8668_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_1_DP_OP_136_176_4385_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_1_DP_OP_132_178_6707_0'
  Mapping 'float_adder_1_DP_OP_131_177_7858_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_2_DP_OP_133_179_5115_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_2_DP_OP_129_181_2885_0'
  Mapping 'float_adder_2_DP_OP_128_180_8620_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_2_DP_OP_136_182_4305_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_2_DP_OP_132_184_9028_0'
  Mapping 'float_adder_2_DP_OP_131_183_7810_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_4_DP_OP_102_185_220_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_4_DP_OP_98_187_4354_0'
  Mapping 'float_multiplier_4_DP_OP_97_186_5050_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_4_DP_OP_105_188_9419_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_4_DP_OP_101_190_7109_0'
  Mapping 'float_multiplier_4_DP_OP_100_189_817_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_4_DP_OP_114_191_6440_0'
  Mapping 'float_multiplier_4_DP_OP_105_194_9864_0'
  Mapping 'float_multiplier_4_DP_OP_104_193_9864_0'
  Mapping 'float_multiplier_4_DP_OP_103_192_10_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_multiplier_5_DP_OP_102_195_4064_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_5_DP_OP_98_197_2033_0'
  Mapping 'float_multiplier_5_DP_OP_97_196_5098_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_5_DP_OP_105_198_3296_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_5_DP_OP_101_200_4788_0'
  Mapping 'float_multiplier_5_DP_OP_100_199_865_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_multiplier_5_DP_OP_114_201_6986_0'
  Mapping 'float_multiplier_5_DP_OP_105_204_7543_0'
  Mapping 'float_multiplier_5_DP_OP_104_203_7543_0'
  Mapping 'float_multiplier_5_DP_OP_103_202_1712_0'
  Processing 'mselector_n3_m10'
  Mapping 'float_adder_3_DP_OP_133_205_2206_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_3_DP_OP_129_207_5372_0'
  Mapping 'float_adder_3_DP_OP_128_206_9905_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_3_DP_OP_136_208_3977_0'
  Processing 'mselector_n2_m7'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_3_DP_OP_132_210_6037_0'
  Mapping 'float_adder_3_DP_OP_131_209_1709_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_0_DP_OP_143_211_8882_0'
  Mapping 'float_adder_0_DP_OP_137_213_5466_0'
  Mapping 'float_adder_0_DP_OP_136_212_5466_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_1_DP_OP_143_214_9477_0'
  Mapping 'float_adder_1_DP_OP_137_216_8409_0'
  Mapping 'float_adder_1_DP_OP_136_215_8409_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_2_DP_OP_143_217_5633_0'
  Mapping 'float_adder_2_DP_OP_137_219_763_0'
  Mapping 'float_adder_2_DP_OP_136_218_763_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_3_DP_OP_143_220_7930_0'
  Mapping 'float_adder_3_DP_OP_137_222_3282_0'
  Mapping 'float_adder_3_DP_OP_136_221_3282_0'
  Processing 'mselector_n2_m10'
  Mapping 'float_adder_0_DP_OP_131_223_6631_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_0_DP_OP_126_225_6631_0'
  Mapping 'float_adder_0_DP_OP_125_224_6631_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_1_DP_OP_131_226_5935_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_1_DP_OP_126_228_5935_0'
  Mapping 'float_adder_1_DP_OP_125_227_5935_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_2_DP_OP_131_229_5887_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_2_DP_OP_126_231_5887_0'
  Mapping 'float_adder_2_DP_OP_125_230_5887_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_3_DP_OP_131_232_5671_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_3_DP_OP_126_234_5671_0'
  Mapping 'float_adder_3_DP_OP_125_233_5671_0'
  Processing 'mselector_n2_m8'
  Mapping 'float_adder_0_DP_OP_43_235_1646_0'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n3_m1'
  Mapping 'float_adder_0_DP_OP_35_238_4787_0'
  Mapping 'float_adder_0_DP_OP_34_237_4787_0'
  Mapping 'float_adder_0_DP_OP_33_236_4787_0'
  Processing 'mselector_n3_m28'
  Mapping 'float_adder_1_DP_OP_43_239_1622_0'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n3_m1'
  Mapping 'float_adder_1_DP_OP_35_242_8130_0'
  Mapping 'float_adder_1_DP_OP_34_241_8130_0'
  Mapping 'float_adder_1_DP_OP_33_240_8130_0'
  Processing 'mselector_n3_m28'
  Mapping 'float_adder_2_DP_OP_43_243_1878_0'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n3_m1'
  Mapping 'float_adder_2_DP_OP_35_246_1971_0'
  Mapping 'float_adder_2_DP_OP_34_245_1971_0'
  Mapping 'float_adder_2_DP_OP_33_244_1971_0'
  Processing 'mselector_n3_m28'
  Mapping 'float_adder_3_DP_OP_43_247_8814_0'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n2_m27'
  Processing 'mselector_n3_m1'
  Mapping 'float_adder_3_DP_OP_35_250_7930_0'
  Mapping 'float_adder_3_DP_OP_34_249_7930_0'
  Mapping 'float_adder_3_DP_OP_33_248_7930_0'
  Processing 'mselector_n3_m28'

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:01:21   92826.2      7.00    2112.5     309.5                              0.1689      0.00
    0:01:21   92826.2      7.00    2112.5     309.5                              0.1689      0.00
    0:01:21   92826.2      7.00    2112.5     309.5                              0.1689      0.00
    0:01:21   92826.2      7.00    2112.5     309.5                              0.1689      0.00

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------
Information: Added key list 'DesignWare' to design 'converter_f2i'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_adder_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_adder_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_adder_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_multiplier_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'float_adder_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mpr121_controller'. (DDB-72)
Information: Added key list 'DesignWare' to design 'converter_i2f'. (DDB-72)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting critical implementations
  Mapping 'float_multiplier_0_DW_mult_uns_1'
  Mapping 'float_multiplier_0_DW_mult_uns_2'
  Mapping 'float_multiplier_1_DW_mult_uns_1'
  Mapping 'float_multiplier_1_DW_mult_uns_2'
  Mapping 'float_multiplier_2_DW_mult_uns_1'
  Mapping 'float_multiplier_2_DW_mult_uns_2'
  Mapping 'float_multiplier_3_DW_mult_uns_1'
  Mapping 'float_multiplier_3_DW_mult_uns_2'
  Mapping 'float_multiplier_4_DW_mult_uns_1'
  Mapping 'float_multiplier_4_DW_mult_uns_2'
  Mapping 'float_multiplier_5_DW_mult_uns_1'
  Mapping 'float_multiplier_5_DW_mult_uns_2'
  Selecting implementations
  Mapping 'mpr121_controller_DW01_inc_2'
  Mapping 'mpr121_controller_DW01_inc_3'
  Selecting implementations
  Mapping 'ads1292_filter_DW01_inc_2'
  Mapping 'ads1292_filter_DW01_inc_3'
  Selecting implementations
  Mapping 'ads1292_controller_DW01_inc_2'
  Mapping 'ads1292_controller_DW01_inc_3'
  Selecting implementations
  Mapping 'uart_tx_DW01_inc_2'
  Mapping 'uart_tx_DW01_inc_3'
  Selecting implementations
  Mapping 'uart_rx_DW01_inc_2'
  Mapping 'uart_rx_DW01_inc_3'
  Selecting implementations
  Mapping 'i2c_master_DW01_dec_2'
  Mapping 'i2c_master_DW01_dec_3'
  Selecting implementations
  Mapping 'converter_i2f_DW01_sub_2'
  Mapping 'converter_i2f_DW01_sub_3'
  Mapping 'converter_i2f_DW01_inc_4'
  Mapping 'converter_i2f_DW01_inc_5'
  Mapping 'converter_i2f_DW01_inc_6'
  Mapping 'converter_i2f_DW01_inc_7'
  Mapping 'converter_f2i_DP_OP_16_126_7129_1'
  Mapping 'converter_f2i_DP_OP_15_125_6361_1'
  Selecting implementations
  Mapping 'converter_f2i_DW01_sub_2'
  Mapping 'converter_f2i_DW01_sub_3'
  Selecting implementations
  Mapping 'spi_master_DW01_inc_2'
  Mapping 'spi_master_DW01_inc_3'
  Mapping 'float_adder_3_DP_OP_143_220_7930_1'
  Mapping 'float_adder_3_DP_OP_132_210_6037_1'
  Mapping 'float_adder_3_DP_OP_131_209_1709_1'
  Mapping 'float_adder_3_DP_OP_129_207_5372_1'
  Mapping 'float_adder_3_DP_OP_128_206_9905_1'
  Selecting implementations
  Mapping 'float_adder_3_DW01_inc_2'
  Mapping 'float_adder_3_DW01_inc_3'
  Mapping 'float_multiplier_5_DP_OP_114_201_6986_1'
  Selecting implementations
  Mapping 'float_multiplier_5_DW01_inc_2'
  Mapping 'float_multiplier_5_DW01_inc_3'
  Mapping 'float_multiplier_4_DP_OP_114_191_6440_1'
  Selecting implementations
  Mapping 'float_multiplier_4_DW01_inc_2'
  Mapping 'float_multiplier_4_DW01_inc_3'
  Mapping 'float_adder_2_DP_OP_143_217_5633_1'
  Mapping 'float_adder_2_DP_OP_132_184_9028_1'
  Mapping 'float_adder_2_DP_OP_131_183_7810_1'
  Mapping 'float_adder_2_DP_OP_129_181_2885_1'
  Mapping 'float_adder_2_DP_OP_128_180_8620_1'
  Selecting implementations
  Mapping 'float_adder_2_DW01_inc_2'
  Mapping 'float_adder_2_DW01_inc_3'
  Mapping 'float_adder_1_DP_OP_143_214_9477_1'
  Mapping 'float_adder_1_DP_OP_132_178_6707_1'
  Mapping 'float_adder_1_DP_OP_131_177_7858_1'
  Mapping 'float_adder_1_DP_OP_129_175_564_1'
  Mapping 'float_adder_1_DP_OP_128_174_8668_1'
  Selecting implementations
  Mapping 'float_adder_1_DW01_inc_2'
  Mapping 'float_adder_1_DW01_inc_3'
  Mapping 'float_multiplier_3_DP_OP_114_169_7349_1'
  Selecting implementations
  Mapping 'float_multiplier_3_DW01_inc_2'
  Mapping 'float_multiplier_3_DW01_inc_3'
  Mapping 'float_multiplier_2_DP_OP_114_159_8578_1'
  Selecting implementations
  Mapping 'float_multiplier_2_DW01_inc_2'
  Mapping 'float_multiplier_2_DW01_inc_3'
  Mapping 'float_multiplier_1_DP_OP_114_149_2707_1'
  Selecting implementations
  Mapping 'float_multiplier_1_DW01_inc_2'
  Mapping 'float_multiplier_1_DW01_inc_3'
  Mapping 'float_adder_0_DP_OP_143_211_8882_1'
  Mapping 'float_adder_0_DP_OP_132_142_8221_1'
  Mapping 'float_adder_0_DP_OP_131_141_2669_1'
  Mapping 'float_adder_0_DP_OP_129_139_7556_1'
  Mapping 'float_adder_0_DP_OP_128_138_898_1'
  Selecting implementations
  Mapping 'float_adder_0_DW01_inc_2'
  Mapping 'float_adder_0_DW01_inc_3'
  Mapping 'float_multiplier_0_DP_OP_114_133_1607_1'
  Selecting implementations
  Mapping 'float_multiplier_0_DW01_inc_2'
  Mapping 'float_multiplier_0_DW01_inc_3'
Information: In design 'khu_sensor_pad', the register 'khu_sensor_top/ads1292_filter/converter_i2f/a_reg[1]' is removed because it is merged to 'khu_sensor_top/ads1292_filter/converter_i2f/a_reg[0]'. (OPT-1215)
Note - message 'OPT-1215' limit (1) exceeded.  Remainder will be suppressed.
    0:01:53  128907.3      4.52     433.7     696.2                              0.3440      0.00
    0:01:53  128901.9      4.59     433.9     696.5                              0.3440      0.00
    0:01:53  128901.9      4.59     433.9     696.5                              0.3440      0.00
    0:01:54  128902.6      4.59     433.6     696.5                              0.3440      0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00

  Beginning Delay Optimization
  ----------------------------
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:31  126588.6      0.00       0.0     259.4                              0.3312      0.00
    0:02:36  124601.6      0.00       0.0     253.6                              0.2963      0.00


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:02:37  124601.6      0.00       0.0     253.6                              0.2963      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00


  Beginning Power Optimization
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:02:40  118215.9      0.00       0.0       0.0                              0.2809      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00

  Beginning Multi-VT Optimization Phase
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:52   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:53   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:53   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:53   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:53   90448.3      0.00       0.0       0.0                              0.1068      0.00
    0:02:57   89987.9      0.00       0.0       0.0                              0.1035      0.00
    0:02:58   89830.3      0.00       0.0       0.0                              0.1024      0.00
    0:02:59   89809.9      0.00       0.0       0.0                              0.1023      0.00
    0:03:00   89682.3      0.00       0.0       0.0                              0.1013      0.00
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
    0:03:02   89670.6      0.00       0.0       0.0                              0.1014      0.00
    0:03:02   89670.6      0.00       0.0       0.0                              0.1014      0.00
    0:03:02   89670.6      0.00       0.0       0.0                              0.1014      0.00
    0:03:02   89670.6      0.00       0.0       0.0                              0.1014      0.00
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/i_CLK': 4957 load(s), 1 driver(s)
***********************************************************************
                                                                       
                           fix violation                               
                                                                       
***********************************************************************
Error: Number of pins on the cell being changed is not same as the number of pins on the new reference cell. (UID-620)
Information: Buffering net khu_sensor_top/sensor_core/r_uart_pstate[1]. (HFS-701)
Disconnecting net 'khu_sensor_top/sensor_core/r_uart_pstate[1]' from pin 'khu_sensor_top/sensor_core/U648/A'.
Creating net 'eco_net' in design 'sensor_core'.
Creating cell 'eco_cell' in design 'sensor_core'.
Connecting net 'khu_sensor_top/sensor_core/eco_net' to pin 'khu_sensor_top/sensor_core/eco_cell/Y'.
Connecting net 'khu_sensor_top/sensor_core/eco_net' to pin 'khu_sensor_top/sensor_core/U648/A'.
Connecting net 'khu_sensor_top/sensor_core/r_uart_pstate[1]' to pin 'khu_sensor_top/sensor_core/eco_cell/A'.
Information: Buffering net khu_sensor_top/sensor_core/r_uart_pstate[1]. (HFS-701)
Disconnecting net 'khu_sensor_top/sensor_core/r_uart_pstate[1]' from pin 'khu_sensor_top/sensor_core/eco_cell/A'.
Creating net 'eco_net_1' in design 'sensor_core'.
Creating cell 'eco_cell_1' in design 'sensor_core'.
Connecting net 'khu_sensor_top/sensor_core/eco_net_1' to pin 'khu_sensor_top/sensor_core/eco_cell_1/Y'.
Connecting net 'khu_sensor_top/sensor_core/eco_net_1' to pin 'khu_sensor_top/sensor_core/eco_cell/A'.
Connecting net 'khu_sensor_top/sensor_core/r_uart_pstate[1]' to pin 'khu_sensor_top/sensor_core/eco_cell_1/A'.
Information: Buffering net khu_sensor_top/uart_controller/uart_rx/w_rst. (HFS-701)
Disconnecting net 'khu_sensor_top/uart_controller/uart_rx/w_rst' from pin 'khu_sensor_top/uart_controller/uart_rx/U3/A'.
Creating net 'eco_net' in design 'uart_rx'.
Creating cell 'eco_cell' in design 'uart_rx'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/eco_net' to pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell/Y'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/eco_net' to pin 'khu_sensor_top/uart_controller/uart_rx/U3/A'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/w_rst' to pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell/A'.
Information: Buffering net khu_sensor_top/uart_controller/uart_rx/w_rst. (HFS-701)
Disconnecting net 'khu_sensor_top/uart_controller/uart_rx/w_rst' from pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell/A'.
Creating net 'eco_net_1' in design 'uart_rx'.
Creating cell 'eco_cell_1' in design 'uart_rx'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/eco_net_1' to pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell_1/Y'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/eco_net_1' to pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell/A'.
Connecting net 'khu_sensor_top/uart_controller/uart_rx/w_rst' to pin 'khu_sensor_top/uart_controller/uart_rx/eco_cell_1/A'.
***********************************************************************
                                                                       
                       common_reports.tcl                              
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                             04_retime.tcl                             
                                                                       
***********************************************************************
Information: Performing leakage power and dynamic power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 334 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition V105WTP1250 set on design khu_sensor_pad has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:04   89680.6      0.00       0.0       0.0                              0.1013      0.00

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:07   89704.6      0.00       0.0       0.1                              0.1014      0.00
    0:00:07   89704.6      0.00       0.0       0.1                              0.1014      0.00
    0:00:07   89704.6      0.00       0.0       0.1                              0.1014      0.00
    0:00:07   89704.6      0.00       0.0       0.1                              0.1014      0.00

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Mapping 'mpr121_controller_DW01_inc_1'
  Mapping 'mpr121_controller_DW01_inc_2'
  Selecting implementations
  Mapping 'ads1292_filter_DW01_inc_1'
  Mapping 'ads1292_filter_DW01_inc_2'
  Selecting implementations
  Mapping 'ads1292_controller_DW01_inc_1'
  Mapping 'ads1292_controller_DW01_inc_2'
  Selecting implementations
  Mapping 'uart_tx_DW01_inc_1'
  Mapping 'uart_tx_DW01_inc_2'
  Selecting implementations
  Mapping 'uart_rx_DW01_inc_1'
  Mapping 'uart_rx_DW01_inc_2'
  Selecting implementations
  Mapping 'i2c_master_DW01_dec_1'
  Mapping 'i2c_master_DW01_dec_2'
  Selecting implementations
  Mapping 'converter_i2f_DW01_sub_1'
  Mapping 'converter_i2f_DW01_sub_2'
  Mapping 'converter_i2f_DW01_inc_2'
  Mapping 'converter_i2f_DW01_inc_3'
  Mapping 'converter_i2f_DW01_inc_4'
  Mapping 'converter_i2f_DW01_inc_5'
  Mapping 'converter_f2i_DP_OP_16_126_7129_0_0'
  Mapping 'converter_f2i_DP_OP_15_125_6361_0_0'
  Selecting implementations
  Mapping 'converter_f2i_DW01_sub_1'
  Mapping 'converter_f2i_DW01_sub_2'
  Selecting implementations
  Mapping 'spi_master_DW01_inc_1'
  Mapping 'spi_master_DW01_inc_2'
  Mapping 'float_adder_3_DW_cmp_0'
  Mapping 'float_adder_3_DP_OP_43_247_8814_0_0'
  Mapping 'float_adder_3_DP_OP_143_220_7930_0_0'
  Mapping 'float_adder_3_DP_OP_132_210_6037_0_0'
  Mapping 'float_adder_3_DP_OP_131_209_1709_0_0'
  Mapping 'float_adder_3_DP_OP_129_207_5372_0_0'
  Mapping 'float_adder_3_DP_OP_128_206_9905_0_0'
  Selecting implementations
  Mapping 'float_adder_3_DW01_inc_1'
  Mapping 'float_adder_3_DW01_inc_2'
  Mapping 'float_multiplier_5_DW_mult_uns_2_0'
  Mapping 'float_multiplier_5_DP_OP_114_201_6986_0_0'
  Selecting implementations
  Mapping 'float_multiplier_5_DW01_inc_1'
  Mapping 'float_multiplier_5_DW01_inc_2'
  Mapping 'float_multiplier_4_DW_mult_uns_2_0'
  Mapping 'float_multiplier_4_DP_OP_114_191_6440_0_0'
  Selecting implementations
  Mapping 'float_multiplier_4_DW01_inc_1'
  Mapping 'float_multiplier_4_DW01_inc_2'
  Mapping 'float_adder_2_DW_cmp_0'
  Mapping 'float_adder_2_DP_OP_43_243_1878_0_0'
  Mapping 'float_adder_2_DP_OP_143_217_5633_0_0'
  Mapping 'float_adder_2_DP_OP_132_184_9028_0_0'
  Mapping 'float_adder_2_DP_OP_131_183_7810_0_0'
  Mapping 'float_adder_2_DP_OP_129_181_2885_0_0'
  Mapping 'float_adder_2_DP_OP_128_180_8620_0_0'
  Selecting implementations
  Mapping 'float_adder_2_DW01_inc_1'
  Mapping 'float_adder_2_DW01_inc_2'
  Mapping 'float_adder_1_DW_cmp_0'
  Mapping 'float_adder_1_DP_OP_43_239_1622_0_0'
  Mapping 'float_adder_1_DP_OP_143_214_9477_0_0'
  Mapping 'float_adder_1_DP_OP_132_178_6707_0_0'
  Mapping 'float_adder_1_DP_OP_131_177_7858_0_0'
  Mapping 'float_adder_1_DP_OP_129_175_564_0_0'
  Mapping 'float_adder_1_DP_OP_128_174_8668_0_0'
  Selecting implementations
  Mapping 'float_adder_1_DW01_inc_1'
  Mapping 'float_adder_1_DW01_inc_2'
  Mapping 'float_multiplier_3_DW_mult_uns_2_0'
  Mapping 'float_multiplier_3_DP_OP_114_169_7349_0_0'
  Selecting implementations
  Mapping 'float_multiplier_3_DW01_inc_1'
  Mapping 'float_multiplier_3_DW01_inc_2'
  Mapping 'float_multiplier_2_DW_mult_uns_2_0'
  Mapping 'float_multiplier_2_DP_OP_114_159_8578_0_0'
  Selecting implementations
  Mapping 'float_multiplier_2_DW01_inc_1'
  Mapping 'float_multiplier_2_DW01_inc_2'
  Mapping 'float_multiplier_1_DW_mult_uns_2_0'
  Mapping 'float_multiplier_1_DP_OP_114_149_2707_0_0'
  Selecting implementations
  Mapping 'float_multiplier_1_DW01_inc_1'
  Mapping 'float_multiplier_1_DW01_inc_2'
  Mapping 'float_adder_0_DW_cmp_0'
  Mapping 'float_adder_0_DP_OP_43_235_1646_0_0'
  Mapping 'float_adder_0_DP_OP_143_211_8882_0_0'
  Mapping 'float_adder_0_DP_OP_132_142_8221_0_0'
  Mapping 'float_adder_0_DP_OP_131_141_2669_0_0'
  Mapping 'float_adder_0_DP_OP_129_139_7556_0_0'
  Mapping 'float_adder_0_DP_OP_128_138_898_0_0'
  Selecting implementations
  Mapping 'float_adder_0_DW01_inc_1'
  Mapping 'float_adder_0_DW01_inc_2'
  Mapping 'float_multiplier_0_DW_mult_uns_2_0'
  Mapping 'float_multiplier_0_DP_OP_114_133_1607_0_0'
  Selecting implementations
  Mapping 'float_multiplier_0_DW01_inc_1'
  Mapping 'float_multiplier_0_DW01_inc_2'
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:26   88752.6      0.00       0.0       0.1                              0.1004      0.00
    0:00:28   88468.6      0.00       0.0       0.4                              0.1007      0.00
    0:00:28   88468.6      0.00       0.0       0.4                              0.1007      0.00
    0:00:28   88468.6      0.00       0.0       0.4                              0.1007      0.00
    0:00:29   88468.6      0.00       0.0       0.4                              0.1007      0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:29   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:30   88401.9      0.00       0.0       0.4                              0.1003      0.00
    0:00:31   88394.9      0.00       0.0       0.4                              0.1003      0.00


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:32   88394.9      0.00       0.0       0.4                              0.1003      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00


  Beginning Power Optimization
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:33   88374.3      0.00       0.0       0.0                              0.1002      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00

  Beginning Multi-VT Optimization Phase
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:36   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:37   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:37   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:37   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:37   88145.6      0.00       0.0       0.0                              0.0990      0.00
    0:00:39   88037.9      0.00       0.0       0.0                              0.0983      0.00
    0:00:40   87997.6      0.00       0.0       0.0                              0.0980      0.00
    0:00:41   87980.3      0.00       0.0       0.0                              0.0979      0.00
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
    0:00:43   87976.3      0.00       0.0       0.0                              0.0977      0.00
    0:00:43   87976.3      0.00       0.0       0.0                              0.0977      0.00
    0:00:43   87976.3      0.00       0.0       0.0                              0.0977      0.00
    0:00:43   87976.3      0.00       0.0       0.0                              0.0977      0.00
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/i_CLK': 4790 load(s), 1 driver(s)
***********************************************************************
                                                                       
                       common_reports.tcl                              
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                         05_gate_clock.tcl                             
                                                                       
***********************************************************************

Current clock gating style....
Sequential cell: latch
Minimum register bank size: 4
Minimum bank size for enhanced clock gating: 8
Maximum fanout: 128
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Information: Performing leakage power and dynamic power optimization. (PWR-850)
Alib files are up-to-date.
Information: Performing clock gating circuitry identification in design 'khu_sensor_pad'. (PWR-757)

Information: There are 351 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition V105WTP1250 set on design khu_sensor_pad has different process,
voltage and temperatures parameters than the parameters at which target library 
std150e_bst_135_n040 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:04   87976.3      0.00       0.0       0.0                              0.0979      0.00
Information: Performing global clock-gating on design khu_sensor_pad. (PWR-731)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:27   86746.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:27   86746.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:27   86746.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:27   86746.3      0.00       0.0      25.2                              0.1019      0.00

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Mapping 'mpr121_controller_DW01_inc_1'
  Mapping 'mpr121_controller_DW01_inc_2'
  Selecting implementations
  Mapping 'ads1292_filter_DW01_inc_1'
  Mapping 'ads1292_filter_DW01_inc_2'
  Selecting implementations
  Mapping 'ads1292_controller_DW01_inc_1'
  Mapping 'ads1292_controller_DW01_inc_2'
  Selecting implementations
  Mapping 'uart_tx_DW01_inc_1'
  Mapping 'uart_tx_DW01_inc_2'
  Selecting implementations
  Mapping 'uart_rx_DW01_inc_1'
  Mapping 'uart_rx_DW01_inc_2'
  Selecting implementations
  Mapping 'i2c_master_DW01_dec_1'
  Mapping 'i2c_master_DW01_dec_2'
  Selecting implementations
  Mapping 'converter_i2f_DW01_sub_1'
  Mapping 'converter_i2f_DW01_sub_2'
  Mapping 'converter_i2f_DW01_inc_2'
  Mapping 'converter_i2f_DW01_inc_3'
  Mapping 'converter_i2f_DW01_inc_4'
  Mapping 'converter_i2f_DW01_inc_5'
  Mapping 'converter_f2i_DP_OP_16_126_7129_0_0'
  Mapping 'converter_f2i_DP_OP_15_125_6361_0_0'
  Selecting implementations
  Mapping 'converter_f2i_DW01_sub_1'
  Mapping 'converter_f2i_DW01_sub_2'
  Selecting implementations
  Mapping 'spi_master_DW01_inc_1'
  Mapping 'spi_master_DW01_inc_2'
  Mapping 'float_adder_3_DW_cmp_0'
  Mapping 'float_adder_3_DP_OP_43_247_8814_0_0'
  Mapping 'float_adder_3_DP_OP_143_220_7930_0_0'
  Mapping 'float_adder_3_DP_OP_132_210_6037_0_0'
  Mapping 'float_adder_3_DP_OP_131_209_1709_0_0'
  Mapping 'float_adder_3_DP_OP_129_207_5372_0_0'
  Mapping 'float_adder_3_DP_OP_128_206_9905_0_0'
  Selecting implementations
  Mapping 'float_adder_3_DW01_inc_1'
  Mapping 'float_adder_3_DW01_inc_2'
  Mapping 'float_multiplier_5_DW_mult_uns_2_0'
  Mapping 'float_multiplier_5_DP_OP_114_201_6986_0_0'
  Selecting implementations
  Mapping 'float_multiplier_5_DW01_inc_1'
  Mapping 'float_multiplier_5_DW01_inc_2'
  Mapping 'float_multiplier_4_DW_mult_uns_2_0'
  Mapping 'float_multiplier_4_DP_OP_114_191_6440_0_0'
  Selecting implementations
  Mapping 'float_multiplier_4_DW01_inc_1'
  Mapping 'float_multiplier_4_DW01_inc_2'
  Mapping 'float_adder_2_DW_cmp_0'
  Mapping 'float_adder_2_DP_OP_43_243_1878_0_0'
  Mapping 'float_adder_2_DP_OP_143_217_5633_0_0'
  Mapping 'float_adder_2_DP_OP_132_184_9028_0_0'
  Mapping 'float_adder_2_DP_OP_131_183_7810_0_0'
  Mapping 'float_adder_2_DP_OP_129_181_2885_0_0'
  Mapping 'float_adder_2_DP_OP_128_180_8620_0_0'
  Selecting implementations
  Mapping 'float_adder_2_DW01_inc_1'
  Mapping 'float_adder_2_DW01_inc_2'
  Mapping 'float_adder_1_DW_cmp_0'
  Mapping 'float_adder_1_DP_OP_43_239_1622_0_0'
  Mapping 'float_adder_1_DP_OP_143_214_9477_0_0'
  Mapping 'float_adder_1_DP_OP_132_178_6707_0_0'
  Mapping 'float_adder_1_DP_OP_131_177_7858_0_0'
  Mapping 'float_adder_1_DP_OP_129_175_564_0_0'
  Mapping 'float_adder_1_DP_OP_128_174_8668_0_0'
  Selecting implementations
  Mapping 'float_adder_1_DW01_inc_1'
  Mapping 'float_adder_1_DW01_inc_2'
  Mapping 'float_multiplier_3_DW_mult_uns_2_0'
  Mapping 'float_multiplier_3_DP_OP_114_169_7349_0_0'
  Selecting implementations
  Mapping 'float_multiplier_3_DW01_inc_1'
  Mapping 'float_multiplier_3_DW01_inc_2'
  Mapping 'float_multiplier_2_DW_mult_uns_2_0'
  Mapping 'float_multiplier_2_DP_OP_114_159_8578_0_0'
  Selecting implementations
  Mapping 'float_multiplier_2_DW01_inc_1'
  Mapping 'float_multiplier_2_DW01_inc_2'
  Mapping 'float_multiplier_1_DW_mult_uns_2_0'
  Mapping 'float_multiplier_1_DP_OP_114_149_2707_0_0'
  Selecting implementations
  Mapping 'float_multiplier_1_DW01_inc_1'
  Mapping 'float_multiplier_1_DW01_inc_2'
  Mapping 'float_adder_0_DW_cmp_0'
  Mapping 'float_adder_0_DP_OP_43_235_1646_0_0'
  Mapping 'float_adder_0_DP_OP_143_211_8882_0_0'
  Mapping 'float_adder_0_DP_OP_132_142_8221_0_0'
  Mapping 'float_adder_0_DP_OP_131_141_2669_0_0'
  Mapping 'float_adder_0_DP_OP_129_139_7556_0_0'
  Mapping 'float_adder_0_DP_OP_128_138_898_0_0'
  Selecting implementations
  Mapping 'float_adder_0_DW01_inc_1'
  Mapping 'float_adder_0_DW01_inc_2'
  Mapping 'float_multiplier_0_DW_mult_uns_2_0'
  Mapping 'float_multiplier_0_DP_OP_114_133_1607_0_0'
  Selecting implementations
  Mapping 'float_multiplier_0_DW01_inc_1'
  Mapping 'float_multiplier_0_DW01_inc_2'
    0:00:47   86737.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:47   86737.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:47   86737.3      0.00       0.0      25.2                              0.1019      0.00
    0:00:47   86737.3      0.00       0.0      25.2                              0.1019      0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:48   86250.3      0.00       0.0      23.8                              0.0999      0.00
    0:00:51   87812.6      0.00       0.0      23.8                              0.0986      0.00


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:52   87812.6      0.00       0.0      23.8                              0.0986      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00


  Beginning Power Optimization
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:53   87823.9      0.00       0.0       0.0                              0.0987      0.00
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:56   87471.3      0.00       0.0       0.0                              0.0962      0.00

  Beginning Multi-VT Optimization Phase
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE  MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER     COST   
  --------- --------- --------- --------- --------- ------------------------- --------- ---------
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:57   87471.3      0.00       0.0       0.0                              0.0962      0.00
    0:00:59   87423.6      0.00       0.0       0.0                              0.0958      0.00
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
    0:01:02   87374.9      0.00       0.0       0.0                              0.0969      0.00
    0:01:02   87374.9      0.00       0.0       0.0                              0.0969      0.00
    0:01:02   87374.9      0.00       0.0       0.0                              0.0969      0.00
    0:01:02   87374.9      0.00       0.0       0.0                              0.0969      0.00
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'

  Optimization Complete
  ---------------------
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/net134493': 1926 load(s), 1 driver(s)
***********************************************************************
                                                                       
                       common_reports.tcl                              
                                                                       
***********************************************************************
source ./dc_scripts/06_design_finish.tcl
***********************************************************************
                                                                       
                        06_design_finish.tcl                           
                                                                       
***********************************************************************
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Writing verilog file '/home/graduation_project3/2015103977/01_RTL_Synthesis/outputs/khu_sensor_pad.vg'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/graduation_project3/2015103977/01_RTL_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
Information: Writing parasitics to file '/home/graduation_project3/2015103977/01_RTL_Synthesis/outputs/khu_sensor_pad_parasitics'. (WP-3)
Current design is 'khu_sensor_top'.
Writing verilog file '/home/graduation_project3/2015103977/01_RTL_Synthesis/outputs/khu_sensor_top.vg'.
1
start_gui
Current design is 'khu_sensor_top'.
#exit
dc_shell> dc_shell> set_design sensor_core
Error: ambiguous command 'set_design' matched 3 commands:
	(set_design_attributes, set_design_license, set_design_top) (CMD-006)
Current design is 'khu_sensor_top'.
dc_shell> set_design_top sensor_core
1
dc_shell> current_design
Current design is 'khu_sensor_top'.
{khu_sensor_top}
dc_shell> set_design_top sensor_core
Error: The top-level design instance has been defined. (UPF-029)
0
dc_shell> current_design sensor_core
Current design is 'sensor_core'.
dc_shell> report_area
 
****************************************
Report : area
Design : sensor_core
Version: F-2011.09-SP5-3
Date   : Tue Oct  6 18:02:20 2020
****************************************

Information: Performing clock gating circuitry identification in design 'sensor_core'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating design information... (UID-85)
Library(s) Used:

    std150e_wst_105_p125 (File: /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db)

Number of ports:                          162
Number of nets:                          1262
Number of cells:                          929
Number of combinational cells:            655
Number of sequential cells:               273
Number of macros:                           0
Number of buf/inv:                        101
Number of references:                      42

Combinational area:       1174.000687
Buf/Inv area:               74.000332
Noncombinational area:    2189.333359
Net Interconnect area:       0.007350  (No wire load specified)

Total cell area:          3363.334046
Total area:               3363.341396
1
Current design is 'sensor_core'.
dc_shell> current_design mpr121_controller
Current design is 'mpr121_controller'.
dc_shell> report_area
 
****************************************
Report : area
Design : mpr121_controller
Version: F-2011.09-SP5-3
Date   : Tue Oct  6 18:02:37 2020
****************************************

Information: Performing clock gating circuitry identification in design 'mpr121_controller'. (PWR-757)
Warning: Design contains no clocks or clock sources. (PWR-756)
Information: Updating design information... (UID-85)
Library(s) Used:

    std150e_wst_105_p125 (File: /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db)

Number of ports:                           37
Number of nets:                           316
Number of cells:                          210
Number of combinational cells:            145
Number of sequential cells:                61
Number of macros:                           0
Number of buf/inv:                         19
Number of references:                      30

Combinational area:        901.333853
Buf/Inv area:               72.000332
Noncombinational area:     923.333435
Net Interconnect area:       0.014700  (No wire load specified)

Total cell area:          1824.667288
Total area:               1824.681988
1
Current design is 'mpr121_controller'.
dc_shell> 