#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 23 19:49:38 2023
# Process ID: 22868
# Current directory: C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/Top.vds
# Journal file: C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1\vivado.jou
# Running On: LAPTOP-Shadowstorm, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17007 MB
#-----------------------------------------------------------
source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a35tfgg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'uart0' is locked:
* IP definition 'uart_bmpg (1.3)' for IP 'uart0' (customized with software release 2022.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15924
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'beq', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/ALU.v:27]
INFO: [Synth 8-11241] undeclared symbol 'kick_off', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DMA.v:26]
INFO: [Synth 8-11241] undeclared symbol 'kick_off', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InsMem.v:16]
INFO: [Synth 8-11241] undeclared symbol 'inst_type', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InstDecoder.v:34]
INFO: [Synth 8-11241] undeclared symbol 'uart_clk', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'cpu_clk', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-11241] undeclared symbol 'alu_op_raw', assumed default net type 'wire' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:100]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.020 ; gain = 408.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'upg_clk_wiz' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/upg_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'upg_clk_wiz' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/upg_clk_wiz_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'upg_clk_wiz' is unconnected for instance 'u_upg_clk_wiz' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-7023] instance 'u_upg_clk_wiz' of module 'upg_clk_wiz' has 4 connections declared, but only 3 given [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart0' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/uart0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'uart0' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/uart0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'InsMem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InsMem.v:5]
INFO: [Synth 8-6157] synthesizing module 'ins_mem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/ins_mem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ins_mem' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/ins_mem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InsMem' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InsMem.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'i_uart_done' does not match port width (1) of module 'InsMem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:65]
INFO: [Synth 8-6157] synthesizing module 'inst_decoder' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InstDecoder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_decoder' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InstDecoder.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'o_alu_op' does not match port width (6) of module 'inst_decoder' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:100]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Register.v:5]
WARNING: [Synth 8-7071] port 'o_read_ra' of module 'Register' is unconnected for instance 'u_Register' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:114]
WARNING: [Synth 8-7023] instance 'u_Register' of module 'Register' has 10 connections declared, but only 9 given [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:114]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6157] synthesizing module 'DMA' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DMA.v:5]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DataMem.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/data_mem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/.Xil/Vivado-22868-LAPTOP-Shadowstorm/realtime/data_mem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DataMem.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_read' does not match port width (1) of module 'DataMem' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DMA.v:37]
INFO: [Synth 8-6155] done synthesizing module 'DMA' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/DMA.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'uart_addr' does not match port width (14) of module 'DMA' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:176]
INFO: [Synth 8-6157] synthesizing module 'Keyboard_N_Segtube' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Key_Seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Keyboard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Keyboard.v:1]
INFO: [Synth 8-6157] synthesizing module 'segtube' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/segtube.v:3]
INFO: [Synth 8-6155] done synthesizing module 'segtube' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/segtube.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard_N_Segtube' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/Key_Seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-3848] Net o_inst_type in module/entity inst_decoder does not have driver. [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/InstDecoder.v:18]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/segtube.v:58]
WARNING: [Synth 8-7137] Register o_pc_rb_reg in module PC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.srcs/sources_1/new/PC.v:45]
WARNING: [Synth 8-7129] Port i_addr[31] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[30] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[29] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[28] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[27] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[26] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[25] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[24] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[23] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[22] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[21] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[20] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[19] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[18] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[17] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[16] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[15] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_addr[14] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_inst_type[2] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_inst_type[1] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_inst_type[0] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[31] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[30] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[29] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[28] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[27] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[26] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[14] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[13] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_inst[12] in module inst_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[31] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[30] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[29] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[28] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[27] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[26] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[25] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[24] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[23] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[22] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[21] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[20] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[19] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[18] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[17] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[16] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[15] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[14] in module InsMem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.305 ; gain = 509.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.305 ; gain = 509.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.305 ; gain = 509.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1318.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/data_mem/data_mem/ins_mem_in_context.xdc] for cell 'dma/myDM/dm'
Finished Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/data_mem/data_mem/ins_mem_in_context.xdc] for cell 'dma/myDM/dm'
Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'u_InsMem/im'
Finished Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'u_InsMem/im'
Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/uart0_1/uart0/uart0_in_context.xdc] for cell 'u_uart0'
Finished Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/uart0_1/uart0/uart0_in_context.xdc] for cell 'u_uart0'
Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/upg_clk_wiz/upg_clk_wiz/upg_clk_wiz_in_context.xdc] for cell 'u_upg_clk_wiz'
Finished Parsing XDC File [c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/upg_clk_wiz/upg_clk_wiz/upg_clk_wiz_in_context.xdc] for cell 'u_upg_clk_wiz'
Parsing XDC File [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1423.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dma/myDM/dm' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_InsMem/im' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/upg_clk_wiz/upg_clk_wiz/upg_clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.gen/sources_1/ip/upg_clk_wiz/upg_clk_wiz/upg_clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for dma/myDM/dm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_InsMem/im. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_uart0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_upg_clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 25    
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 49    
	   9 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul1, operation Mode is: A*B.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: Generating DSP mul1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: Generating DSP mul1, operation Mode is: A*B.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: Generating DSP mul1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul1 is absorbed into DSP mul1.
DSP Report: operator mul1 is absorbed into DSP mul1.
WARNING: [Synth 8-7129] Port i_pc[31] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[30] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[29] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[28] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[27] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[26] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[25] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[24] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[23] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[22] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[21] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[20] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[19] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[18] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[17] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[16] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[15] in module InsMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pc[14] in module InsMem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |upg_clk_wiz   |         1|
|2     |uart0         |         1|
|3     |data_mem      |         1|
|4     |ins_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |data_mem    |     1|
|2     |ins_mem     |     1|
|3     |uart0       |     1|
|4     |upg_clk_wiz |     1|
|5     |BUFG        |     2|
|6     |CARRY4      |    19|
|7     |LUT1        |     6|
|8     |LUT2        |    27|
|9     |LUT3        |     8|
|10    |LUT4        |   141|
|11    |LUT5        |    50|
|12    |LUT6        |   308|
|13    |MUXF7       |   132|
|14    |MUXF8       |    48|
|15    |FDCE        |    14|
|16    |FDRE        |  1202|
|17    |FDSE        |    17|
|18    |IBUF        |     6|
|19    |OBUF        |    45|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1423.754 ; gain = 509.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.754 ; gain = 615.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1423.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8816bc09
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1423.754 ; gain = 996.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/jayfe/Desktop/course/DTwo/CO/FeatherCPU/src/FeatherCPU.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 19:50:26 2023...
