

================================================================
== Vivado HLS Report for 'kernel_Loop_1_proc71'
================================================================
* Date:           Mon Sep 11 21:15:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.616 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82| 0.410 us | 0.410 us |   82|   82|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       81|       81|         9|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      66|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     121|    -|
|Register             |        -|      -|       23|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       23|     187|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i0_fu_142_p2         |     +    |      0|  0|   6|           4|           1|
    |icmp_ln58_fu_136_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |or_ln61_1_fu_171_p2  |    or    |      0|  0|   7|           7|           2|
    |or_ln61_2_fu_181_p2  |    or    |      0|  0|   7|           7|           2|
    |or_ln61_3_fu_191_p2  |    or    |      0|  0|   7|           7|           3|
    |or_ln61_4_fu_201_p2  |    or    |      0|  0|   7|           7|           3|
    |or_ln61_5_fu_211_p2  |    or    |      0|  0|   7|           7|           3|
    |or_ln61_6_fu_221_p2  |    or    |      0|  0|   7|           7|           3|
    |or_ln61_fu_161_p2    |    or    |      0|  0|   7|           7|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  66|          58|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  50|         11|    1|         11|
    |ap_done               |   9|          2|    1|          2|
    |i0_0_reg_125          |   9|          2|    4|          8|
    |in_bigbuf_V_address0  |  44|          9|    7|         63|
    |in_buf_V_V_blk_n      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 121|         26|   14|         86|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  10|   0|   10|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i0_0_reg_125    |   4|   0|    4|          0|
    |i0_reg_234      |   4|   0|    4|          0|
    |shl_ln_reg_239  |   4|   0|    7|          3|
    +----------------+----+----+-----+-----------+
    |Total           |  23|   0|   26|          3|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_done               | out |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | kernel_Loop_1_proc71 | return value |
|in_bigbuf_V_address0  | out |    7|  ap_memory |      in_bigbuf_V     |     array    |
|in_bigbuf_V_ce0       | out |    1|  ap_memory |      in_bigbuf_V     |     array    |
|in_bigbuf_V_q0        |  in |   16|  ap_memory |      in_bigbuf_V     |     array    |
|in_buf_V_V_din        | out |   16|   ap_fifo  |      in_buf_V_V      |    pointer   |
|in_buf_V_V_full_n     |  in |    1|   ap_fifo  |      in_buf_V_V      |    pointer   |
|in_buf_V_V_write      | out |    1|   ap_fifo  |      in_buf_V_V      |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

