{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494283069129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494283069141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 18:37:48 2017 " "Processing started: Mon May 08 18:37:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494283069141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283069141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283069142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494283070012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494283070012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_test.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_Test " "Found entity 1: IIC_Test" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494283087331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283087331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IIC_Avalon.v(74) " "Verilog HDL information at IIC_Avalon.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1494283087331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_avalon.v 2 2 " "Found 2 design units, including 2 entities, in source file iic_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_Avalon " "Found entity 1: IIC_Avalon" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494283087331 ""} { "Info" "ISGN_ENTITY_NAME" "2 IIC_Control " "Found entity 2: IIC_Control" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494283087331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283087331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIC_Test " "Elaborating entity \"IIC_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Test.v(43) " "Verilog HDL assignment warning at IIC_Test.v(43): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 "|IIC_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Test.v(45) " "Verilog HDL assignment warning at IIC_Test.v(45): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 "|IIC_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Test.v(46) " "Verilog HDL assignment warning at IIC_Test.v(46): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 "|IIC_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Test.v(47) " "Verilog HDL assignment warning at IIC_Test.v(47): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 "|IIC_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Test.v(48) " "Verilog HDL assignment warning at IIC_Test.v(48): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 "|IIC_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_Avalon IIC_Avalon:u3 " "Elaborating entity \"IIC_Avalon\" for hierarchy \"IIC_Avalon:u3\"" {  } { { "IIC_Test.v" "u3" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494283087392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IIC_Avalon.v(65) " "Verilog HDL assignment warning at IIC_Avalon.v(65): truncated value with size 32 to match size of target (16)" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087402 "|IIC_Test|IIC_Avalon:u3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IIC_Avalon.v(111) " "Verilog HDL Case Statement information at IIC_Avalon.v(111): all case item expressions in this case statement are onehot" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1494283087402 "|IIC_Test|IIC_Avalon:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_Control IIC_Avalon:u3\|IIC_Control:u0 " "Elaborating entity \"IIC_Control\" for hierarchy \"IIC_Avalon:u3\|IIC_Control:u0\"" {  } { { "IIC_Avalon.v" "u0" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494283087432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IIC_Avalon.v(170) " "Verilog HDL assignment warning at IIC_Avalon.v(170): truncated value with size 32 to match size of target (1)" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087432 "|IIC_Test|IIC_Avalon:u3|IIC_Control:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IIC_Avalon.v(171) " "Verilog HDL assignment warning at IIC_Avalon.v(171): truncated value with size 32 to match size of target (1)" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087432 "|IIC_Test|IIC_Avalon:u3|IIC_Control:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 IIC_Avalon.v(186) " "Verilog HDL assignment warning at IIC_Avalon.v(186): truncated value with size 32 to match size of target (6)" {  } { { "IIC_Avalon.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Avalon.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494283087432 "|IIC_Test|IIC_Avalon:u3|IIC_Control:u0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "IIC_Test.v" "" { Text "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/IIC_Test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494283088482 "|IIC_Test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494283088482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494283088633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494283089073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/output_files/Audio.map.smsg " "Generated suppressed messages file D:/University/Uwindsor/FPGA/Board/DE1-Soc/Audio/output_files/Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283089143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494283089313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494283089313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494283089403 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494283089403 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494283089403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494283089403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494283089403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494283089434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 18:38:09 2017 " "Processing ended: Mon May 08 18:38:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494283089434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494283089434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494283089434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494283089434 ""}
