/*
 * Generated by Bluespec Compiler, version 2025.01.1-9-g76db531e (build 76db531e)
 * 
 * On Mon Oct 27 07:01:48 UTC 2025
 * 
 */

/* Generation options: */
#ifndef __mkBF16_SIMD_Pipeline_h__
#define __mkBF16_SIMD_Pipeline_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkBF16_SIMD.h"


/* Class declaration for the mkBF16_SIMD_Pipeline module */
class MOD_mkBF16_SIMD_Pipeline : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUWide> INST_chunk0_a;
  MOD_Reg<tUWide> INST_chunk0_b;
  MOD_Reg<tUWide> INST_chunk0_c;
  MOD_Reg<tUWide> INST_chunk0_d;
  MOD_Reg<tUWide> INST_chunk1_a;
  MOD_Reg<tUWide> INST_chunk1_b;
  MOD_Reg<tUWide> INST_chunk1_c;
  MOD_Reg<tUWide> INST_chunk1_d;
  MOD_Reg<tUWide> INST_chunk2_a;
  MOD_Reg<tUWide> INST_chunk2_b;
  MOD_Reg<tUWide> INST_chunk2_c;
  MOD_Reg<tUWide> INST_chunk2_d;
  MOD_Reg<tUWide> INST_chunk3_a;
  MOD_Reg<tUWide> INST_chunk3_b;
  MOD_Reg<tUWide> INST_chunk3_c;
  MOD_Reg<tUWide> INST_chunk3_d;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_result_vector;
  MOD_mkBF16_SIMD INST_simd0;
  MOD_mkBF16_SIMD INST_simd1;
  MOD_mkBF16_SIMD INST_simd2;
  MOD_mkBF16_SIMD INST_simd3;
  MOD_Reg<tUInt32> INST_start_cycle;
  MOD_Reg<tUInt8> INST_state;
 
 /* Constructor */
 public:
  MOD_mkBF16_SIMD_Pipeline(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_start_computation_a;
  tUWide PORT_start_computation_b;
  tUWide PORT_start_computation_c;
  tUWide PORT_start_computation_d;
  tUWide PORT_get_result;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_state_0_EQ_3___d53;
  tUInt8 DEF_state__h852;
 
 /* Local definitions */
 private:
  tUWide DEF_result_vector__h410472;
  tUWide DEF_chunk3_d__h135645;
  tUWide DEF_chunk3_c__h127229;
  tUWide DEF_chunk3_b__h118813;
  tUWide DEF_chunk3_a__h110397;
  tUWide DEF_chunk2_d__h101952;
  tUWide DEF_chunk2_c__h93536;
  tUWide DEF_chunk2_b__h85120;
  tUWide DEF_chunk2_a__h76704;
  tUWide DEF_chunk1_d__h68259;
  tUWide DEF_chunk1_c__h59843;
  tUWide DEF_chunk1_b__h51427;
  tUWide DEF_chunk1_a__h43011;
  tUWide DEF_chunk0_d__h34568;
  tUWide DEF_chunk0_c__h26152;
  tUWide DEF_chunk0_b__h17736;
  tUWide DEF_chunk0_a__h9320;
  tUWide DEF_simd3_get_result____d45;
  tUWide DEF_simd2_get_result____d46;
  tUWide DEF_simd1_get_result____d48;
  tUWide DEF_simd0_get_result____d49;
  tUInt32 DEF_x__h209189;
  tUWide DEF_start_computation_d_BITS_4095_TO_3072___d69;
  tUWide DEF_start_computation_d_BITS_3071_TO_2048___d65;
  tUWide DEF_start_computation_d_BITS_2047_TO_1024___d61;
  tUWide DEF_start_computation_d_BITS_1023_TO_0___d57;
  tUWide DEF_start_computation_c_BITS_4095_TO_3072___d68;
  tUWide DEF_start_computation_c_BITS_3071_TO_2048___d64;
  tUWide DEF_start_computation_c_BITS_2047_TO_1024___d60;
  tUWide DEF_start_computation_c_BITS_1023_TO_0___d56;
  tUWide DEF_start_computation_b_BITS_4095_TO_3072___d67;
  tUWide DEF_start_computation_b_BITS_3071_TO_2048___d63;
  tUWide DEF_start_computation_b_BITS_2047_TO_1024___d59;
  tUWide DEF_start_computation_b_BITS_1023_TO_0___d55;
  tUWide DEF_start_computation_a_BITS_4095_TO_3072___d66;
  tUWide DEF_start_computation_a_BITS_3071_TO_2048___d62;
  tUWide DEF_start_computation_a_BITS_2047_TO_1024___d58;
  tUWide DEF_start_computation_a_BITS_1023_TO_0___d54;
  tUWide DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50;
  tUWide DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47;
 
 /* Rules */
 public:
  void RL_count_cycles();
  void RL_dispatch_parallel();
  void RL_check_completion();
  void RL_auto_reset();
 
 /* Methods */
 public:
  void METH_start_computation(tUWide ARG_start_computation_a,
			      tUWide ARG_start_computation_b,
			      tUWide ARG_start_computation_c,
			      tUWide ARG_start_computation_d);
  tUInt8 METH_RDY_start_computation();
  tUWide METH_get_result();
  tUInt8 METH_RDY_get_result();
  tUInt8 METH_computation_done();
  tUInt8 METH_RDY_computation_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBF16_SIMD_Pipeline &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBF16_SIMD_Pipeline &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBF16_SIMD_Pipeline &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBF16_SIMD_Pipeline &backing);
};

#endif /* ifndef __mkBF16_SIMD_Pipeline_h__ */
