

================================================================
== Vivado HLS Report for 'streamBnRelu_l0'
================================================================
* Date:           Tue May 10 21:14:59 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.846 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_bn_qurelu_fixed_fu_216  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_225  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_234  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_243  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_252  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_261  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_270  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_bn_qurelu_fixed_fu_279  |bn_qurelu_fixed  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         8|          4|          4|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "%rep_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rep)" [./src/conv2d_l0.hpp:241]   --->   Operation 12 'read' 'rep_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i416* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln244)   --->   "%shl_ln244 = shl i32 %rep_read, 7" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 16 'shl' 'shl_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln244)   --->   "%shl_ln244_1 = shl i32 %rep_read, 5" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 17 'shl' 'shl_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln244 = add i32 %shl_ln244_1, %shl_ln244" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 18 'add' 'add_ln244' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln244, i7 0)" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = zext i39 %tmp_s to i40" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 20 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %add_ln244, i5 0)" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 21 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2 = zext i37 %tmp_1 to i40" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 22 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.23ns)   --->   "%bound = add i40 %p_shl2, %p_shl" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 23 'add' 'bound' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br label %.preheader202.0.i" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i40 [ 0, %entry ], [ %add_ln244_1, %hls_label_23 ]" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.28ns)   --->   "%icmp_ln244 = icmp eq i40 %indvar_flatten, %bound" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 26 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.23ns)   --->   "%add_ln244_1 = add i40 %indvar_flatten, 1" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 27 'add' 'add_ln244_1' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.exit, label %hls_label_23" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 29 [1/1] (1.75ns)   --->   "%tmp_V = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)" [./src/conv2d_l0.hpp:253->./src/conv2d_l0.hpp:291]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 416> <Depth = 0> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i416 %tmp_V to i26" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 30 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%invec_1_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 26, i32 51)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 31 'partselect' 'invec_1_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%invec_2_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 52, i32 77)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 32 'partselect' 'invec_2_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%invec_3_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 78, i32 103)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 33 'partselect' 'invec_3_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%invec_4_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 104, i32 129)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 34 'partselect' 'invec_4_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%invec_5_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 130, i32 155)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 35 'partselect' 'invec_5_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%invec_6_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 156, i32 181)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 36 'partselect' 'invec_6_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%invec_7_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 182, i32 207)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 37 'partselect' 'invec_7_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%invec_8_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 208, i32 233)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 38 'partselect' 'invec_8_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%invec_9_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 234, i32 259)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 39 'partselect' 'invec_9_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%invec_10_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 260, i32 285)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 40 'partselect' 'invec_10_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%invec_11_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 286, i32 311)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 41 'partselect' 'invec_11_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%invec_12_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 312, i32 337)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 42 'partselect' 'invec_12_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%invec_13_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 338, i32 363)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 43 'partselect' 'invec_13_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%invec_14_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 364, i32 389)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 44 'partselect' 'invec_14_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%invec_15_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 390, i32 415)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 45 'partselect' 'invec_15_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 46 [2/2] (2.84ns)   --->   "%p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 46 'call' 'p_0_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (2.84ns)   --->   "%p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 47 'call' 'p_0_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [2/2] (2.84ns)   --->   "%p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 48 'call' 'p_0_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [2/2] (2.84ns)   --->   "%p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 49 'call' 'p_0_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (2.84ns)   --->   "%p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 50 'call' 'p_0_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/2] (2.84ns)   --->   "%p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 51 'call' 'p_0_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [2/2] (2.84ns)   --->   "%p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 52 'call' 'p_0_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [2/2] (2.84ns)   --->   "%p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 53 'call' 'p_0_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 54 [1/2] (2.54ns)   --->   "%p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 54 'call' 'p_0_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/2] (2.54ns)   --->   "%p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 55 'call' 'p_0_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (2.54ns)   --->   "%p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 56 'call' 'p_0_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/2] (2.54ns)   --->   "%p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 57 'call' 'p_0_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/2] (2.54ns)   --->   "%p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 58 'call' 'p_0_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [1/2] (2.54ns)   --->   "%p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 59 'call' 'p_0_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/2] (2.54ns)   --->   "%p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 60 'call' 'p_0_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/2] (2.54ns)   --->   "%p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 61 'call' 'p_0_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [2/2] (2.84ns)   --->   "%p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 62 'call' 'p_0_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [2/2] (2.84ns)   --->   "%p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 63 'call' 'p_0_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [2/2] (2.84ns)   --->   "%p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 64 'call' 'p_0_0_i_91' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [2/2] (2.84ns)   --->   "%p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 65 'call' 'p_0_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [2/2] (2.84ns)   --->   "%p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 66 'call' 'p_0_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [2/2] (2.84ns)   --->   "%p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 67 'call' 'p_0_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 68 [2/2] (2.84ns)   --->   "%p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 68 'call' 'p_0_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [2/2] (2.84ns)   --->   "%p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 69 'call' 'p_0_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (1.75ns)   --->   "%tmp_V_1 = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)" [./src/conv2d_l0.hpp:263->./src/conv2d_l0.hpp:291]   --->   Operation 70 'read' 'tmp_V_1' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 416> <Depth = 0> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i416 %tmp_V_1 to i26" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 71 'trunc' 'trunc_ln647_3' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%invec_1_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 26, i32 51)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 72 'partselect' 'invec_1_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%invec_2_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 52, i32 77)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 73 'partselect' 'invec_2_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%invec_3_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 78, i32 103)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 74 'partselect' 'invec_3_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%invec_4_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 104, i32 129)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 75 'partselect' 'invec_4_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%invec_5_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 130, i32 155)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 76 'partselect' 'invec_5_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%invec_6_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 156, i32 181)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 77 'partselect' 'invec_6_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%invec_7_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 182, i32 207)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 78 'partselect' 'invec_7_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%invec_8_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 208, i32 233)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 79 'partselect' 'invec_8_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%invec_9_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 234, i32 259)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 80 'partselect' 'invec_9_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%invec_10_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 260, i32 285)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 81 'partselect' 'invec_10_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%invec_11_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 286, i32 311)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 82 'partselect' 'invec_11_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%invec_12_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 312, i32 337)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 83 'partselect' 'invec_12_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%invec_13_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 338, i32 363)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 84 'partselect' 'invec_13_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%invec_14_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 364, i32 389)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 85 'partselect' 'invec_14_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%invec_15_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 390, i32 415)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 86 'partselect' 'invec_15_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 87 [1/2] (2.54ns)   --->   "%p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 87 'call' 'p_0_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 88 [1/2] (2.54ns)   --->   "%p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 88 'call' 'p_0_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 89 [1/2] (2.54ns)   --->   "%p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 89 'call' 'p_0_0_i_91' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 90 [1/2] (2.54ns)   --->   "%p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 90 'call' 'p_0_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 91 [1/2] (2.54ns)   --->   "%p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 91 'call' 'p_0_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/2] (2.54ns)   --->   "%p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 92 'call' 'p_0_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [1/2] (2.54ns)   --->   "%p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 93 'call' 'p_0_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/2] (2.54ns)   --->   "%p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 94 'call' 'p_0_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [2/2] (2.84ns)   --->   "%p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 95 'call' 'p_013_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 96 [2/2] (2.84ns)   --->   "%p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 96 'call' 'p_013_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 97 [2/2] (2.84ns)   --->   "%p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 97 'call' 'p_013_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 98 [2/2] (2.84ns)   --->   "%p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 98 'call' 'p_013_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 99 [2/2] (2.84ns)   --->   "%p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 99 'call' 'p_013_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [2/2] (2.84ns)   --->   "%p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 100 'call' 'p_013_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 101 [2/2] (2.84ns)   --->   "%p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 101 'call' 'p_013_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 102 [2/2] (2.84ns)   --->   "%p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 102 'call' 'p_013_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.84>
ST_8 : Operation 103 [1/2] (2.54ns)   --->   "%p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 103 'call' 'p_013_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [1/2] (2.54ns)   --->   "%p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 104 'call' 'p_013_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/2] (2.54ns)   --->   "%p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 105 'call' 'p_013_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 106 [1/2] (2.54ns)   --->   "%p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 106 'call' 'p_013_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 107 [1/2] (2.54ns)   --->   "%p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 107 'call' 'p_013_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 108 [1/2] (2.54ns)   --->   "%p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 108 'call' 'p_013_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 109 [1/2] (2.54ns)   --->   "%p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 109 'call' 'p_013_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [1/2] (2.54ns)   --->   "%p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 110 'call' 'p_013_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [2/2] (2.84ns)   --->   "%p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 111 'call' 'p_013_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [2/2] (2.84ns)   --->   "%p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 112 'call' 'p_013_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [2/2] (2.84ns)   --->   "%p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 113 'call' 'p_013_0_i_92' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 114 [2/2] (2.84ns)   --->   "%p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 114 'call' 'p_013_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 115 [2/2] (2.84ns)   --->   "%p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 115 'call' 'p_013_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 116 [2/2] (2.84ns)   --->   "%p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 116 'call' 'p_013_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [2/2] (2.84ns)   --->   "%p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 117 'call' 'p_013_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 118 [2/2] (2.84ns)   --->   "%p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 118 'call' 'p_013_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.54>
ST_9 : Operation 119 [1/2] (2.54ns)   --->   "%p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 119 'call' 'p_013_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [1/2] (2.54ns)   --->   "%p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 120 'call' 'p_013_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/2] (2.54ns)   --->   "%p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 121 'call' 'p_013_0_i_92' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 122 [1/2] (2.54ns)   --->   "%p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 122 'call' 'p_013_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/2] (2.54ns)   --->   "%p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 123 'call' 'p_013_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 124 [1/2] (2.54ns)   --->   "%p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 124 'call' 'p_013_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/2] (2.54ns)   --->   "%p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 125 'call' 'p_013_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [1/2] (2.54ns)   --->   "%p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 126 'call' 'p_013_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50022)" [./src/conv2d_l0.hpp:246->./src/conv2d_l0.hpp:291]   --->   Operation 127 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:248->./src/conv2d_l0.hpp:291]   --->   Operation 128 'specpipeline' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i128 @_ssdm_op_BitConcatenate.i128.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %p_013_0_14_i, i4 %p_013_0_13_i, i4 %p_013_0_12_i, i4 %p_013_0_11_i, i4 %p_013_0_10_i, i4 %p_013_0_i_92, i4 %p_013_0_9_i, i4 %p_013_0_8_i, i4 %p_013_0_7_i, i4 %p_013_0_6_i, i4 %p_013_0_5_i, i4 %p_013_0_4_i, i4 %p_013_0_3_i, i4 %p_013_0_2_i, i4 %p_013_0_1_i, i4 %p_013_0_i, i4 %p_0_0_14_i, i4 %p_0_0_13_i, i4 %p_0_0_12_i, i4 %p_0_0_11_i, i4 %p_0_0_10_i, i4 %p_0_0_i_91, i4 %p_0_0_9_i, i4 %p_0_0_8_i, i4 %p_0_0_7_i, i4 %p_0_0_6_i, i4 %p_0_0_5_i, i4 %p_0_0_4_i, i4 %p_0_0_3_i, i4 %p_0_0_2_i, i4 %p_0_0_1_i, i4 %p_0_0_i)" [./src/conv2d_l0.hpp:272->./src/conv2d_l0.hpp:291]   --->   Operation 129 'bitconcatenate' 'tmp_V_2' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_2)" [./src/conv2d_l0.hpp:272->./src/conv2d_l0.hpp:291]   --->   Operation 130 'write' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50022, i32 %tmp_i)" [./src/conv2d_l0.hpp:273->./src/conv2d_l0.hpp:291]   --->   Operation 131 'specregionend' 'empty' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader202.0.i" [./src/conv2d_l0.hpp:246->./src/conv2d_l0.hpp:291]   --->   Operation 132 'br' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:291]   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_read           (read           ) [ 001000000000]
specinterface_ln0  (specinterface  ) [ 000000000000]
specinterface_ln0  (specinterface  ) [ 000000000000]
specinterface_ln0  (specinterface  ) [ 000000000000]
shl_ln244          (shl            ) [ 000000000000]
shl_ln244_1        (shl            ) [ 000000000000]
add_ln244          (add            ) [ 000000000000]
tmp_s              (bitconcatenate ) [ 000000000000]
p_shl              (zext           ) [ 000000000000]
tmp_1              (bitconcatenate ) [ 000000000000]
p_shl2             (zext           ) [ 000000000000]
bound              (add            ) [ 000111111110]
br_ln244           (br             ) [ 001111111110]
indvar_flatten     (phi            ) [ 000100000000]
icmp_ln244         (icmp           ) [ 000111111110]
add_ln244_1        (add            ) [ 001111111110]
br_ln244           (br             ) [ 000000000000]
tmp_V              (read           ) [ 000000000000]
trunc_ln647        (trunc          ) [ 000001000000]
invec_1_V          (partselect     ) [ 000001000000]
invec_2_V          (partselect     ) [ 000001000000]
invec_3_V          (partselect     ) [ 000001000000]
invec_4_V          (partselect     ) [ 000001000000]
invec_5_V          (partselect     ) [ 000001000000]
invec_6_V          (partselect     ) [ 000001000000]
invec_7_V          (partselect     ) [ 000001000000]
invec_8_V          (partselect     ) [ 000001100000]
invec_9_V          (partselect     ) [ 000001100000]
invec_10_V         (partselect     ) [ 000001100000]
invec_11_V         (partselect     ) [ 000001100000]
invec_12_V         (partselect     ) [ 000001100000]
invec_13_V         (partselect     ) [ 000001100000]
invec_14_V         (partselect     ) [ 000001100000]
invec_15_V         (partselect     ) [ 000001100000]
p_0_0_i            (call           ) [ 000111111110]
p_0_0_1_i          (call           ) [ 000111111110]
p_0_0_2_i          (call           ) [ 000111111110]
p_0_0_3_i          (call           ) [ 000111111110]
p_0_0_4_i          (call           ) [ 000111111110]
p_0_0_5_i          (call           ) [ 000111111110]
p_0_0_6_i          (call           ) [ 000111111110]
p_0_0_7_i          (call           ) [ 000111111110]
tmp_V_1            (read           ) [ 000000000000]
trunc_ln647_3      (trunc          ) [ 000100010000]
invec_1_V_1        (partselect     ) [ 000100010000]
invec_2_V_1        (partselect     ) [ 000100010000]
invec_3_V_1        (partselect     ) [ 000100010000]
invec_4_V_1        (partselect     ) [ 000100010000]
invec_5_V_1        (partselect     ) [ 000100010000]
invec_6_V_1        (partselect     ) [ 000100010000]
invec_7_V_1        (partselect     ) [ 000100010000]
invec_8_V_1        (partselect     ) [ 000110011000]
invec_9_V_1        (partselect     ) [ 000110011000]
invec_10_V_1       (partselect     ) [ 000110011000]
invec_11_V_1       (partselect     ) [ 000110011000]
invec_12_V_1       (partselect     ) [ 000110011000]
invec_13_V_1       (partselect     ) [ 000110011000]
invec_14_V_1       (partselect     ) [ 000110011000]
invec_15_V_1       (partselect     ) [ 000110011000]
p_0_0_8_i          (call           ) [ 000011101110]
p_0_0_9_i          (call           ) [ 000011101110]
p_0_0_i_91         (call           ) [ 000011101110]
p_0_0_10_i         (call           ) [ 000011101110]
p_0_0_11_i         (call           ) [ 000011101110]
p_0_0_12_i         (call           ) [ 000011101110]
p_0_0_13_i         (call           ) [ 000011101110]
p_0_0_14_i         (call           ) [ 000011101110]
p_013_0_i          (call           ) [ 000001100110]
p_013_0_1_i        (call           ) [ 000001100110]
p_013_0_2_i        (call           ) [ 000001100110]
p_013_0_3_i        (call           ) [ 000001100110]
p_013_0_4_i        (call           ) [ 000001100110]
p_013_0_5_i        (call           ) [ 000001100110]
p_013_0_6_i        (call           ) [ 000001100110]
p_013_0_7_i        (call           ) [ 000001100110]
p_013_0_8_i        (call           ) [ 000000100010]
p_013_0_9_i        (call           ) [ 000000100010]
p_013_0_i_92       (call           ) [ 000000100010]
p_013_0_10_i       (call           ) [ 000000100010]
p_013_0_11_i       (call           ) [ 000000100010]
p_013_0_12_i       (call           ) [ 000000100010]
p_013_0_13_i       (call           ) [ 000000100010]
p_013_0_14_i       (call           ) [ 000000100010]
tmp_i              (specregionbegin) [ 000000000000]
specpipeline_ln248 (specpipeline   ) [ 000000000000]
tmp_V_2            (bitconcatenate ) [ 000000000000]
write_ln272        (write          ) [ 000000000000]
empty              (specregionend  ) [ 000000000000]
br_ln246           (br             ) [ 001111111110]
ret_ln291          (ret            ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rep">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rep"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i416P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i416.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_qurelu_fixed"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50022"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="rep_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rep_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="416" slack="0"/>
<pin id="194" dir="0" index="1" bw="416" slack="0"/>
<pin id="195" dir="1" index="2" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_1/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln272_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="128" slack="0"/>
<pin id="201" dir="0" index="2" bw="128" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln272/10 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="40" slack="1"/>
<pin id="207" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="40" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_bn_qurelu_fixed_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="26" slack="1"/>
<pin id="219" dir="0" index="2" bw="13" slack="0"/>
<pin id="220" dir="0" index="3" bw="25" slack="0"/>
<pin id="221" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_i/5 p_0_0_8_i/6 p_013_0_i/7 p_013_0_8_i/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_bn_qurelu_fixed_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="26" slack="1"/>
<pin id="228" dir="0" index="2" bw="14" slack="0"/>
<pin id="229" dir="0" index="3" bw="26" slack="0"/>
<pin id="230" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_1_i/5 p_0_0_9_i/6 p_013_0_1_i/7 p_013_0_9_i/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_bn_qurelu_fixed_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="26" slack="1"/>
<pin id="237" dir="0" index="2" bw="14" slack="0"/>
<pin id="238" dir="0" index="3" bw="30" slack="0"/>
<pin id="239" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_2_i/5 p_0_0_i_91/6 p_013_0_2_i/7 p_013_0_i_92/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_bn_qurelu_fixed_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="26" slack="1"/>
<pin id="246" dir="0" index="2" bw="14" slack="0"/>
<pin id="247" dir="0" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_3_i/5 p_0_0_10_i/6 p_013_0_3_i/7 p_013_0_10_i/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_bn_qurelu_fixed_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="26" slack="1"/>
<pin id="255" dir="0" index="2" bw="15" slack="0"/>
<pin id="256" dir="0" index="3" bw="31" slack="0"/>
<pin id="257" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_4_i/5 p_0_0_11_i/6 p_013_0_4_i/7 p_013_0_11_i/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_bn_qurelu_fixed_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="26" slack="1"/>
<pin id="264" dir="0" index="2" bw="14" slack="0"/>
<pin id="265" dir="0" index="3" bw="30" slack="0"/>
<pin id="266" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_5_i/5 p_0_0_12_i/6 p_013_0_5_i/7 p_013_0_12_i/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_bn_qurelu_fixed_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="26" slack="1"/>
<pin id="273" dir="0" index="2" bw="14" slack="0"/>
<pin id="274" dir="0" index="3" bw="30" slack="0"/>
<pin id="275" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_6_i/5 p_0_0_13_i/6 p_013_0_6_i/7 p_013_0_13_i/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_bn_qurelu_fixed_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="26" slack="1"/>
<pin id="282" dir="0" index="2" bw="14" slack="0"/>
<pin id="283" dir="0" index="3" bw="28" slack="0"/>
<pin id="284" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_0_7_i/5 p_0_0_14_i/6 p_013_0_7_i/7 p_013_0_14_i/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="26" slack="0"/>
<pin id="306" dir="0" index="1" bw="416" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_1_V/4 invec_1_V_1/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="26" slack="0"/>
<pin id="316" dir="0" index="1" bw="416" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_2_V/4 invec_2_V_1/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="26" slack="0"/>
<pin id="326" dir="0" index="1" bw="416" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_3_V/4 invec_3_V_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="26" slack="0"/>
<pin id="336" dir="0" index="1" bw="416" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="9" slack="0"/>
<pin id="339" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_4_V/4 invec_4_V_1/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="26" slack="0"/>
<pin id="346" dir="0" index="1" bw="416" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="0" index="3" bw="9" slack="0"/>
<pin id="349" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_5_V/4 invec_5_V_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="26" slack="0"/>
<pin id="356" dir="0" index="1" bw="416" slack="0"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="0" index="3" bw="9" slack="0"/>
<pin id="359" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_6_V/4 invec_6_V_1/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="26" slack="0"/>
<pin id="366" dir="0" index="1" bw="416" slack="0"/>
<pin id="367" dir="0" index="2" bw="9" slack="0"/>
<pin id="368" dir="0" index="3" bw="9" slack="0"/>
<pin id="369" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_7_V/4 invec_7_V_1/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="26" slack="0"/>
<pin id="376" dir="0" index="1" bw="416" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="9" slack="0"/>
<pin id="379" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_8_V/4 invec_8_V_1/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="26" slack="0"/>
<pin id="386" dir="0" index="1" bw="416" slack="0"/>
<pin id="387" dir="0" index="2" bw="9" slack="0"/>
<pin id="388" dir="0" index="3" bw="10" slack="0"/>
<pin id="389" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_9_V/4 invec_9_V_1/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="26" slack="0"/>
<pin id="396" dir="0" index="1" bw="416" slack="0"/>
<pin id="397" dir="0" index="2" bw="10" slack="0"/>
<pin id="398" dir="0" index="3" bw="10" slack="0"/>
<pin id="399" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_10_V/4 invec_10_V_1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="26" slack="0"/>
<pin id="406" dir="0" index="1" bw="416" slack="0"/>
<pin id="407" dir="0" index="2" bw="10" slack="0"/>
<pin id="408" dir="0" index="3" bw="10" slack="0"/>
<pin id="409" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_11_V/4 invec_11_V_1/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="0" index="1" bw="416" slack="0"/>
<pin id="417" dir="0" index="2" bw="10" slack="0"/>
<pin id="418" dir="0" index="3" bw="10" slack="0"/>
<pin id="419" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_12_V/4 invec_12_V_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="26" slack="0"/>
<pin id="426" dir="0" index="1" bw="416" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="0" index="3" bw="10" slack="0"/>
<pin id="429" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_13_V/4 invec_13_V_1/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="26" slack="0"/>
<pin id="436" dir="0" index="1" bw="416" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="0" index="3" bw="10" slack="0"/>
<pin id="439" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_14_V/4 invec_14_V_1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="26" slack="0"/>
<pin id="446" dir="0" index="1" bw="416" slack="0"/>
<pin id="447" dir="0" index="2" bw="10" slack="0"/>
<pin id="448" dir="0" index="3" bw="10" slack="0"/>
<pin id="449" dir="1" index="4" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="invec_15_V/4 invec_15_V_1/6 "/>
</bind>
</comp>

<comp id="454" class="1005" name="reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="26" slack="1"/>
<pin id="456" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_1_V invec_1_V_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="26" slack="1"/>
<pin id="461" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_2_V invec_2_V_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="26" slack="1"/>
<pin id="466" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_3_V invec_3_V_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="26" slack="1"/>
<pin id="471" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_4_V invec_4_V_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="26" slack="1"/>
<pin id="476" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_5_V invec_5_V_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="26" slack="1"/>
<pin id="481" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_6_V invec_6_V_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="26" slack="1"/>
<pin id="486" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="invec_7_V invec_7_V_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="26" slack="2"/>
<pin id="491" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_8_V invec_8_V_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="26" slack="2"/>
<pin id="496" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_9_V invec_9_V_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="26" slack="2"/>
<pin id="501" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_10_V invec_10_V_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="26" slack="2"/>
<pin id="506" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_11_V invec_11_V_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="26" slack="2"/>
<pin id="511" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_12_V invec_12_V_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="26" slack="2"/>
<pin id="516" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_13_V invec_13_V_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="26" slack="2"/>
<pin id="521" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_14_V invec_14_V_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="26" slack="2"/>
<pin id="526" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="invec_15_V invec_15_V_1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln244_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln244/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="shl_ln244_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln244_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln244_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="39" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_shl_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="39" slack="0"/>
<pin id="555" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="37" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_shl2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="37" slack="0"/>
<pin id="567" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="bound_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="37" slack="0"/>
<pin id="571" dir="0" index="1" bw="39" slack="0"/>
<pin id="572" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln244_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="40" slack="0"/>
<pin id="577" dir="0" index="1" bw="40" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln244_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="40" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln647_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="416" slack="0"/>
<pin id="588" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln647_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="416" slack="0"/>
<pin id="592" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_3/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_V_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="128" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="1"/>
<pin id="597" dir="0" index="2" bw="4" slack="1"/>
<pin id="598" dir="0" index="3" bw="4" slack="1"/>
<pin id="599" dir="0" index="4" bw="4" slack="1"/>
<pin id="600" dir="0" index="5" bw="4" slack="1"/>
<pin id="601" dir="0" index="6" bw="4" slack="1"/>
<pin id="602" dir="0" index="7" bw="4" slack="1"/>
<pin id="603" dir="0" index="8" bw="4" slack="1"/>
<pin id="604" dir="0" index="9" bw="4" slack="2"/>
<pin id="605" dir="0" index="10" bw="4" slack="2"/>
<pin id="606" dir="0" index="11" bw="4" slack="2"/>
<pin id="607" dir="0" index="12" bw="4" slack="2"/>
<pin id="608" dir="0" index="13" bw="4" slack="2"/>
<pin id="609" dir="0" index="14" bw="4" slack="2"/>
<pin id="610" dir="0" index="15" bw="4" slack="2"/>
<pin id="611" dir="0" index="16" bw="4" slack="2"/>
<pin id="612" dir="0" index="17" bw="4" slack="3"/>
<pin id="613" dir="0" index="18" bw="4" slack="3"/>
<pin id="614" dir="0" index="19" bw="4" slack="3"/>
<pin id="615" dir="0" index="20" bw="4" slack="3"/>
<pin id="616" dir="0" index="21" bw="4" slack="3"/>
<pin id="617" dir="0" index="22" bw="4" slack="3"/>
<pin id="618" dir="0" index="23" bw="4" slack="3"/>
<pin id="619" dir="0" index="24" bw="4" slack="3"/>
<pin id="620" dir="0" index="25" bw="4" slack="4"/>
<pin id="621" dir="0" index="26" bw="4" slack="4"/>
<pin id="622" dir="0" index="27" bw="4" slack="4"/>
<pin id="623" dir="0" index="28" bw="4" slack="4"/>
<pin id="624" dir="0" index="29" bw="4" slack="4"/>
<pin id="625" dir="0" index="30" bw="4" slack="4"/>
<pin id="626" dir="0" index="31" bw="4" slack="4"/>
<pin id="627" dir="0" index="32" bw="4" slack="4"/>
<pin id="628" dir="1" index="33" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_2/10 "/>
</bind>
</comp>

<comp id="631" class="1005" name="rep_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_read "/>
</bind>
</comp>

<comp id="637" class="1005" name="bound_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="40" slack="1"/>
<pin id="639" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln244_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln244 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln244_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="40" slack="0"/>
<pin id="648" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="add_ln244_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln647_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="26" slack="1"/>
<pin id="653" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_0_0_i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="4"/>
<pin id="658" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_i "/>
</bind>
</comp>

<comp id="661" class="1005" name="p_0_0_1_i_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="4"/>
<pin id="663" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_1_i "/>
</bind>
</comp>

<comp id="666" class="1005" name="p_0_0_2_i_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="4"/>
<pin id="668" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_2_i "/>
</bind>
</comp>

<comp id="671" class="1005" name="p_0_0_3_i_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="4"/>
<pin id="673" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_3_i "/>
</bind>
</comp>

<comp id="676" class="1005" name="p_0_0_4_i_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="4"/>
<pin id="678" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_4_i "/>
</bind>
</comp>

<comp id="681" class="1005" name="p_0_0_5_i_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="4"/>
<pin id="683" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_5_i "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_0_0_6_i_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="4"/>
<pin id="688" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_6_i "/>
</bind>
</comp>

<comp id="691" class="1005" name="p_0_0_7_i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="4"/>
<pin id="693" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_7_i "/>
</bind>
</comp>

<comp id="696" class="1005" name="trunc_ln647_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="26" slack="1"/>
<pin id="698" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="p_0_0_8_i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="3"/>
<pin id="703" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_8_i "/>
</bind>
</comp>

<comp id="706" class="1005" name="p_0_0_9_i_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="3"/>
<pin id="708" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_9_i "/>
</bind>
</comp>

<comp id="711" class="1005" name="p_0_0_i_91_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="3"/>
<pin id="713" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_i_91 "/>
</bind>
</comp>

<comp id="716" class="1005" name="p_0_0_10_i_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="3"/>
<pin id="718" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_10_i "/>
</bind>
</comp>

<comp id="721" class="1005" name="p_0_0_11_i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="3"/>
<pin id="723" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_11_i "/>
</bind>
</comp>

<comp id="726" class="1005" name="p_0_0_12_i_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="3"/>
<pin id="728" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_12_i "/>
</bind>
</comp>

<comp id="731" class="1005" name="p_0_0_13_i_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="3"/>
<pin id="733" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_13_i "/>
</bind>
</comp>

<comp id="736" class="1005" name="p_0_0_14_i_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="3"/>
<pin id="738" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_14_i "/>
</bind>
</comp>

<comp id="741" class="1005" name="p_013_0_i_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="2"/>
<pin id="743" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_i "/>
</bind>
</comp>

<comp id="746" class="1005" name="p_013_0_1_i_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="2"/>
<pin id="748" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_1_i "/>
</bind>
</comp>

<comp id="751" class="1005" name="p_013_0_2_i_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="2"/>
<pin id="753" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_2_i "/>
</bind>
</comp>

<comp id="756" class="1005" name="p_013_0_3_i_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="2"/>
<pin id="758" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_3_i "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_013_0_4_i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="2"/>
<pin id="763" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_4_i "/>
</bind>
</comp>

<comp id="766" class="1005" name="p_013_0_5_i_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="2"/>
<pin id="768" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_5_i "/>
</bind>
</comp>

<comp id="771" class="1005" name="p_013_0_6_i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="2"/>
<pin id="773" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_6_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="p_013_0_7_i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="2"/>
<pin id="778" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_013_0_7_i "/>
</bind>
</comp>

<comp id="781" class="1005" name="p_013_0_8_i_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_8_i "/>
</bind>
</comp>

<comp id="786" class="1005" name="p_013_0_9_i_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="1"/>
<pin id="788" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_9_i "/>
</bind>
</comp>

<comp id="791" class="1005" name="p_013_0_i_92_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_i_92 "/>
</bind>
</comp>

<comp id="796" class="1005" name="p_013_0_10_i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="1"/>
<pin id="798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_10_i "/>
</bind>
</comp>

<comp id="801" class="1005" name="p_013_0_11_i_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="1"/>
<pin id="803" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_11_i "/>
</bind>
</comp>

<comp id="806" class="1005" name="p_013_0_12_i_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_12_i "/>
</bind>
</comp>

<comp id="811" class="1005" name="p_013_0_13_i_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_13_i "/>
</bind>
</comp>

<comp id="816" class="1005" name="p_013_0_14_i_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_013_0_14_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="182" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="222"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="240"><net_src comp="102" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="112" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="114" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="116" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="118" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="102" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="120" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="122" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="124" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="126" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="276"><net_src comp="102" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="128" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="130" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="132" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="134" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="288"><net_src comp="136" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="289"><net_src comp="138" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="290"><net_src comp="140" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="291"><net_src comp="142" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="292"><net_src comp="144" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="293"><net_src comp="146" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="294"><net_src comp="148" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="295"><net_src comp="150" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="296"><net_src comp="152" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="297"><net_src comp="154" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="298"><net_src comp="156" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="299"><net_src comp="158" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="300"><net_src comp="160" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="301"><net_src comp="162" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="302"><net_src comp="164" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="303"><net_src comp="166" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="192" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="192" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="192" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="192" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="192" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="192" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="192" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="192" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="72" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="192" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="192" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="192" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="192" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="192" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="90" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="192" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="94" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="96" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="192" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="98" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="100" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="304" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="462"><net_src comp="314" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="467"><net_src comp="324" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="472"><net_src comp="334" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="477"><net_src comp="344" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="482"><net_src comp="354" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="487"><net_src comp="364" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="492"><net_src comp="374" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="497"><net_src comp="384" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="502"><net_src comp="394" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="507"><net_src comp="404" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="512"><net_src comp="414" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="517"><net_src comp="424" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="522"><net_src comp="434" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="527"><net_src comp="444" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="533"><net_src comp="22" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="529" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="26" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="28" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="539" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="32" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="553" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="209" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="209" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="192" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="192" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="629"><net_src comp="180" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="630"><net_src comp="594" pin="33"/><net_sink comp="198" pin=2"/></net>

<net id="634"><net_src comp="186" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="640"><net_src comp="569" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="645"><net_src comp="575" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="580" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="654"><net_src comp="586" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="659"><net_src comp="216" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="594" pin=32"/></net>

<net id="664"><net_src comp="225" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="594" pin=31"/></net>

<net id="669"><net_src comp="234" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="594" pin=30"/></net>

<net id="674"><net_src comp="243" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="594" pin=29"/></net>

<net id="679"><net_src comp="252" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="594" pin=28"/></net>

<net id="684"><net_src comp="261" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="594" pin=27"/></net>

<net id="689"><net_src comp="270" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="594" pin=26"/></net>

<net id="694"><net_src comp="279" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="594" pin=25"/></net>

<net id="699"><net_src comp="590" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="704"><net_src comp="216" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="594" pin=24"/></net>

<net id="709"><net_src comp="225" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="594" pin=23"/></net>

<net id="714"><net_src comp="234" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="594" pin=22"/></net>

<net id="719"><net_src comp="243" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="594" pin=21"/></net>

<net id="724"><net_src comp="252" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="594" pin=20"/></net>

<net id="729"><net_src comp="261" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="594" pin=19"/></net>

<net id="734"><net_src comp="270" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="594" pin=18"/></net>

<net id="739"><net_src comp="279" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="594" pin=17"/></net>

<net id="744"><net_src comp="216" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="594" pin=16"/></net>

<net id="749"><net_src comp="225" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="594" pin=15"/></net>

<net id="754"><net_src comp="234" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="594" pin=14"/></net>

<net id="759"><net_src comp="243" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="594" pin=13"/></net>

<net id="764"><net_src comp="252" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="594" pin=12"/></net>

<net id="769"><net_src comp="261" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="594" pin=11"/></net>

<net id="774"><net_src comp="270" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="594" pin=10"/></net>

<net id="779"><net_src comp="279" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="594" pin=9"/></net>

<net id="784"><net_src comp="216" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="594" pin=8"/></net>

<net id="789"><net_src comp="225" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="594" pin=7"/></net>

<net id="794"><net_src comp="234" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="594" pin=6"/></net>

<net id="799"><net_src comp="243" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="594" pin=5"/></net>

<net id="804"><net_src comp="252" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="809"><net_src comp="261" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="594" pin=3"/></net>

<net id="814"><net_src comp="270" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="819"><net_src comp="279" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="594" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {10 }
 - Input state : 
	Port: streamBnRelu_l0 : in_V_V | {4 6 }
	Port: streamBnRelu_l0 : rep | {1 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		p_shl : 2
		tmp_1 : 1
		p_shl2 : 2
		bound : 3
	State 3
		icmp_ln244 : 1
		add_ln244_1 : 1
		br_ln244 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln272 : 1
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | grp_bn_qurelu_fixed_fu_216 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_225 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_234 |    1    |    40   |    89   |
|   call   | grp_bn_qurelu_fixed_fu_243 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_252 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_261 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_270 |    1    |    40   |    89   |
|          | grp_bn_qurelu_fixed_fu_279 |    1    |    40   |    89   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln244_fu_539      |    0    |    0    |    39   |
|    add   |        bound_fu_569        |    0    |    0    |    46   |
|          |     add_ln244_1_fu_580     |    0    |    0    |    47   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln244_fu_575     |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   read   |    rep_read_read_fu_186    |    0    |    0    |    0    |
|          |       grp_read_fu_192      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln272_write_fu_198  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_304         |    0    |    0    |    0    |
|          |         grp_fu_314         |    0    |    0    |    0    |
|          |         grp_fu_324         |    0    |    0    |    0    |
|          |         grp_fu_334         |    0    |    0    |    0    |
|          |         grp_fu_344         |    0    |    0    |    0    |
|          |         grp_fu_354         |    0    |    0    |    0    |
|          |         grp_fu_364         |    0    |    0    |    0    |
|partselect|         grp_fu_374         |    0    |    0    |    0    |
|          |         grp_fu_384         |    0    |    0    |    0    |
|          |         grp_fu_394         |    0    |    0    |    0    |
|          |         grp_fu_404         |    0    |    0    |    0    |
|          |         grp_fu_414         |    0    |    0    |    0    |
|          |         grp_fu_424         |    0    |    0    |    0    |
|          |         grp_fu_434         |    0    |    0    |    0    |
|          |         grp_fu_444         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |      shl_ln244_fu_529      |    0    |    0    |    0    |
|          |     shl_ln244_1_fu_534     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_545        |    0    |    0    |    0    |
|bitconcatenate|        tmp_1_fu_557        |    0    |    0    |    0    |
|          |       tmp_V_2_fu_594       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        p_shl_fu_553        |    0    |    0    |    0    |
|          |        p_shl2_fu_565       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln647_fu_586     |    0    |    0    |    0    |
|          |    trunc_ln647_3_fu_590    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |   320   |   865   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln244_1_reg_646 |   40   |
|     bound_reg_637    |   40   |
|  icmp_ln244_reg_642  |    1   |
|indvar_flatten_reg_205|   40   |
| p_013_0_10_i_reg_796 |    4   |
| p_013_0_11_i_reg_801 |    4   |
| p_013_0_12_i_reg_806 |    4   |
| p_013_0_13_i_reg_811 |    4   |
| p_013_0_14_i_reg_816 |    4   |
|  p_013_0_1_i_reg_746 |    4   |
|  p_013_0_2_i_reg_751 |    4   |
|  p_013_0_3_i_reg_756 |    4   |
|  p_013_0_4_i_reg_761 |    4   |
|  p_013_0_5_i_reg_766 |    4   |
|  p_013_0_6_i_reg_771 |    4   |
|  p_013_0_7_i_reg_776 |    4   |
|  p_013_0_8_i_reg_781 |    4   |
|  p_013_0_9_i_reg_786 |    4   |
| p_013_0_i_92_reg_791 |    4   |
|   p_013_0_i_reg_741  |    4   |
|  p_0_0_10_i_reg_716  |    4   |
|  p_0_0_11_i_reg_721  |    4   |
|  p_0_0_12_i_reg_726  |    4   |
|  p_0_0_13_i_reg_731  |    4   |
|  p_0_0_14_i_reg_736  |    4   |
|   p_0_0_1_i_reg_661  |    4   |
|   p_0_0_2_i_reg_666  |    4   |
|   p_0_0_3_i_reg_671  |    4   |
|   p_0_0_4_i_reg_676  |    4   |
|   p_0_0_5_i_reg_681  |    4   |
|   p_0_0_6_i_reg_686  |    4   |
|   p_0_0_7_i_reg_691  |    4   |
|   p_0_0_8_i_reg_701  |    4   |
|   p_0_0_9_i_reg_706  |    4   |
|  p_0_0_i_91_reg_711  |    4   |
|    p_0_0_i_reg_656   |    4   |
|        reg_454       |   26   |
|        reg_459       |   26   |
|        reg_464       |   26   |
|        reg_469       |   26   |
|        reg_474       |   26   |
|        reg_479       |   26   |
|        reg_484       |   26   |
|        reg_489       |   26   |
|        reg_494       |   26   |
|        reg_499       |   26   |
|        reg_504       |   26   |
|        reg_509       |   26   |
|        reg_514       |   26   |
|        reg_519       |   26   |
|        reg_524       |   26   |
|   rep_read_reg_631   |   32   |
| trunc_ln647_3_reg_696|   26   |
|  trunc_ln647_reg_651 |   26   |
+----------------------+--------+
|         Total        |   723  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_bn_qurelu_fixed_fu_216 |  p1  |   3  |  26  |   78   ||    15   |
| grp_bn_qurelu_fixed_fu_216 |  p2  |   2  |  13  |   26   |
| grp_bn_qurelu_fixed_fu_216 |  p3  |   2  |  25  |   50   |
| grp_bn_qurelu_fixed_fu_225 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_225 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_225 |  p3  |   2  |  26  |   52   |
| grp_bn_qurelu_fixed_fu_234 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_234 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_234 |  p3  |   2  |  30  |   60   |
| grp_bn_qurelu_fixed_fu_243 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_243 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_243 |  p3  |   2  |  32  |   64   |
| grp_bn_qurelu_fixed_fu_252 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_252 |  p2  |   2  |  15  |   30   |
| grp_bn_qurelu_fixed_fu_252 |  p3  |   2  |  31  |   62   |
| grp_bn_qurelu_fixed_fu_261 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_261 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_261 |  p3  |   2  |  30  |   60   |
| grp_bn_qurelu_fixed_fu_270 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_270 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_270 |  p3  |   2  |  30  |   60   |
| grp_bn_qurelu_fixed_fu_279 |  p1  |   2  |  26  |   52   ||    9    |
| grp_bn_qurelu_fixed_fu_279 |  p2  |   2  |  14  |   28   |
| grp_bn_qurelu_fixed_fu_279 |  p3  |   2  |  28  |   56   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  1130  || 18.5498 ||    78   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   320  |   865  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   78   |
|  Register |    -   |    -   |   723  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   18   |  1043  |   943  |
+-----------+--------+--------+--------+--------+
