# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNUSED -Wno-PINCONNECTEMPTY -Wno-SYNCASYNCNET -Wno-IMPORTSTAR -Wno-MODDUP -Wno-VARHIDDEN -Wno-WIDTH -Wno-LITENDIAN -Wno-UNOPTFLAT -Wno-UNDRIVEN --top-module uCup_top --trace -cc uCup_top.sv -y bhv -y cv32e41s_core -y cv32e41s_core/include -y cv32e41s_core/bhv -y demo_system -y primitives/prim -y primitives/prim_generic -y dm"
S   7892640 20997324  1686582062    46005129  1598506306           0 "/usr/bin/verilator_bin"
S      2112 28433342  1688624830   301552558  1687337196           0 "bhv/cv32e41s_sffr.sv"
S      2112 28433343  1688624830   305550736  1687337196           0 "bhv/cv32e41s_sffs.sv"
S      1176 28433301  1688624830   241579873  1687337156           0 "cv32e41s_core/cv32e40p_clock_gate.sv"
S      3097 28433305  1688624830   249576231  1687337156           0 "cv32e41s_core/cv32e41s_alert.sv"
S     27680 28432626  1688624830   229585337  1687337156           0 "cv32e41s_core/cv32e41s_alignment_buffer.sv"
S     15989 28433318  1688624830   265568947  1687337156           0 "cv32e41s_core/cv32e41s_alu.sv"
S      1884 28433324  1688624830   273565305  1687337156           0 "cv32e41s_core/cv32e41s_alu_b_cpop.sv"
S     13911 28433300  1688624830   241579873  1687337156           0 "cv32e41s_core/cv32e41s_b_decoder.sv"
S      7615 28433332  1688624830   285559842  1687337156           0 "cv32e41s_core/cv32e41s_clic_int_controller.sv"
S     20150 28433315  1688624830   261570768  1687337156           0 "cv32e41s_core/cv32e41s_compressed_decoder.sv"
S     11603 28433323  1689337114   291239636  1689337114   291239636 "cv32e41s_core/cv32e41s_controller.sv"
S     20584 28433303  1688624830   245578053  1687337156           0 "cv32e41s_core/cv32e41s_controller_bypass.sv"
S     78417 28433295  1689338784   800073705  1689338784   800073705 "cv32e41s_core/cv32e41s_controller_fsm.sv"
S     53094 28433433  1689323767   560478592  1689323767   560478592 "cv32e41s_core/cv32e41s_core.sv"
S    141716 28432627  1689327620   823173754  1689327620   823173754 "cv32e41s_core/cv32e41s_cs_registers.sv"
S      3397 28432622  1688624830   221588979  1687337156           0 "cv32e41s_core/cv32e41s_csr.sv"
S      7572 28433331  1688624830   285559842  1687337156           0 "cv32e41s_core/cv32e41s_data_obi_interface.sv"
S     25645 28432621  1688624830   221588979  1687337156           0 "cv32e41s_core/cv32e41s_debug_triggers.sv"
S     14251 28433326  1688624830   277563484  1687337156           0 "cv32e41s_core/cv32e41s_decoder.sv"
S      9575 28433311  1688624830   257572590  1687337156           0 "cv32e41s_core/cv32e41s_div.sv"
S      7162 28433316  1688624830   261570768  1687337156           0 "cv32e41s_core/cv32e41s_dummy_instr.sv"
S     20964 28433296  1688624830   233583515  1687337156           0 "cv32e41s_core/cv32e41s_ex_stage.sv"
S      4367 28433297  1688624830   237581695  1687337156           0 "cv32e41s_core/cv32e41s_ff_one.sv"
S     20916 28433312  1688624830   257572590  1687337156           0 "cv32e41s_core/cv32e41s_i_decoder.sv"
S     30760 28432628  1689167843    46749985  1689167843    46749985 "cv32e41s_core/cv32e41s_id_stage.sv"
S     31583 28433314  1689168341   737416893  1689168341   737416893 "cv32e41s_core/cv32e41s_if_stage.sv"
S     10888 28433320  1688624830   269567126  1687337156           0 "cv32e41s_core/cv32e41s_instr_obi_interface.sv"
S      6704 28433304  1689319863   579762312  1689319863   579762312 "cv32e41s_core/cv32e41s_int_controller.sv"
S      3072 28432623  1688624830   225587159  1687337156           0 "cv32e41s_core/cv32e41s_lfsr.sv"
S     32079 28433307  1688624830   249576231  1687337156           0 "cv32e41s_core/cv32e41s_load_store_unit.sv"
S      7158 28433298  1688624830   237581695  1687337156           0 "cv32e41s_core/cv32e41s_lsu_response_filter.sv"
S      5623 28433302  1688624830   245578053  1687337156           0 "cv32e41s_core/cv32e41s_m_decoder.sv"
S     10211 28433334  1688624830   289558021  1687337156           0 "cv32e41s_core/cv32e41s_mpu.sv"
S      6976 28433330  1688624830   281561663  1687337156           0 "cv32e41s_core/cv32e41s_mult.sv"
S      6602 28433329  1688624830   281561663  1687337156           0 "cv32e41s_core/cv32e41s_obi_integrity_fifo.sv"
S     13163 28433335  1688624830   289558021  1687337156           0 "cv32e41s_core/cv32e41s_pc_check.sv"
S      2729 28432625  1688624830   225587159  1687337156           0 "cv32e41s_core/cv32e41s_pc_target.sv"
S      4650 28433328  1688624830   281561663  1687337156           0 "cv32e41s_core/cv32e41s_pma.sv"
S     10802 28433322  1688624830   269567126  1687337156           0 "cv32e41s_core/cv32e41s_pmp.sv"
S      6140 28433327  1688624830   277563484  1687337156           0 "cv32e41s_core/cv32e41s_prefetch_unit.sv"
S      7068 28432629  1688624830   233583515  1687337156           0 "cv32e41s_core/cv32e41s_prefetcher.sv"
S      2429 28433306  1688624830   249576231  1687337156           0 "cv32e41s_core/cv32e41s_rchk_check.sv"
S      6617 28433299  1688624830   241579873  1687337156           0 "cv32e41s_core/cv32e41s_register_file.sv"
S      7620 28433319  1688624830   265568947  1687337156           0 "cv32e41s_core/cv32e41s_register_file_ecc.sv"
S      4329 28433325  1688624830   273565305  1687337156           0 "cv32e41s_core/cv32e41s_register_file_wrapper.sv"
S     18313 28432624  1688624830   225587159  1687337156           0 "cv32e41s_core/cv32e41s_sequencer.sv"
S      4988 28433310  1688624830   253574411  1687337156           0 "cv32e41s_core/cv32e41s_sleep_unit.sv"
S      9358 28433309  1688624830   253574411  1687337156           0 "cv32e41s_core/cv32e41s_wb_stage.sv"
S      6361 28433313  1688624830   257572590  1687337156           0 "cv32e41s_core/cv32e41s_wpt.sv"
S      4039 28433317  1688624830   265568947  1687337156           0 "cv32e41s_core/cv32e41s_write_buffer.sv"
S     69635 28433336  1689327069   437808274  1689327069   437808274 "cv32e41s_core/include/cv32e41s_pkg.sv"
S      4505 28432612  1689148493   879892068  1689148493   879892068 "demo_system/bus.sv"
S     18345 28432620  1689151419    73851389  1689151419    73851389 "demo_system/cv32e41s_demo_system.sv"
S     18773 28432405  1689177438   244517379  1689177438   244517379 "demo_system/cv32e41s_demo_system_memless.sv"
S      1259 28432616  1688624830   213592621  1687337216           0 "demo_system/debounce.sv"
S     11329 28432619  1688624830   217590801  1688462512           0 "demo_system/dm_top.sv"
S      3242 28432611  1688624830   205596263  1687337216           0 "demo_system/gpio.sv"
S      1228 28432609  1688624830   205596263  1687337216           0 "demo_system/pwm.sv"
S      3090 28432617  1688624830   213592621  1687337216           0 "demo_system/pwm_wrapper.sv"
S      2301 28432608  1689148697   791611125  1689148697   791611125 "demo_system/ram_2p.sv"
S      4941 28432613  1688624830   209594443  1687786240           0 "demo_system/spi_host.sv"
S      3520 28432610  1688624830   205596263  1687337216           0 "demo_system/spi_top.sv"
S      5171 28432607  1688624830   201598085  1687337216           0 "demo_system/timer.sv"
S      3768 28432618  1688624830   217590801  1687861432           0 "demo_system/uCup_top.sv"
S      8414 28432614  1688624830   209594443  1687337216           0 "demo_system/uart.sv"
S      1926 28433373  1689176438   490873550  1689176438   490873550 "dm/debug_rom.sv"
S      1800 28433377  1688624830   353528884  1687337054           0 "dm/debug_rom_one_scratch.sv"
S     25373 28433378  1688624830   357527062  1687337054           0 "dm/dm_csrs.sv"
S     21747 28433371  1688624830   345532526  1687337054           0 "dm/dm_mem.sv"
S     13328 28433376  1688624830   353528884  1687337054           0 "dm/dm_pkg.sv"
S      5527 28433370  1688624830   345532526  1687337054           0 "dm/dm_sba.sv"
S      3035 28433374  1688624830   349530704  1687337054           0 "dm/dmi_cdc.sv"
S      8822 28433375  1688624830   353528884  1687337054           0 "dm/dmi_jtag.sv"
S      9247 28433372  1688624830   349530704  1687337054           0 "dm/dmi_jtag_tap.sv"
T    968447 29053068  1689338802   532677665  1689338802   532677665 "obj_dir/VuCup_top.cpp"
T    283704 29053064  1689338802   488676166  1689338802   488676166 "obj_dir/VuCup_top.h"
T      1442 29053124  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top.mk"
T   1035565 29053069  1689338802   544678073  1689338802   544678073 "obj_dir/VuCup_top__1.cpp"
T   1249672 29053066  1689338802   512676983  1689338802   512676983 "obj_dir/VuCup_top__1__Slow.cpp"
T    722953 29053070  1689338802   556678482  1689338802   556678482 "obj_dir/VuCup_top__2.cpp"
T    526539 29053067  1689338802   520677256  1689338802   520677256 "obj_dir/VuCup_top__2__Slow.cpp"
T    809937 29053071  1689338802   564678755  1689338802   564678755 "obj_dir/VuCup_top__3.cpp"
T     29680 29053072  1689338802   564678755  1689338802   564678755 "obj_dir/VuCup_top__4.cpp"
T       684 29053059  1689338802   420673850  1689338802   420673850 "obj_dir/VuCup_top__Dpi.cpp"
T       437 29053058  1689338802   420673850  1689338802   420673850 "obj_dir/VuCup_top__Dpi.h"
T   1007810 29053065  1689338802   496676439  1689338802   496676439 "obj_dir/VuCup_top__Slow.cpp"
T     28206 29053055  1689338802   420673850  1689338802   420673850 "obj_dir/VuCup_top__Syms.cpp"
T      7782 29053057  1689338802   420673850  1689338802   420673850 "obj_dir/VuCup_top__Syms.h"
T    907092 29053062  1689338802   476675757  1689338802   476675757 "obj_dir/VuCup_top__Trace.cpp"
T    643633 29053063  1689338802   484676030  1689338802   484676030 "obj_dir/VuCup_top__Trace__1.cpp"
T    657485 29053061  1689338802   464675348  1689338802   464675348 "obj_dir/VuCup_top__Trace__1__Slow.cpp"
T   3075724 29053060  1689338802   460675213  1689338802   460675213 "obj_dir/VuCup_top__Trace__Slow.cpp"
T      4286 29053125  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top__ver.d"
T         0        0  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top__verFiles.dat"
T      2249 29053123  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top_classes.mk"
T    203749 29053079  1689338802   584679435  1689338802   584679435 "obj_dir/VuCup_top_cv32e41s_csr__W8_Mff_S1_R0.cpp"
T     14378 29053077  1689338802   580679300  1689338802   580679300 "obj_dir/VuCup_top_cv32e41s_csr__W8_Mff_S1_R0.h"
T    106435 29053078  1689338802   580679300  1689338802   580679300 "obj_dir/VuCup_top_cv32e41s_csr__W8_Mff_S1_R0__Slow.cpp"
T    643395 29053075  1689338802   576679163  1689338802   576679163 "obj_dir/VuCup_top_cv32e41s_csr__pi16.cpp"
T     20689 29053073  1689338802   564678755  1689338802   564678755 "obj_dir/VuCup_top_cv32e41s_csr__pi16.h"
T     92315 29053076  1689338802   580679300  1689338802   580679300 "obj_dir/VuCup_top_cv32e41s_csr__pi16__1.cpp"
T    368548 29053074  1689338802   568678891  1689338802   568678891 "obj_dir/VuCup_top_cv32e41s_csr__pi16__Slow.cpp"
T    916937 29053086  1689338802   624680798  1689338802   624680798 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10.cpp"
T      3164 29053080  1689338802   584679435  1689338802   584679435 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10.h"
T   1280521 29053120  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10__1.cpp"
T   1204373 29053082  1689338802   612680390  1689338802   612680390 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10__1__Slow.cpp"
T     67306 29053122  1689338802   640681343  1689338802   640681343 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10__2.cpp"
T      1244 29053084  1689338802   612680390  1689338802   612680390 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10__2__Slow.cpp"
T   1058539 29053081  1689338802   596679844  1689338802   596679844 "obj_dir/VuCup_top_cv32e41s_pmp__P0_PB10__Slow.cpp"
S      9178 28433350  1688624830   313547094  1687337054           0 "primitives/prim/prim_assert.sv"
S       934 28433351  1688624830   317545273  1687337054           0 "primitives/prim/prim_assert_dummy_macros.svh"
S      3431 28433352  1688624830   317545273  1687337054           0 "primitives/prim/prim_assert_sec_cm.svh"
S      9119 28433355  1688624830   321543452  1687337054           0 "primitives/prim/prim_count.sv"
S      9846 28433354  1688624830   321543452  1687337054           0 "primitives/prim/prim_fifo_async.sv"
S      6389 28433349  1688624830   313547094  1687337054           0 "primitives/prim/prim_fifo_sync.sv"
S      2526 28433363  1688624830   333537988  1687337054           0 "primitives/prim/prim_fifo_sync_cnt.sv"
S      1454 28433361  1688624830   329539810  1687337054           0 "primitives/prim/prim_flop.sv"
S      1278 28433360  1688624830   329539810  1687337054           0 "primitives/prim/prim_flop_2sync.sv"
S      3556 28433353  1688624830   321543452  1687337054           0 "primitives/prim/prim_flop_macros.sv"
S       593 28433357  1688624830   325541631  1687337054           0 "primitives/prim/prim_ram_2p_pkg.sv"
S      2294 28433359  1688624830   329539810  1687337054           0 "primitives/prim/prim_util_memload.svh"
S      3482 28433362  1688624830   333537988  1687337054           0 "primitives/prim/prim_util_pkg.sv"
S       879 28433364  1688624830   337536168  1687337054           0 "primitives/prim_generic/prim_generic_clock_inv.sv"
S       854 28433368  1688624830   341534346  1687337054           0 "primitives/prim_generic/prim_generic_clock_mux2.sv"
S       600 28433365  1688624830   337536168  1687337054           0 "primitives/prim_generic/prim_generic_flop.sv"
S      4102 28433366  1688624830   337536168  1687337054           0 "primitives/prim_generic/prim_generic_ram_2p.sv"
S      2478 28432419  1688624829   753814190  1687337054           0 "simulator_ctrl.sv"
