///*** 1_main ***///
START: main_bb0;

TYPE v0: bv(32);
TYPE v1: bv(32);

FROM: main_bb0;
v0 := nondet();
v1 := nondet();
var__temp_vi.0 := 0;
TO: main_bb0_end;

FROM: main_bb0_end;
assume((v0 sgt 65534) || (v1 sgt 65534));
TO: main_bb3;

FROM: main_bb0_end;
assume((v0 sle 65534) && (v1 sle 65534));
TO: main_bb1;

FROM: main_bb1;
vi.0 := var__temp_vi.0;
var__temp_vi.1 := 0;
TO: main_bb1_end;

FROM: main_bb1_end;
assume(vi.0 slt v0);
TO: main_bb2;

FROM: main_bb1_end;
assume(vi.0 sge v0);
TO: main_bb3;

FROM: main_bb2;
vi.1 := var__temp_vi.1;
v6 := vi.1 + 1;
var__temp_vi.0 := v6;
var__temp_vi.1 := v6;
TO: main_bb2_end;

FROM: main_bb2_end;
assume(vi.1 slt v1);
TO: main_bb2;

FROM: main_bb2_end;
assume(vi.1 sge v1);
TO: main_bb1;

FROM: main_bb3;
TO: main_bb3_ret;

