// Seed: 3425406633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[-1'h0] = id_6;
  parameter id_7 = 1;
  assign id_3 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  id_5 :
  assert property (@(posedge 1) (1))
  else id_5 <= -1;
  wire id_6;
  logic id_7, id_8;
  logic [7:0] id_9;
  if (1) begin : LABEL_0
    assign id_4 = 1;
  end else begin : LABEL_1
    logic id_10 = (1);
  end
  assign id_8 = -1 & id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_9,
      id_6,
      id_4
  );
  initial begin : LABEL_2
    id_1 <= !id_2 !== id_3;
  end
  assign id_9[-1&1] = 1 == -1'b0;
endmodule
