{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716599325347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716599325348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 13:08:45 2024 " "Processing started: Sat May 25 13:08:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716599325348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599325348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599325348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716599326509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716599326509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338165 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-Behavioral " "Found design unit 1: speed_control-Behavioral" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/speed_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338169 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/speed_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Four_bit_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Four_bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338206 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behaviour " "Found design unit 1: vga_sync-behaviour" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/vga_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338212 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-moore " "Found design unit 1: state_machine-moore" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338218 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start-behaviour " "Found design unit 1: start-behaviour" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338223 ""} { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338235 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behaviour " "Found design unit 1: seven_seg-behaviour" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338241 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqto99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqto99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqTo99-behavior " "Found design unit 1: seqTo99-behavior" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seqTo99.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338246 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqTo99 " "Found entity 1: seqTo99" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/seqTo99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-b1 " "Found design unit 1: rand_gen-b1" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/rand_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338253 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/rand_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-b1 " "Found design unit 1: pipes-b1" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338256 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338262 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endgame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endgame-behaviour " "Found design unit 1: endgame-behaviour" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338265 ""} { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_project-structural " "Found design unit 1: cs305_project-structural" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338267 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_project " "Found entity 1: cs305_project" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338274 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338280 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-SYN " "Found design unit 1: bird-SYN" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bird.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338285 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bird.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_UpDownCounter-behavior " "Found design unit 1: Binary_UpDownCounter-behavior" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_UpDownCounter " "Found entity 1: Binary_UpDownCounter" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_pll-rtl " "Found design unit 1: cs305_pll-rtl" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338298 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll " "Found entity 1: cs305_pll" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll/cs305_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll_0002 " "Found entity 1: cs305_pll_0002" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cs305_project " "Elaborating entity \"cs305_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716599338451 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s19 cs305_project.vhd(103) " "VHDL Signal Declaration warning at cs305_project.vhd(103): used implicit default value for signal \"s19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s28 cs305_project.vhd(103) " "Verilog HDL or VHDL warning at cs305_project.vhd(103): object \"s28\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s29 cs305_project.vhd(103) " "Verilog HDL or VHDL warning at cs305_project.vhd(103): object \"s29\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s31 cs305_project.vhd(103) " "Verilog HDL or VHDL warning at cs305_project.vhd(103): object \"s31\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s32 cs305_project.vhd(103) " "Verilog HDL or VHDL warning at cs305_project.vhd(103): object \"s32\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s12 cs305_project.vhd(104) " "Verilog HDL or VHDL warning at cs305_project.vhd(104): object \"s12\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s13 cs305_project.vhd(104) " "Verilog HDL or VHDL warning at cs305_project.vhd(104): object \"s13\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s24 cs305_project.vhd(106) " "VHDL Signal Declaration warning at cs305_project.vhd(106): used implicit default value for signal \"s24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display11 cs305_project.vhd(114) " "Verilog HDL or VHDL warning at cs305_project.vhd(114): object \"display11\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display22 cs305_project.vhd(114) " "Verilog HDL or VHDL warning at cs305_project.vhd(114): object \"display22\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338453 "|cs305_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll cs305_pll:C1 " "Elaborating entity \"cs305_pll\" for hierarchy \"cs305_pll:C1\"" {  } { { "cs305_project.vhd" "C1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll_0002 cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst " "Elaborating entity \"cs305_pll_0002\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\"" {  } { { "cs305_pll.vhd" "cs305_pll_inst" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "altera_pll_i" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338504 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716599338527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338528 ""}  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716599338528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:V1 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:V1\"" {  } { { "cs305_project.vhd" "V1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:B1 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:B1\"" {  } { { "cs305_project.vhd" "B1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size_x bouncy_ball.vhd(18) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(18): object \"size_x\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338573 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(70) " "VHDL Process Statement warning at bouncy_ball.vhd(70): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338573 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_y bouncy_ball.vhd(70) " "VHDL Process Statement warning at bouncy_ball.vhd(70): signal \"size_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338573 "|cs305_project|bouncy_ball:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:M1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:M1\"" {  } { { "cs305_project.vhd" "M1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599338591 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338591 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338591 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338591 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338591 "|cs305_project|MOUSE:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:P1 " "Elaborating entity \"start\" for hierarchy \"start:P1\"" {  } { { "cs305_project.vhd" "P1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338592 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_address start.vhd(16) " "VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal \"title_f_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_address start.vhd(17) " "VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal \"title_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_address start.vhd(18) " "VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal \"title_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_address start.vhd(19) " "VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal \"title_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_address start.vhd(20) " "VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal \"title_p1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_address start.vhd(21) " "VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal \"title_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_address start.vhd(22) " "VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal \"title_b_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_address start.vhd(23) " "VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal \"title_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_address start.vhd(24) " "VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal \"title_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_address start.vhd(25) " "VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal \"title_d_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_row start.vhd(31) " "VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal \"title_f_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_col start.vhd(32) " "VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal \"title_f_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_row start.vhd(33) " "VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal \"title_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_col start.vhd(34) " "VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal \"title_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_row start.vhd(35) " "VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal \"title_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_col start.vhd(36) " "VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal \"title_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_row start.vhd(37) " "VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal \"title_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_col start.vhd(38) " "VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal \"title_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_row start.vhd(39) " "VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal \"title_p1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_col start.vhd(40) " "VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal \"title_p1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_row start.vhd(41) " "VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal \"title_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_col start.vhd(42) " "VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal \"title_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_row start.vhd(43) " "VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal \"title_b_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_col start.vhd(44) " "VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal \"title_b_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_row start.vhd(45) " "VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal \"title_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_col start.vhd(46) " "VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal \"title_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_row start.vhd(47) " "VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal \"title_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_col start.vhd(48) " "VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal \"title_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_row start.vhd(49) " "VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal \"title_d_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_col start.vhd(50) " "VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal \"title_d_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_address start.vhd(52) " "VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal \"play_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_address start.vhd(53) " "VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal \"play_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_address start.vhd(54) " "VHDL Signal Declaration warning at start.vhd(54): used explicit default value for signal \"play_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_address start.vhd(55) " "VHDL Signal Declaration warning at start.vhd(55): used explicit default value for signal \"play_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338607 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_address start.vhd(57) " "VHDL Signal Declaration warning at start.vhd(57): used explicit default value for signal \"tut_t_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_address start.vhd(58) " "VHDL Signal Declaration warning at start.vhd(58): used explicit default value for signal \"tut_u_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_address start.vhd(59) " "VHDL Signal Declaration warning at start.vhd(59): used explicit default value for signal \"tut_t1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_address start.vhd(60) " "VHDL Signal Declaration warning at start.vhd(60): used explicit default value for signal \"tut_o_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_address start.vhd(61) " "VHDL Signal Declaration warning at start.vhd(61): used explicit default value for signal \"tut_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_address start.vhd(62) " "VHDL Signal Declaration warning at start.vhd(62): used explicit default value for signal \"tut_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_address start.vhd(63) " "VHDL Signal Declaration warning at start.vhd(63): used explicit default value for signal \"tut_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_address start.vhd(64) " "VHDL Signal Declaration warning at start.vhd(64): used explicit default value for signal \"tut_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_row start.vhd(67) " "VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal \"play_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_col start.vhd(68) " "VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal \"play_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_row start.vhd(69) " "VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal \"play_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_col start.vhd(70) " "VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal \"play_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_row start.vhd(71) " "VHDL Signal Declaration warning at start.vhd(71): used explicit default value for signal \"play_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_col start.vhd(72) " "VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal \"play_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_row start.vhd(73) " "VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal \"play_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_col start.vhd(74) " "VHDL Signal Declaration warning at start.vhd(74): used explicit default value for signal \"play_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_row start.vhd(78) " "VHDL Signal Declaration warning at start.vhd(78): used explicit default value for signal \"tut_t_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_col start.vhd(79) " "VHDL Signal Declaration warning at start.vhd(79): used explicit default value for signal \"tut_t_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_row start.vhd(80) " "VHDL Signal Declaration warning at start.vhd(80): used explicit default value for signal \"tut_u_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_col start.vhd(81) " "VHDL Signal Declaration warning at start.vhd(81): used explicit default value for signal \"tut_u_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_row start.vhd(82) " "VHDL Signal Declaration warning at start.vhd(82): used explicit default value for signal \"tut_t1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_col start.vhd(83) " "VHDL Signal Declaration warning at start.vhd(83): used explicit default value for signal \"tut_t1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_row start.vhd(84) " "VHDL Signal Declaration warning at start.vhd(84): used explicit default value for signal \"tut_o_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_col start.vhd(85) " "VHDL Signal Declaration warning at start.vhd(85): used explicit default value for signal \"tut_o_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_row start.vhd(86) " "VHDL Signal Declaration warning at start.vhd(86): used explicit default value for signal \"tut_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_col start.vhd(87) " "VHDL Signal Declaration warning at start.vhd(87): used explicit default value for signal \"tut_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_row start.vhd(88) " "VHDL Signal Declaration warning at start.vhd(88): used explicit default value for signal \"tut_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_col start.vhd(89) " "VHDL Signal Declaration warning at start.vhd(89): used explicit default value for signal \"tut_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_row start.vhd(90) " "VHDL Signal Declaration warning at start.vhd(90): used explicit default value for signal \"tut_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_col start.vhd(91) " "VHDL Signal Declaration warning at start.vhd(91): used explicit default value for signal \"tut_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_row start.vhd(92) " "VHDL Signal Declaration warning at start.vhd(92): used explicit default value for signal \"tut_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_col start.vhd(93) " "VHDL Signal Declaration warning at start.vhd(93): used explicit default value for signal \"tut_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R start.vhd(123) " "VHDL Signal Declaration warning at start.vhd(123): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G start.vhd(124) " "VHDL Signal Declaration warning at start.vhd(124): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338608 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B start.vhd(125) " "VHDL Signal Declaration warning at start.vhd(125): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338609 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_enable start.vhd(126) " "VHDL Signal Declaration warning at start.vhd(126): used explicit default value for signal \"t_enable\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338609 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_Multiplier start.vhd(128) " "VHDL Signal Declaration warning at start.vhd(128): used explicit default value for signal \"Font_Multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338609 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "select_multiplier start.vhd(129) " "VHDL Signal Declaration warning at start.vhd(129): used explicit default value for signal \"select_multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599338609 "|cs305_project|start:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER start:P1\|SPRITE_PRINTER:title_f " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\"" {  } { { "start.vhd" "title_f" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338610 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(41) " "VHDL Process Statement warning at sprite_printer.vhd(41): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(42) " "VHDL Process Statement warning at sprite_printer.vhd(42): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(52) " "VHDL Process Statement warning at sprite_printer.vhd(52): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(53) " "VHDL Process Statement warning at sprite_printer.vhd(53): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(38) " "VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(38) " "VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338632 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599338815 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716599338815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599338861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599338861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599338862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_gen rand_gen:Rn1 " "Elaborating entity \"rand_gen\" for hierarchy \"rand_gen:Rn1\"" {  } { { "cs305_project.vhd" "Rn1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:d1 " "Elaborating entity \"pipes\" for hierarchy \"pipes:d1\"" {  } { { "cs305_project.vhd" "d1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339138 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst pipes.vhd(11) " "VHDL Signal Declaration warning at pipes.vhd(11): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_power pipes.vhd(23) " "Verilog HDL or VHDL warning at pipes.vhd(23): object \"t_power\" assigned a value but never read" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R pipes.vhd(24) " "VHDL Signal Declaration warning at pipes.vhd(24): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G pipes.vhd(25) " "VHDL Signal Declaration warning at pipes.vhd(25): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B pipes.vhd(26) " "VHDL Signal Declaration warning at pipes.vhd(26): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier pipes.vhd(27) " "VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_address pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"c_address\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339139 "|cs305_project|pipes:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:R1 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:R1\"" {  } { { "cs305_project.vhd" "R1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339151 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(42) " "VHDL Process Statement warning at state_machine.vhd(42): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(43) " "VHDL Process Statement warning at state_machine.vhd(43): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(44) " "VHDL Process Statement warning at state_machine.vhd(44): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(48) " "VHDL Process Statement warning at state_machine.vhd(48): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(48) " "VHDL Process Statement warning at state_machine.vhd(48): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(49) " "VHDL Process Statement warning at state_machine.vhd(49): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(49) " "VHDL Process Statement warning at state_machine.vhd(49): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(52) " "VHDL Process Statement warning at state_machine.vhd(52): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(52) " "VHDL Process Statement warning at state_machine.vhd(52): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(53) " "VHDL Process Statement warning at state_machine.vhd(53): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(53) " "VHDL Process Statement warning at state_machine.vhd(53): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(54) " "VHDL Process Statement warning at state_machine.vhd(54): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(54) " "VHDL Process Statement warning at state_machine.vhd(54): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(57) " "VHDL Process Statement warning at state_machine.vhd(57): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(57) " "VHDL Process Statement warning at state_machine.vhd(57): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(58) " "VHDL Process Statement warning at state_machine.vhd(58): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(58) " "VHDL Process Statement warning at state_machine.vhd(58): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(59) " "VHDL Process Statement warning at state_machine.vhd(59): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(62) " "VHDL Process Statement warning at state_machine.vhd(62): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(62) " "VHDL Process Statement warning at state_machine.vhd(62): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(63) " "VHDL Process Statement warning at state_machine.vhd(63): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(63) " "VHDL Process Statement warning at state_machine.vhd(63): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(64) " "VHDL Process Statement warning at state_machine.vhd(64): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(64) " "VHDL Process Statement warning at state_machine.vhd(64): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(67) " "VHDL Process Statement warning at state_machine.vhd(67): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(68) " "VHDL Process Statement warning at state_machine.vhd(68): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(72) " "VHDL Process Statement warning at state_machine.vhd(72): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(73) " "VHDL Process Statement warning at state_machine.vhd(73): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(77) " "VHDL Process Statement warning at state_machine.vhd(77): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(78) " "VHDL Process Statement warning at state_machine.vhd(78): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(79) " "VHDL Process Statement warning at state_machine.vhd(79): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(82) " "VHDL Process Statement warning at state_machine.vhd(82): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339162 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(83) " "VHDL Process Statement warning at state_machine.vhd(83): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(84) " "VHDL Process Statement warning at state_machine.vhd(84): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_r state_machine.vhd(87) " "VHDL Process Statement warning at state_machine.vhd(87): signal \"endgame_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_g state_machine.vhd(88) " "VHDL Process Statement warning at state_machine.vhd(88): signal \"endgame_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_b state_machine.vhd(89) " "VHDL Process Statement warning at state_machine.vhd(89): signal \"endgame_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(92) " "VHDL Process Statement warning at state_machine.vhd(92): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(93) " "VHDL Process Statement warning at state_machine.vhd(93): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(94) " "VHDL Process Statement warning at state_machine.vhd(94): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lose state_machine.vhd(109) " "VHDL Process Statement warning at state_machine.vhd(109): signal \"lose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset state_machine.vhd(159) " "VHDL Process Statement warning at state_machine.vhd(159): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/state_machine.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716599339163 "|cs305_project|state_machine:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:o1 " "Elaborating entity \"endgame\" for hierarchy \"endgame:o1\"" {  } { { "cs305_project.vhd" "o1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339164 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_a endgame.vhd(16) " "VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal \"g_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_a endgame.vhd(17) " "VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal \"a_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_a endgame.vhd(18) " "VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal \"m_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_a endgame.vhd(19) " "VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal \"e_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_a endgame.vhd(20) " "VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal \"o_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_a endgame.vhd(21) " "VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal \"v_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_a endgame.vhd(22) " "VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal \"e1_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_a endgame.vhd(23) " "VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal \"r_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_row endgame.vhd(24) " "VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal \"g_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_col endgame.vhd(25) " "VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal \"g_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_row endgame.vhd(26) " "VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal \"a_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_col endgame.vhd(27) " "VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal \"a_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_row endgame.vhd(28) " "VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal \"m_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_col endgame.vhd(29) " "VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal \"m_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_row endgame.vhd(30) " "VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal \"e_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_col endgame.vhd(31) " "VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal \"e_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_row endgame.vhd(32) " "VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal \"o_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_col endgame.vhd(33) " "VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal \"o_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_row endgame.vhd(34) " "VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal \"v_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339165 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_col endgame.vhd(35) " "VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal \"v_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_row endgame.vhd(36) " "VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal \"e1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_col endgame.vhd(37) " "VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal \"e1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_row endgame.vhd(38) " "VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal \"r_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_col endgame.vhd(39) " "VHDL Signal Declaration warning at endgame.vhd(39): used explicit default value for signal \"r_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R endgame.vhd(44) " "VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G endgame.vhd(45) " "VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B endgame.vhd(46) " "VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier endgame.vhd(48) " "VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ad endgame.vhd(55) " "VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal \"s_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_ad endgame.vhd(56) " "VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal \"c_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_ad endgame.vhd(57) " "VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal \"o_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_ad endgame.vhd(58) " "VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal \"r_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_ad endgame.vhd(59) " "VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal \"e_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_row endgame.vhd(60) " "VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal \"s1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_col endgame.vhd(61) " "VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal \"s1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_row endgame.vhd(62) " "VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal \"c1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_col endgame.vhd(63) " "VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal \"c1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_row endgame.vhd(64) " "VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal \"o1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_col endgame.vhd(65) " "VHDL Signal Declaration warning at endgame.vhd(65): used explicit default value for signal \"o1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_row endgame.vhd(66) " "VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal \"r1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_col endgame.vhd(67) " "VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal \"r1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_row endgame.vhd(68) " "VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal \"e2_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_col endgame.vhd(69) " "VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal \"e2_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_row endgame.vhd(70) " "VHDL Signal Declaration warning at endgame.vhd(70): used explicit default value for signal \"tenth_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_col endgame.vhd(71) " "VHDL Signal Declaration warning at endgame.vhd(71): used explicit default value for signal \"tenth_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_row endgame.vhd(72) " "VHDL Signal Declaration warning at endgame.vhd(72): used explicit default value for signal \"first_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_col endgame.vhd(73) " "VHDL Signal Declaration warning at endgame.vhd(73): used explicit default value for signal \"first_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_row endgame.vhd(76) " "VHDL Signal Declaration warning at endgame.vhd(76): used explicit default value for signal \"ht_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_col endgame.vhd(77) " "VHDL Signal Declaration warning at endgame.vhd(77): used explicit default value for signal \"ht_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_row endgame.vhd(79) " "VHDL Signal Declaration warning at endgame.vhd(79): used explicit default value for signal \"hf_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_col endgame.vhd(80) " "VHDL Signal Declaration warning at endgame.vhd(80): used explicit default value for signal \"hf_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier1 endgame.vhd(88) " "VHDL Signal Declaration warning at endgame.vhd(88): used explicit default value for signal \"Multiplier1\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339166 "|cs305_project|endgame:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram endgame:o1\|ram:highscore_ram " "Elaborating entity \"ram\" for hierarchy \"endgame:o1\|ram:highscore_ram\"" {  } { { "endgame.vhd" "highscore_ram" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "cs305_project.vhd" "seg" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339355 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display1 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599339371 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display2 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599339371 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_d Two_Digit_Counter.vhd(14) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal \"f_d\" because signal was never assigned a value" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716599339371 "|cs305_project|Two_Digit_Counter:seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter\"" {  } { { "Two_Digit_Counter.vhd" "tenth_counter" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:sc " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:sc\"" {  } { { "cs305_project.vhd" "sc" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:hf_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ht_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:one_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:ten_text\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:E2\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:R1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:O1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:C1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:S1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:v\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:o\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:e\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:m\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[1\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[0\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[2\] " "LATCH primitive \"endgame:o1\|SPRITE_PRINTER:g\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_i\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_o\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_u\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:tut_t\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_y\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:play_p\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_d\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_r\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_i\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_b\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_y\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p1\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_p\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_a\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_l\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[1\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[0\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[2\] " "LATCH primitive \"start:P1\|SPRITE_PRINTER:title_f\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716599339609 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "endgame:o1\|ram:highscore_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"endgame:o1\|ram:highscore_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs305_project.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/cs305_project.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716599339936 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716599339936 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716599339936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599339952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs305_project.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cs305_project.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716599339952 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716599339952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgr1 " "Found entity 1: altsyncram_dgr1" {  } { { "db/altsyncram_dgr1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716599339981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599339981 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716599340085 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/mouse.vhd" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716599340123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716599340123 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[8\] bouncy_ball:B1\|ball_y_motion\[8\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[8\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[8\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[9\] bouncy_ball:B1\|ball_y_motion\[9\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[9\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[9\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[7\] bouncy_ball:B1\|ball_y_motion\[7\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[7\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[7\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[1\] bouncy_ball:B1\|ball_y_motion\[1\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[1\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[1\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[3\] bouncy_ball:B1\|ball_y_motion\[3\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[3\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[3\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[4\] bouncy_ball:B1\|ball_y_motion\[4\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[4\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[4\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[5\] bouncy_ball:B1\|ball_y_motion\[5\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[5\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[5\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bouncy_ball:B1\|ball_y_motion\[6\] bouncy_ball:B1\|ball_y_motion\[6\]~_emulated bouncy_ball:B1\|ball_y_motion\[8\]~1 " "Register \"bouncy_ball:B1\|ball_y_motion\[6\]\" is converted into an equivalent circuit using register \"bouncy_ball:B1\|ball_y_motion\[6\]~_emulated\" and latch \"bouncy_ball:B1\|ball_y_motion\[8\]~1\"" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/bouncy_ball.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716599340123 "|cs305_project|bouncy_ball:B1|ball_y_motion[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716599340123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716599340470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716599340923 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 138 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340957 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:m\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:m\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 139 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340957 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:e\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:e\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 140 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340958 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:g\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:g\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 137 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340958 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 148 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340958 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 149 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340958 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_d\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_d\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 150 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340958 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_b\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_b\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 147 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340959 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "pipes:d1\|SPRITE_PRINTER:C_S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"pipes:d1\|SPRITE_PRINTER:C_S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "pipes.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/pipes.vhd" 98 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 200 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340959 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:O1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:O1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 147 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340959 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:hf_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:hf_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 154 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340959 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:v\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:v\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 142 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340959 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:e1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:e1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 143 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 144 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:S1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:S1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 145 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 141 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:C1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:C1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 146 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:R1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:R1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 148 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:E2\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:E2\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 149 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340960 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:ten_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:ten_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 150 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:one_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:one_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 151 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|SPRITE_PRINTER:ht_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"endgame:o1\|SPRITE_PRINTER:ht_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 153 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 163 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 164 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 142 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 143 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 144 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_t\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_t\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 157 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340961 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_u\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_u\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 158 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_t1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_t1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 159 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_o\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 160 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_r\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 161 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:tut_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:tut_i\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 162 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 141 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_p1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_p1\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 145 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:title_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:title_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 146 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_p\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 152 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_l\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 153 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_a\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 154 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340962 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "start:P1\|SPRITE_PRINTER:play_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"start:P1\|SPRITE_PRINTER:play_y\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } } { "start.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/start.vhd" 155 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340963 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\|altsyncram_dgr1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"endgame:o1\|ram:highscore_ram\|altsyncram:ram_rtl_0\|altsyncram_dgr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dgr1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/db/altsyncram_dgr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "endgame.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/endgame.vhd" 114 0 0 } } { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 255 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599340963 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716599340984 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716599340984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716599341262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716599341262 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716599341423 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716599341423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw0 " "No output dependent on input pin \"Sw0\"" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/305-project/cs305_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716599341472 "|cs305_project|Sw0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716599341472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1194 " "Implemented 1194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716599341474 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716599341474 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716599341474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "852 " "Implemented 852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716599341474 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716599341474 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716599341474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716599341474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 684 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 684 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716599341512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 13:09:01 2024 " "Processing ended: Sat May 25 13:09:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716599341512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716599341512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716599341512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716599341512 ""}
