set_max_delay 10 -from [get_pins flop_Q] -rise_from clk* -rise_through {net1, net2} -fall_through [get_ports {clk0}] -rise_to clk1 -fall_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
