{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709711588161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709711588161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  6 01:53:08 2024 " "Processing started: Wed Mar  6 01:53:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709711588161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711588161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711588161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709711588405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709711588405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_deco " "Found entity 1: ALU_deco" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_case.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_case.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_case " "Found entity 1: ALU_case" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma_parametrizable " "Found entity 1: suma_parametrizable" {  } { { "suma_parametrizable.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/decodificador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador6bits.sv 3 3 " "Found 3 design units, including 3 entities, in source file contador6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador6Bits " "Found entity 1: contador6Bits" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594819 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594819 ""} { "Info" "ISGN_ENTITY_NAME" "3 ContadorNBits " "Found entity 3: ContadorNBits" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.sv 1 1 " "Found 1 design units, including 1 entities, in source file div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711594820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_deco " "Elaborating entity \"ALU_deco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709711594839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_case ALU_case:calculadora " "Elaborating entity \"ALU_case\" for hierarchy \"ALU_case:calculadora\"" {  } { { "ALU_deco.sv" "calculadora" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594841 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_suma ALU_case.sv(51) " "Verilog HDL Always Construct warning at ALU_case.sv(51): variable \"temp_resultado_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_suma ALU_case.sv(52) " "Verilog HDL Always Construct warning at ALU_case.sv(52): variable \"temp_carry_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_suma ALU_case.sv(53) " "Verilog HDL Always Construct warning at ALU_case.sv(53): variable \"temp_cero_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_mult ALU_case.sv(60) " "Verilog HDL Always Construct warning at ALU_case.sv(60): variable \"temp_resultado_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_mult ALU_case.sv(61) " "Verilog HDL Always Construct warning at ALU_case.sv(61): variable \"temp_carry_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_mult ALU_case.sv(62) " "Verilog HDL Always Construct warning at ALU_case.sv(62): variable \"temp_cero_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_mult ALU_case.sv(63) " "Verilog HDL Always Construct warning at ALU_case.sv(63): variable \"temp_negativo_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_mult ALU_case.sv(64) " "Verilog HDL Always Construct warning at ALU_case.sv(64): variable \"temp_desbordamiento_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_div ALU_case.sv(68) " "Verilog HDL Always Construct warning at ALU_case.sv(68): variable \"temp_resultado_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_div ALU_case.sv(69) " "Verilog HDL Always Construct warning at ALU_case.sv(69): variable \"temp_carry_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_div ALU_case.sv(70) " "Verilog HDL Always Construct warning at ALU_case.sv(70): variable \"temp_cero_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_div ALU_case.sv(71) " "Verilog HDL Always Construct warning at ALU_case.sv(71): variable \"temp_negativo_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_div ALU_case.sv(72) " "Verilog HDL Always Construct warning at ALU_case.sv(72): variable \"temp_desbordamiento_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_mod ALU_case.sv(76) " "Verilog HDL Always Construct warning at ALU_case.sv(76): variable \"temp_resultado_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_mod ALU_case.sv(77) " "Verilog HDL Always Construct warning at ALU_case.sv(77): variable \"temp_carry_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_mod ALU_case.sv(78) " "Verilog HDL Always Construct warning at ALU_case.sv(78): variable \"temp_cero_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_mod ALU_case.sv(79) " "Verilog HDL Always Construct warning at ALU_case.sv(79): variable \"temp_negativo_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_mod ALU_case.sv(80) " "Verilog HDL Always Construct warning at ALU_case.sv(80): variable \"temp_desbordamiento_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_case.sv(48) " "Verilog HDL Case Statement warning at ALU_case.sv(48): incomplete case statement has no default case item" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711594842 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desbordamiento ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"desbordamiento\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desbordamiento ALU_case.sv(46) " "Inferred latch for \"desbordamiento\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo ALU_case.sv(46) " "Inferred latch for \"negativo\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero ALU_case.sv(46) " "Inferred latch for \"cero\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU_case.sv(46) " "Inferred latch for \"carry\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ALU_case.sv(46) " "Inferred latch for \"resultado\[0\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ALU_case.sv(46) " "Inferred latch for \"resultado\[1\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ALU_case.sv(46) " "Inferred latch for \"resultado\[2\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ALU_case.sv(46) " "Inferred latch for \"resultado\[3\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711594843 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma_parametrizable ALU_case:calculadora\|suma_parametrizable:suma " "Elaborating entity \"suma_parametrizable\" for hierarchy \"ALU_case:calculadora\|suma_parametrizable:suma\"" {  } { { "ALU_case.sv" "suma" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma ALU_case:calculadora\|suma_parametrizable:suma\|suma:generate_suma\[0\].sum_nc " "Elaborating entity \"suma\" for hierarchy \"ALU_case:calculadora\|suma_parametrizable:suma\|suma:generate_suma\[0\].sum_nc\"" {  } { { "suma_parametrizable.sv" "generate_suma\[0\].sum_nc" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma_parametrizable.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU_case:calculadora\|mult:multiplicacion " "Elaborating entity \"mult\" for hierarchy \"ALU_case:calculadora\|mult:multiplicacion\"" {  } { { "ALU_case.sv" "multiplicacion" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594850 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 mult.sv(6) " "Net \"C\" at mult.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709711594850 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N mult.sv(7) " "Output port \"N\" at mult.sv(7) has no driver" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594850 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V mult.sv(8) " "Output port \"V\" at mult.sv(8) has no driver" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594850 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo ALU_case:calculadora\|modulo:mod " "Elaborating entity \"modulo\" for hierarchy \"ALU_case:calculadora\|modulo:mod\"" {  } { { "ALU_case.sv" "mod" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594851 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C modulo.sv(9) " "Output port \"C\" at modulo.sv(9) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594851 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N modulo.sv(10) " "Output port \"N\" at modulo.sv(10) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594851 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V modulo.sv(11) " "Output port \"V\" at modulo.sv(11) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594851 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU_case:calculadora\|div:division " "Elaborating entity \"div\" for hierarchy \"ALU_case:calculadora\|div:division\"" {  } { { "ALU_case.sv" "division" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 div.sv(15) " "Verilog HDL assignment warning at div.sv(15): truncated value with size 12 to match size of target (8)" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709711594852 "|ALU_deco|ALU_case:calculadora|div:division"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 div.sv(7) " "Net \"C\" at div.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709711594852 "|ALU_deco|ALU_case:calculadora|div:division"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N div.sv(8) " "Output port \"N\" at div.sv(8) has no driver" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594853 "|ALU_deco|ALU_case:calculadora|div:division"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V div.sv(9) " "Output port \"V\" at div.sv(9) has no driver" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711594853 "|ALU_deco|ALU_case:calculadora|div:division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:d1 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:d1\"" {  } { { "ALU_deco.sv" "d1" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711594857 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_case:calculadora\|modulo:mod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_case:calculadora\|modulo:mod\|Mod0\"" {  } { { "modulo.sv" "Mod0" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709711595186 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709711595186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_case:calculadora\|modulo:mod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU_case:calculadora\|modulo:mod\|lpm_divide:Mod0\"" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711595317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_case:calculadora\|modulo:mod\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU_case:calculadora\|modulo:mod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709711595317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709711595317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709711595317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709711595317 ""}  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709711595317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711595369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711595369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711595379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711595379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711595389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711595389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709711595468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|resultado\[1\] " "Latch ALU_case:calculadora\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|resultado\[2\] " "Latch ALU_case:calculadora\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|resultado\[3\] " "Latch ALU_case:calculadora\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|resultado\[0\] " "Latch ALU_case:calculadora\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|carry " "Latch ALU_case:calculadora\|carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_case:calculadora\|cero " "Latch ALU_case:calculadora\|cero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709711595476 ""}  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709711595476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] GND " "Pin \"display2\[0\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] GND " "Pin \"display2\[2\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] GND " "Pin \"display2\[3\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] GND " "Pin \"display2\[4\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] GND " "Pin \"display2\[5\]\" is stuck at GND" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709711595523 "|ALU_deco|display2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709711595523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709711595579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709711595896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711595896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709711596035 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709711596035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709711596035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709711596035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709711596053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  6 01:53:16 2024 " "Processing ended: Wed Mar  6 01:53:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709711596053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709711596053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709711596053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711596053 ""}
