

================================================================
== Vitis HLS Report for 'ipv4_drop_optional_ip_header_64_s'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.834 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.48ns)   --->   "%switch_ln211 = switch i3 %doh_state_load, void %sw.bb.i, i3 4, void %sw.bb103.i, i3 1, void %sw.bb12.i, i3 2, void %sw.bb24.i, i3 3, void %sw.bb31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 4 'switch' 'switch_ln211' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_184_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 5 'nbreadreq' 'tmp_184_i' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_184_i, void %if.end64.i, void %if.then33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 6 'br' 'br_ln273' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 7 'read' 'rx_process2dropFifo_read_2' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_process2dropFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 8 'trunc' 'currWord_data_V' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 9 'partselect' 'currWord_keep_V' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%currWord_last_V_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 10 'bitselect' 'currWord_last_V_18' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %rx_process2dropFifo_read_2"   --->   Operation 11 'trunc' 'trunc_ln628' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_190_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 67"   --->   Operation 12 'partselect' 'tmp_190_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %rx_process2dropFifo_read_2, i32 68"   --->   Operation 13 'bitselect' 'tmp_56' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 68" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 14 'bitselect' 'tmp_57' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %tmp_56, void %if.then56.i, void %if.else57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:283]   --->   Operation 15 'br' 'br_ln283' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%store_ln285 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:285]   --->   Operation 16 'store' 'store_ln285' <Predicate = (doh_state_load == 3 & tmp_184_i & !tmp_56)> <Delay = 0.88>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln286 = br void %if.end63.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:286]   --->   Operation 17 'br' 'br_ln286' <Predicate = (doh_state_load == 3 & tmp_184_i & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %currWord_last_V_18, void %if.end62.i, void %if.then61.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:287]   --->   Operation 18 'br' 'br_ln287' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%store_ln289 = store i3 4, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:289]   --->   Operation 19 'store' 'store_ln289' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56 & currWord_last_V_18)> <Delay = 0.88>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln290 = br void %if.end62.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:290]   --->   Operation 20 'br' 'br_ln290' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56 & currWord_last_V_18)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end63.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln291 = br void %if.end64.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:291]   --->   Operation 22 'br' 'br_ln291' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln292 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:292]   --->   Operation 23 'br' 'br_ln292' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_182_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 24 'nbreadreq' 'tmp_182_i' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %tmp_182_i, void %if.end30.i, void %if.then26.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 25 'br' 'br_ln262' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 26 'read' 'rx_process2dropFifo_read_1' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 27 'bitselect' 'currWord_last_V' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %currWord_last_V, void %if.end29.i, void %if.then28.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:266]   --->   Operation 28 'br' 'br_ln266' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%store_ln268 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:268]   --->   Operation 29 'store' 'store_ln268' <Predicate = (doh_state_load == 2 & tmp_182_i & currWord_last_V)> <Delay = 0.88>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln269 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:269]   --->   Operation 30 'br' 'br_ln269' <Predicate = (doh_state_load == 2 & tmp_182_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln270 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:270]   --->   Operation 31 'br' 'br_ln270' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln271 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:271]   --->   Operation 32 'br' 'br_ln271' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_260 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 33 'nbreadreq' 'tmp_i_260' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %tmp_i_260, void %if.end23.i, void %if.then14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 34 'br' 'br_ln248' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 35 'read' 'rx_process2dropFifo_read' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i128 %rx_process2dropFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 36 'trunc' 'trunc_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_186_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 37 'partselect' 'tmp_186_i' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%length_V_load = load i4 %length_V"   --->   Operation 38 'load' 'length_V_load' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln841 = add i4 %length_V_load, i4 14"   --->   Operation 39 'add' 'add_ln841' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln841 = store i4 %add_ln841, i4 %length_V"   --->   Operation 40 'store' 'store_ln841' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%switch_ln252 = switch i4 %length_V_load, void %if.end21.i, i4 3, void %if.then17.i, i4 2, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:252]   --->   Operation 41 'switch' 'switch_ln252' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%store_ln257 = store i3 2, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:257]   --->   Operation 42 'store' 'store_ln257' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 2)> <Delay = 0.88>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln258 = br void %if.end21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:258]   --->   Operation 43 'br' 'br_ln258' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.88ns)   --->   "%store_ln254 = store i3 3, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:254]   --->   Operation 44 'store' 'store_ln254' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 3)> <Delay = 0.88>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln255 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:255]   --->   Operation 45 'br' 'br_ln255' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end22.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load != 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln259 = br void %if.end23.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:259]   --->   Operation 47 'br' 'br_ln259' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln260 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:260]   --->   Operation 48 'br' 'br_ln260' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%store_ln321 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:321]   --->   Operation 49 'store' 'store_ln321' <Predicate = (doh_state_load == 4)> <Delay = 0.88>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 50 'nbreadreq' 'tmp_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_i, void %if.end11.i, void %land.lhs.true.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 51 'br' 'br_ln214' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_185_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 52 'nbreadreq' 'tmp_185_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_185_i, void %if.end11.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 53 'br' 'br_ln214' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.33ns)   --->   "%rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 54 'read' 'rx_process2dropLengthFifo_read' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln216 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 55 'store' 'store_ln216' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %rx_process2dropLengthFifo_read, i32 1, i32 3"   --->   Operation 56 'partselect' 'tmp_58' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%icmp_ln1035 = icmp_eq  i3 %tmp_58, i3 0"   --->   Operation 57 'icmp' 'icmp_ln1035' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%br_ln222 = br i1 %icmp_ln1035, void %if.end.i, void %if.else.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:222]   --->   Operation 58 'br' 'br_ln222' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.84>
ST_1 : Operation 59 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 59 'read' 'rx_process2dropFifo_read_3' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i128 %rx_process2dropFifo_read_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 60 'trunc' 'trunc_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_192_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_3, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 61 'partselect' 'tmp_192_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 3, void %if.else.i, i2 1, void %if.then.i"   --->   Operation 63 'phi' 'storemerge_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i2 %storemerge_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224]   --->   Operation 64 'zext' 'zext_ln224' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%store_ln224 = store i3 %zext_ln224, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224]   --->   Operation 65 'store' 'store_ln224' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.88>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end11.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:245]   --->   Operation 66 'br' 'br_ln245' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln246 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:246]   --->   Operation 67 'br' 'br_ln246' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:196]   --->   Operation 80 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %prevWord_data_V"   --->   Operation 81 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_26 = load i8 %prevWord_keep_V_2"   --->   Operation 82 'load' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_187_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 83 'partselect' 'tmp_187_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%xor_ln281 = xor i1 %tmp_57, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 84 'xor' 'xor_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 85 'partselect' 'tmp' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32, i1 %xor_ln281, i4 %tmp_190_i, i4 %tmp, i32 %trunc_ln628, i32 %tmp_187_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 86 'bitconcatenate' 'or_ln' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i73 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 87 'zext' 'zext_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln281_1_i = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 0, i80 %zext_ln281" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 88 'bitconcatenate' 'or_ln281_1_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i81 %or_ln281_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 89 'zext' 'zext_ln281_1' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.33ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln281_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 90 'write' 'write_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%store_ln282 = store i64 %currWord_data_V, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 91 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.85>
ST_2 : Operation 92 [1/1] (0.85ns)   --->   "%store_ln282 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 92 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.85>
ST_2 : Operation 93 [1/1] (2.33ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %rx_process2dropFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:265]   --->   Operation 93 'write' 'write_ln265' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.85ns)   --->   "%store_ln250 = store i64 %trunc_ln250, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 94 'store' 'store_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.85>
ST_2 : Operation 95 [1/1] (0.85ns)   --->   "%store_ln250 = store i8 %tmp_186_i, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 95 'store' 'store_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.85>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_180_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 96 'partselect' 'tmp_180_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_181_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7"   --->   Operation 97 'partselect' 'tmp_181_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln320_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_181_i, i32 0, i32 %tmp_180_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 98 'bitconcatenate' 'zext_ln320_cast' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i73 %zext_ln320_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 99 'zext' 'zext_ln320' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.33ns)   --->   "%write_ln320 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln320" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 100 'write' 'write_ln320' <Predicate = (doh_state_load == 4)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln322 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:322]   --->   Operation 101 'br' 'br_ln322' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.85ns)   --->   "%store_ln228 = store i64 %trunc_ln228, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 102 'store' 'store_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.85>
ST_2 : Operation 103 [1/1] (0.85ns)   --->   "%store_ln228 = store i8 %tmp_192_i, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 103 'store' 'store_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.85>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ doh_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_process2dropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_ip2udpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
doh_state_load                 (load          ) [ 011]
switch_ln211                   (switch        ) [ 000]
tmp_184_i                      (nbreadreq     ) [ 011]
br_ln273                       (br            ) [ 000]
rx_process2dropFifo_read_2     (read          ) [ 000]
currWord_data_V                (trunc         ) [ 011]
currWord_keep_V                (partselect    ) [ 011]
currWord_last_V_18             (bitselect     ) [ 010]
trunc_ln628                    (trunc         ) [ 011]
tmp_190_i                      (partselect    ) [ 011]
tmp_56                         (bitselect     ) [ 010]
tmp_57                         (bitselect     ) [ 011]
br_ln283                       (br            ) [ 000]
store_ln285                    (store         ) [ 000]
br_ln286                       (br            ) [ 000]
br_ln287                       (br            ) [ 000]
store_ln289                    (store         ) [ 000]
br_ln290                       (br            ) [ 000]
br_ln0                         (br            ) [ 000]
br_ln291                       (br            ) [ 000]
br_ln292                       (br            ) [ 000]
tmp_182_i                      (nbreadreq     ) [ 011]
br_ln262                       (br            ) [ 000]
rx_process2dropFifo_read_1     (read          ) [ 011]
currWord_last_V                (bitselect     ) [ 010]
br_ln266                       (br            ) [ 000]
store_ln268                    (store         ) [ 000]
br_ln269                       (br            ) [ 000]
br_ln270                       (br            ) [ 000]
br_ln271                       (br            ) [ 000]
tmp_i_260                      (nbreadreq     ) [ 011]
br_ln248                       (br            ) [ 000]
rx_process2dropFifo_read       (read          ) [ 000]
trunc_ln250                    (trunc         ) [ 011]
tmp_186_i                      (partselect    ) [ 011]
length_V_load                  (load          ) [ 010]
add_ln841                      (add           ) [ 000]
store_ln841                    (store         ) [ 000]
switch_ln252                   (switch        ) [ 000]
store_ln257                    (store         ) [ 000]
br_ln258                       (br            ) [ 000]
store_ln254                    (store         ) [ 000]
br_ln255                       (br            ) [ 000]
br_ln0                         (br            ) [ 000]
br_ln259                       (br            ) [ 000]
br_ln260                       (br            ) [ 000]
store_ln321                    (store         ) [ 000]
tmp_i                          (nbreadreq     ) [ 011]
br_ln214                       (br            ) [ 000]
tmp_185_i                      (nbreadreq     ) [ 011]
br_ln214                       (br            ) [ 000]
rx_process2dropLengthFifo_read (read          ) [ 000]
store_ln216                    (store         ) [ 000]
tmp_58                         (partselect    ) [ 000]
icmp_ln1035                    (icmp          ) [ 011]
br_ln222                       (br            ) [ 000]
rx_process2dropFifo_read_3     (read          ) [ 000]
trunc_ln228                    (trunc         ) [ 011]
tmp_192_i                      (partselect    ) [ 011]
br_ln0                         (br            ) [ 000]
storemerge_i                   (phi           ) [ 000]
zext_ln224                     (zext          ) [ 000]
store_ln224                    (store         ) [ 000]
br_ln245                       (br            ) [ 000]
br_ln246                       (br            ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specpipeline_ln196             (specpipeline  ) [ 000]
p_Val2_s                       (load          ) [ 000]
p_Val2_26                      (load          ) [ 000]
tmp_187_i                      (partselect    ) [ 000]
xor_ln281                      (xor           ) [ 000]
tmp                            (partselect    ) [ 000]
or_ln                          (bitconcatenate) [ 000]
zext_ln281                     (zext          ) [ 000]
or_ln281_1_i                   (bitconcatenate) [ 000]
zext_ln281_1                   (zext          ) [ 000]
write_ln281                    (write         ) [ 000]
store_ln282                    (store         ) [ 000]
store_ln282                    (store         ) [ 000]
write_ln265                    (write         ) [ 000]
store_ln250                    (store         ) [ 000]
store_ln250                    (store         ) [ 000]
tmp_180_i                      (partselect    ) [ 000]
tmp_181_i                      (partselect    ) [ 000]
zext_ln320_cast                (bitconcatenate) [ 000]
zext_ln320                     (zext          ) [ 000]
write_ln320                    (write         ) [ 000]
br_ln322                       (br            ) [ 000]
store_ln228                    (store         ) [ 000]
store_ln228                    (store         ) [ 000]
ret_ln0                        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="doh_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doh_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_process2dropFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_ip2udpFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i80"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_nbreadreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_184_i/1 tmp_182_i/1 tmp_i_260/1 tmp_185_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_process2dropFifo_read_2/1 rx_process2dropFifo_read_1/1 rx_process2dropFifo_read/1 rx_process2dropFifo_read_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_i_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="rx_process2dropLengthFifo_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_process2dropLengthFifo_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="128" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln281/2 write_ln265/2 write_ln320/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="storemerge_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="8" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 tmp_186_i/1 tmp_192_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_18/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_187_i/2 tmp_180_i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="0" index="3" bw="4" slack="0"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 tmp_181_i/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V tmp_186_i tmp_192_i "/>
</bind>
</comp>

<comp id="192" class="1004" name="doh_state_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="doh_state_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="currWord_data_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln628_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_190_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="128" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="0" index="3" bw="8" slack="0"/>
<pin id="209" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_190_i/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_56_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_57_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln285_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln289_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln268_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln250_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="length_V_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln841_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln841_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln841/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln257_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln254_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln321_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln216_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_58_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="3" slack="0"/>
<pin id="297" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1035_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln228_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln228/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln224_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln224_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_s_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Val2_26_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_26/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln281_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln281/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="73" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="1"/>
<pin id="341" dir="0" index="3" bw="4" slack="0"/>
<pin id="342" dir="0" index="4" bw="32" slack="1"/>
<pin id="343" dir="0" index="5" bw="32" slack="0"/>
<pin id="344" dir="1" index="6" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln281_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="73" slack="0"/>
<pin id="351" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln281_1_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="81" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="73" slack="0"/>
<pin id="357" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln281_1_i/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln281_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="81" slack="0"/>
<pin id="363" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln282_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln282_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln250_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln250_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln320_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="73" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="1" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="1" index="5" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln320_cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln320_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="73" slack="0"/>
<pin id="402" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln228_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln228_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="doh_state_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="1"/>
<pin id="418" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="doh_state_load "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_184_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_184_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="currWord_data_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="432" class="1005" name="trunc_ln628_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_190_i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_190_i "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_57_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_182_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_182_i "/>
</bind>
</comp>

<comp id="454" class="1005" name="rx_process2dropFifo_read_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="1"/>
<pin id="456" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="rx_process2dropFifo_read_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_i_260_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_260 "/>
</bind>
</comp>

<comp id="466" class="1005" name="trunc_ln250_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_185_i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_185_i "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln1035_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="486" class="1005" name="trunc_ln228_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln228 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="114" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="114" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="82" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="90" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="191"><net_src comp="152" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="114" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="114" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="114" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="114" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="114" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="128" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="128" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="292" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="114" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="144" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="330"><net_src comp="4" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="345"><net_src comp="94" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="179" pin="4"/><net_sink comp="337" pin=3"/></net>

<net id="348"><net_src comp="170" pin="4"/><net_sink comp="337" pin=5"/></net>

<net id="352"><net_src comp="337" pin="6"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="370"><net_src comp="2" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="188" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="4" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="188" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="4" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="395"><net_src comp="102" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="104" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="179" pin="4"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="399"><net_src comp="170" pin="4"/><net_sink comp="388" pin=4"/></net>

<net id="403"><net_src comp="388" pin="5"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="188" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="4" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="192" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="106" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="196" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="435"><net_src comp="200" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="440"><net_src comp="204" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="448"><net_src comp="222" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="453"><net_src comp="106" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="114" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="465"><net_src comp="106" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="248" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="477"><net_src comp="120" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="106" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="302" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="308" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="405" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: doh_state | {1 }
	Port: prevWord_data_V | {2 }
	Port: prevWord_keep_V_2 | {2 }
	Port: length_V | {1 }
	Port: rx_ip2udpFifo | {2 }
 - Input state : 
	Port: ipv4_drop_optional_ip_header<64> : doh_state | {1 }
	Port: ipv4_drop_optional_ip_header<64> : prevWord_data_V | {2 }
	Port: ipv4_drop_optional_ip_header<64> : prevWord_keep_V_2 | {2 }
	Port: ipv4_drop_optional_ip_header<64> : rx_process2dropLengthFifo | {1 }
	Port: ipv4_drop_optional_ip_header<64> : rx_process2dropFifo | {1 }
	Port: ipv4_drop_optional_ip_header<64> : length_V | {1 }
  - Chain level:
	State 1
		switch_ln211 : 1
		br_ln283 : 1
		br_ln287 : 1
		br_ln266 : 1
		add_ln841 : 1
		store_ln841 : 2
		switch_ln252 : 1
		icmp_ln1035 : 1
		br_ln222 : 2
		storemerge_i : 3
		zext_ln224 : 4
		store_ln224 : 5
	State 2
		tmp_187_i : 1
		tmp : 1
		or_ln : 2
		zext_ln281 : 3
		or_ln281_1_i : 4
		zext_ln281_1 : 5
		write_ln281 : 6
		tmp_180_i : 1
		tmp_181_i : 1
		zext_ln320_cast : 2
		zext_ln320 : 3
		write_ln320 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln841_fu_256              |    0    |    13   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1035_fu_302             |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|    xor   |              xor_ln281_fu_332              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
| nbreadreq|            grp_nbreadreq_fu_106            |    0    |    0    |
|          |           tmp_i_nbreadreq_fu_120           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   read   |               grp_read_fu_114              |    0    |    0    |
|          | rx_process2dropLengthFifo_read_read_fu_128 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_134              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_152                 |    0    |    0    |
|          |                 grp_fu_170                 |    0    |    0    |
|partselect|                 grp_fu_179                 |    0    |    0    |
|          |              tmp_190_i_fu_204              |    0    |    0    |
|          |                tmp_58_fu_292               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_162                 |    0    |    0    |
| bitselect|                tmp_56_fu_214               |    0    |    0    |
|          |                tmp_57_fu_222               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           currWord_data_V_fu_196           |    0    |    0    |
|   trunc  |             trunc_ln628_fu_200             |    0    |    0    |
|          |             trunc_ln250_fu_248             |    0    |    0    |
|          |             trunc_ln228_fu_308             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln224_fu_312             |    0    |    0    |
|   zext   |              zext_ln281_fu_349             |    0    |    0    |
|          |             zext_ln281_1_fu_361            |    0    |    0    |
|          |              zext_ln320_fu_400             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                or_ln_fu_337                |    0    |    0    |
|bitconcatenate|             or_ln281_1_i_fu_353            |    0    |    0    |
|          |           zext_ln320_cast_fu_388           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    23   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|      currWord_data_V_reg_424     |   64   |
|      doh_state_load_reg_416      |    3   |
|        icmp_ln1035_reg_482       |    1   |
|              reg_188             |    8   |
|rx_process2dropFifo_read_1_reg_454|   128  |
|       storemerge_i_reg_141       |    2   |
|         tmp_182_i_reg_450        |    1   |
|         tmp_184_i_reg_420        |    1   |
|         tmp_185_i_reg_478        |    1   |
|         tmp_190_i_reg_437        |    4   |
|          tmp_57_reg_445          |    1   |
|         tmp_i_260_reg_462        |    1   |
|           tmp_i_reg_474          |    1   |
|        trunc_ln228_reg_486       |   64   |
|        trunc_ln250_reg_466       |   64   |
|        trunc_ln628_reg_432       |   32   |
+----------------------------------+--------+
|               Total              |   376  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_134 |  p2  |   3  |  128 |   384  ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   384  || 0.858143||    13   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   13   |
|  Register |    -   |   376  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   376  |   36   |
+-----------+--------+--------+--------+
