#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 11:25:46 2023
# Process ID: 18448
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10404 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_4\lab_4.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd}
launch_simulation
source CPU_mem_wrapper.tcl
open_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
run 10 ns
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
close_sim
set_property is_enabled false [get_files  C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mips/hdl/CPU_mips_wrapper.vhd]
set_property is_enabled false [get_files  C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mips/CPU_mips.bd]
create_bd_design "CPU_TL"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv SHREC:SHREC:axi_regmap:1.0 axi_regmap_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_regmap_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_regmap_0/S_AXI]
set_property location {1 183 -113} [get_bd_cells processing_system7_0]
set_property location {1394 -165} [get_bd_intf_ports DDR]
set_property location {1395 -174} [get_bd_intf_ports DDR]
set_property location {1 187 -361} [get_bd_cells processing_system7_0]
set_property location {1.5 611 -129} [get_bd_cells rst_ps7_0_100M]
set_property location {2 549 -130} [get_bd_cells rst_ps7_0_100M]
set_property location {2.5 988 -130} [get_bd_cells ps7_0_axi_periph]
set_property location {3 949 -580} [get_bd_cells axi_regmap_0]
set_property location {2 635 -584} [get_bd_cells axi_regmap_0]
set_property location {1 197 -556} [get_bd_cells rst_ps7_0_100M]
set_property location {3 912 -525} [get_bd_cells axi_regmap_0]
set_property location {1.5 585 -540} [get_bd_cells ps7_0_axi_periph]
set_property location {1405 -416} [get_bd_intf_ports DDR]
set_property location {1412 -418} [get_bd_intf_ports DDR]
set_property location {1417 -406} [get_bd_intf_ports DDR]
set_property location {1414 -388} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:CPU_mips_wrapper:1.0 CPU_mips_wrapper_0
endgroup
set_property location {4.5 1558 -749} [get_bd_cells CPU_mips_wrapper_0]
set_property location {4 1510 -516} [get_bd_cells CPU_mips_wrapper_0]
set_property location {0.5 160 -573} [get_bd_cells rst_ps7_0_100M]
set_property location {1 205 -368} [get_bd_cells processing_system7_0]
set_property location {1.5 524 -557} [get_bd_cells ps7_0_axi_periph]
set_property location {2.5 646 -564} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1098 -571} [get_bd_cells axi_regmap_0]
set_property location {2.5 1008 -562} [get_bd_cells axi_regmap_0]
set_property location {3.5 1394 -569} [get_bd_cells CPU_mips_wrapper_0]
startgroup
set_property -dict [list CONFIG.WIDTH0 {1}] [get_bd_cells axi_regmap_0]
endgroup
connect_bd_net [get_bd_pins axi_regmap_0/REG0_OUT] [get_bd_pins CPU_mips_wrapper_0/rst]
connect_bd_net [get_bd_pins axi_regmap_0/REG0_IN] [get_bd_pins axi_regmap_0/REG0_OUT]
connect_bd_net [get_bd_pins CPU_mips_wrapper_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
set_property location {2 650 -877} [get_bd_cells blk_mem_gen_0]
set_property location {2 630 -557} [get_bd_cells ps7_0_axi_periph]
set_property location {4.5 1736 -874} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins CPU_mips_wrapper_0/memoryAddress] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins axi_regmap_0/REG0_OUT]
connect_bd_net [get_bd_pins CPU_mips_wrapper_0/memoryData] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins CPU_mips_wrapper_0/memoryDataIn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {5 1714 -565} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins CPU_mips_wrapper_0/memoryWrite] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins CPU_mips_wrapper_0/memoryWrite]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins CPU_mips_wrapper_0/memoryWrite]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins CPU_mips_wrapper_0/memoryWrite]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_0/web]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {4 1387 -733} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/enb]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {4 1415 -997} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
make_wrapper -files [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_TL/CPU_TL.bd] -top
undo
undo
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
make_wrapper -files [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_TL/CPU_TL.bd] -top
add_files -norecurse C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_TL/hdl/CPU_TL_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_TL_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs CPU_mem]
close_bd_design [get_bd_designs CPU_mem]
close_bd_design [get_bd_designs CPU_TL]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run CPU_TL_CPU_mips_wrapper_0_0_synth_1
launch_runs CPU_TL_CPU_mips_wrapper_0_0_synth_1
wait_on_run CPU_TL_CPU_mips_wrapper_0_0_synth_1
reset_run CPU_TL_auto_pc_0_synth_1
launch_runs CPU_TL_auto_pc_0_synth_1
wait_on_run CPU_TL_auto_pc_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_TL/CPU_TL.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property STEPS.OPT_DESIGN.ARGS.VERBOSE true [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
