`include "axi/assign.svh"
`include "axi/typedef.svh"

module tb_dma();

localparam ADDR_WIDTH   = 32'd32;
localparam DATA_WIDTH   = 32'd128;

logic clk, rst_n;
logic write_valid, write_ready, write_done;
logic write_data_ready, write_data_valid;
logic [ADDR_WIDTH - 1 : 0]  write_addr, write_len;
logic [DATA_WIDTH - 1 : 0]  write_data;

int i;

task axi_write(input int bytes, addr);
    write_addr <= addr;
    write_len <= bytes;
    write_valid <= 1'b1;
    @(posedge clk)
    while (write_ready != 1'b1) @(posedge clk);
    write_valid <= 1'b0;

    write_data_valid <= 1'b1;
    for (int i = 0; i < bytes / (DATA_WIDTH / 8); ) begin
        @(posedge clk);
        if ( write_data_ready == 1'b1 ) i = i + 1;
    end
    write_data_valid <= 1'b0;
endtask

initial begin
    write_valid <= 1'b0;
    write_data_valid <= 1'b0;
    write_addr <= 'd0;
    write_len <= 'd0;
    write_data_valid <= 'd0;
    @(posedge rst_n);
    @(posedge axi.aw_ready);
    @(posedge clk);
    @(posedge clk);

    axi_write(16, 0);

    axi_write(32, 0);

    @(posedge clk);

    $finish;
end

always_ff @( posedge clk, negedge rst_n )
    if ( ~rst_n )                               write_data <= 'd0;      else
    if ( write_data_ready & write_data_valid )  write_data <= write_data + 1'b1;

clk_rstn i_clk_gen (.clk, .rst_n);

AXI_BUS #(
    .AXI_ADDR_WIDTH ( ADDR_WIDTH ),
    .AXI_DATA_WIDTH ( DATA_WIDTH ),
    .AXI_ID_WIDTH   ( 32'd2      ),
    .AXI_USER_WIDTH ( 32'd2      )
  ) axi ();

AXI_BUS_DV #(
    .AXI_ADDR_WIDTH ( ADDR_WIDTH ),
    .AXI_DATA_WIDTH ( DATA_WIDTH ),
    .AXI_ID_WIDTH   ( 32'd2      ),
    .AXI_USER_WIDTH ( 32'd2      )
  ) axi_dv (clk);

`AXI_ASSIGN_MONITOR (axi_dv, axi)

dma #(
    .ADDR_WIDTH ( ADDR_WIDTH )  ,
    .DATA_WIDTH ( DATA_WIDTH )  
) i_dma (
    .clk                 ( clk ),
    .rst_n               ( rst_n ),
    .write_valid_i       ( write_valid ),
    .write_ready_o       ( write_ready ),
    .write_addr_i        ( write_addr ),
    .write_len_i         ( write_len ),
    .write_done_o        ( write_done ),
    .read_valid_i        (  ),
    .read_ready_o        (  ),
    .read_addr_i         (  ),
    .read_len_i          (  ),
    .read_done_o         (  ),
    .write_data_i        ( write_data ),
    .write_data_valid_i  ( write_data_valid ),
    .write_data_ready_o  ( write_data_ready ),
    .read_data_i         (  ),
    .read_data_valid_i   (  ),
    .read_data_ready_o   (  ),
    .axi                 ( axi )
);

axi_sim_mem_intf #(
    .AXI_ADDR_WIDTH      ( ADDR_WIDTH ),
    .AXI_DATA_WIDTH      ( DATA_WIDTH ),
    .AXI_ID_WIDTH        ( 32'd2      ),
    .AXI_USER_WIDTH      ( 32'd2      ),
    .WARN_UNINITIALIZED  ( 1'b0       ),
    .APPL_DELAY          ( 2ns        ),
    .ACQ_DELAY           ( 8ns        )
  ) i_sim_mem (
    .clk_i             (clk     ),
    .rst_ni            (rst_n   ),
    .axi_slv           (axi     ),
    .mon_w_valid_o     (        ),
    .mon_w_addr_o      (        ),
    .mon_w_data_o      (        ),
    .mon_w_id_o        (        ),
    .mon_w_user_o      (        ),
    .mon_w_beat_count_o(        ),
    .mon_w_last_o      (        ),
    .mon_r_valid_o     (        ),
    .mon_r_addr_o      (        ),
    .mon_r_data_o      (        ),
    .mon_r_id_o        (        ),
    .mon_r_user_o      (        ),
    .mon_r_beat_count_o(        ),
    .mon_r_last_o      (        )
  );

endmodule