## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64'...
[Fri Aug 31 21:48:36 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 21:48:36 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_2d_imper_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_jacobi_2d_imper_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_2d_imper_optimized.tcl -notrace
Command: synth_design -top kernel_jacobi_2d_imper_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.805 ; gain = 82.895 ; free physical = 3519 ; free virtual = 9617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_imper_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:251]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:253]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:255]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:267]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:298]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:335]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3491] module 'operator_double_div5' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:12' bound to instance 'grp_operator_double_div5_fu_186' of component 'operator_double_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:404]
INFO: [Synth 8-638] synthesizing module 'operator_double_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:288]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:292]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:298]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:318]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_140' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:402]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:12' bound to instance 'lut_div5_chunk_r0_rom_U' of component 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:72' bound to instance 'r1_U' of component 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:12' bound to instance 'lut_div5_chunk_r1_rom_U' of component 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:72' bound to instance 'r2_U' of component 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:12' bound to instance 'lut_div5_chunk_r2_rom_U' of component 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:31]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:12' bound to instance 'lut_div5_chunk_q0_rom_U' of component 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:12' bound to instance 'lut_div5_chunk_q1_rom_U' of component 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:12' bound to instance 'lut_div5_chunk_q2_rom_U' of component 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/lut_div5_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_bkb.vhd:13' bound to instance 'kernel_jacobi_2d_bkb_U9' of component 'kernel_jacobi_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:415]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_bkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_bkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_bkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_cud.vhd:13' bound to instance 'kernel_jacobi_2d_cud_U10' of component 'kernel_jacobi_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:431]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_cud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_cud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_cud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div5' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_dEe.vhd:11' bound to instance 'kernel_jacobi_2d_dEe_U14' of component 'kernel_jacobi_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:415]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_dEe.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:59' bound to instance 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u' of component 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_dEe.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64' (42#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_dEe' (43#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_dEe.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:52' bound to instance 'kernel_jacobi_2d_eOg_U15' of component 'kernel_jacobi_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:430]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_eOg_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:6' bound to instance 'kernel_jacobi_2d_eOg_DSP48_0_U' of component 'kernel_jacobi_2d_eOg_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_2d_eOg_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_eOg_DSP48_0' (44#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_eOg' (45#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:52' bound to instance 'kernel_jacobi_2d_eOg_U16' of component 'kernel_jacobi_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:445]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:52' bound to instance 'kernel_jacobi_2d_eOg_U17' of component 'kernel_jacobi_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:460]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:52' bound to instance 'kernel_jacobi_2d_eOg_U18' of component 'kernel_jacobi_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:475]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_2d_imper_optimized' (46#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:38]
WARNING: [Synth 8-3331] design kernel_jacobi_2d_eOg_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized11 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized81 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.430 ; gain = 190.520 ; free physical = 3521 ; free virtual = 9620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.430 ; gain = 190.520 ; free physical = 3527 ; free virtual = 9625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.430 ; gain = 190.520 ; free physical = 3527 ; free virtual = 9625
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDE => FDRE: 33 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1721.750 ; gain = 0.000 ; free physical = 3241 ; free virtual = 9346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3346 ; free virtual = 9451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3346 ; free virtual = 9451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3346 ; free virtual = 9451
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_900_0_reg' and it is trimmed from '3' to '1' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/operator_double_div5.vhd:568]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp4_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_204_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_fu_306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_204_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_fu_306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_226_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_356_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_232_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_260_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_343_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3334 ; free virtual = 9440
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_2_fu_306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_jacobi_2d_eOg_U18/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U18/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
INFO: [Synth 8-5546] ROM "exitcond_fu_343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_260_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_232_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U18/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U17/kernel_jacobi_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_415_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.vhd:608]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U15/kernel_jacobi_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U16/kernel_jacobi_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_2d_eOg_U18/kernel_jacobi_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_eOg.vhd:36]
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/shift_V_reg_743_reg[0]' (FDE) to 'grp_operator_double_div5_fu_186/shift_V_1_reg_748_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][54]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][55]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][52]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][51]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][53] )
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][49]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][48]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][50]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][46]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][45]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][47]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][43]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][42]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][44]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][40]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][39]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][41]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][37]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][36]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][38]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][34]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][33]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][35]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][31]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][30]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][32]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][28]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][27]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][29]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][25]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][24]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][26]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][22]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][21]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][23]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][19]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][18]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][20]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][16]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][15]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][17]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][13]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][12]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][14]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][10]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][9]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][11]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][7]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][6]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][8]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][4]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][5]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][7]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][6]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][9]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][8]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][10]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_reg[0][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][5]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][4]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/din1_cast_array_reg[0][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][1]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]' (FDRE) to 'grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_jacobi_2d_dEe_U14/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_bkb_U9/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_reg[0][53]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].dout_array_reg[1][55]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].dout_array_reg[1][54]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].dout_array_reg[1][53]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[1].dout_array_reg[1][52]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].dout_array_reg[2][55]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].dout_array_reg[2][54]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].dout_array_reg[2][53]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[2].dout_array_reg[2][52]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].dout_array_reg[3][55]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].dout_array_reg[3][54]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].dout_array_reg[3][53]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_operator_double_div5_fu_186/kernel_jacobi_2d_cud_U10/dout_array_loop[3].dout_array_reg[3][52]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/ce_r_reg) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[63]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[62]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[61]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[60]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[59]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[58]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[57]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[56]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[55]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[54]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[53]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[52]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[51]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[50]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[49]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[48]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[47]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[46]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[45]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[44]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[43]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[42]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[41]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[40]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[39]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[38]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[37]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[36]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[35]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[34]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[33]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[32]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[31]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[30]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[29]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_2d_dEe_U14/dout_r_reg[28]) is unused and will be removed from module kernel_jacobi_2d_imper_optimized.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_2d_dEe_U14/kernel_jacobi_2d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3302 ; free virtual = 9407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1721.750 ; gain = 511.840 ; free physical = 3141 ; free virtual = 9251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3112 ; free virtual = 9225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3111 ; free virtual = 9224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3120 ; free virtual = 9231
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    64|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    25|
|5     |LUT2      |   223|
|6     |LUT3      |   463|
|7     |LUT4      |   237|
|8     |LUT5      |   456|
|9     |LUT6      |   658|
|10    |MUXCY     |   217|
|11    |MUXF7     |    10|
|12    |MUXF8     |     5|
|13    |SRL16E    |    52|
|14    |XORCY     |   121|
|15    |FDE       |    33|
|16    |FDRE      |  2866|
|17    |FDSE      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1782.648 ; gain = 572.738 ; free physical = 3121 ; free virtual = 9232
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 415 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1782.648 ; gain = 251.418 ; free physical = 3198 ; free virtual = 9310
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1782.656 ; gain = 572.738 ; free physical = 3198 ; free virtual = 9310
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
397 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1782.656 ; gain = 584.305 ; free physical = 3217 ; free virtual = 9328
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_jacobi_2d_imper_optimized.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_2d_imper_optimized_utilization_synth.rpt -pb kernel_jacobi_2d_imper_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1806.660 ; gain = 0.000 ; free physical = 3217 ; free virtual = 9329
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 21:49:55 2018...
[Fri Aug 31 21:49:55 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1271.875 ; gain = 0.000 ; free physical = 3850 ; free virtual = 9956
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_2d_imper_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.199 ; gain = 297.324 ; free physical = 3522 ; free virtual = 9657
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1569.199 ; gain = 0.000 ; free physical = 3506 ; free virtual = 9646
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2048.781 ; gain = 479.582 ; free physical = 1887 ; free virtual = 8317
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 21:51:02 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 21:51:02 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_2d_imper_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_jacobi_2d_imper_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_2d_imper_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1541 ; free virtual = 8002
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1940.992 ; gain = 757.648 ; free physical = 793 ; free virtual = 7254
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1986.008 ; gain = 45.016 ; free physical = 787 ; free virtual = 7247

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f67981e2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 788 ; free virtual = 7248

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c10787a0

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 819 ; free virtual = 7279
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d4f021e0

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5ffb5896

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 818 ; free virtual = 7279
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5ffb5896

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a50f44bf

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a50f44bf

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
Ending Logic Optimization Task | Checksum: a50f44bf

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a50f44bf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a50f44bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.008 ; gain = 0.000 ; free physical = 817 ; free virtual = 7279
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_2d_imper_optimized_drc_opted.rpt -pb kernel_jacobi_2d_imper_optimized_drc_opted.pb -rpx kernel_jacobi_2d_imper_optimized_drc_opted.rpx
Command: report_drc -file kernel_jacobi_2d_imper_optimized_drc_opted.rpt -pb kernel_jacobi_2d_imper_optimized_drc_opted.pb -rpx kernel_jacobi_2d_imper_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.633 ; gain = 0.000 ; free physical = 769 ; free virtual = 7237
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 33f81b4c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2032.633 ; gain = 0.000 ; free physical = 769 ; free virtual = 7237
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.633 ; gain = 0.000 ; free physical = 769 ; free virtual = 7237

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7388f49f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2032.633 ; gain = 0.000 ; free physical = 763 ; free virtual = 7231

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e153a340

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.273 ; gain = 2.641 ; free physical = 754 ; free virtual = 7221

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e153a340

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.273 ; gain = 2.641 ; free physical = 754 ; free virtual = 7221
Phase 1 Placer Initialization | Checksum: e153a340

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.273 ; gain = 2.641 ; free physical = 754 ; free virtual = 7221

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1346d2731

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.285 ; gain = 26.652 ; free physical = 729 ; free virtual = 7198

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 704 ; free virtual = 7191

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2555bca06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 705 ; free virtual = 7191
Phase 2 Global Placement | Checksum: 1b80f86c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7191

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b80f86c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d619b150

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7190

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19b9be859

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7190

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f089ed94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7190

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f089ed94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7190

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d41f927b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 707 ; free virtual = 7189

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1cb1abc3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 708 ; free virtual = 7185

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17fabe61d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 708 ; free virtual = 7185

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17fabe61d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 708 ; free virtual = 7185

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 14b912a70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 708 ; free virtual = 7185
Phase 3 Detail Placement | Checksum: 14b912a70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 708 ; free virtual = 7185

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15362c214

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15362c214

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 711 ; free virtual = 7184
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.068. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11f2d39e3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 738 ; free virtual = 7211
Phase 4.1 Post Commit Optimization | Checksum: 11f2d39e3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 738 ; free virtual = 7211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11f2d39e3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 740 ; free virtual = 7213

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11f2d39e3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 740 ; free virtual = 7213

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b5b2fa6e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 740 ; free virtual = 7213
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b5b2fa6e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 740 ; free virtual = 7213
Ending Placer Task | Checksum: a4fb01d3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 759 ; free virtual = 7231
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2077.293 ; gain = 44.660 ; free physical = 759 ; free virtual = 7231
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 751 ; free virtual = 7230
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_jacobi_2d_imper_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 743 ; free virtual = 7217
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_2d_imper_optimized_utilization_placed.rpt -pb kernel_jacobi_2d_imper_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 753 ; free virtual = 7227
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_jacobi_2d_imper_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 753 ; free virtual = 7227
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 755 ; free virtual = 7229

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.068 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 165bbee51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.293 ; gain = 0.000 ; free physical = 751 ; free virtual = 7222
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.068 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.484 ; gain = 0.000 ; free physical = 752 ; free virtual = 7224
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.068 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 165bbee51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.484 ; gain = 16.191 ; free physical = 752 ; free virtual = 7224
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2093.484 ; gain = 0.000 ; free physical = 752 ; free virtual = 7228
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 64ccf99b ConstDB: 0 ShapeSum: 7121ffd6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c196b717

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2265.309 ; gain = 171.824 ; free physical = 559 ; free virtual = 7029
Post Restoration Checksum: NetGraph: 19835ca7 NumContArr: a8135a70 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c196b717

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2265.309 ; gain = 171.824 ; free physical = 560 ; free virtual = 7030

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c196b717

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2281.309 ; gain = 187.824 ; free physical = 542 ; free virtual = 7012

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c196b717

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2281.309 ; gain = 187.824 ; free physical = 542 ; free virtual = 7012
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af00dc7e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 540 ; free virtual = 7009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.158  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18c9d5b2b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 536 ; free virtual = 7005

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18dd69c01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 534 ; free virtual = 7003

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.204 | TNS=-0.453 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a6e8930a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 530 ; free virtual = 6999

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.076 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167ff41a8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 527 ; free virtual = 6997

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.196 | TNS=-0.288 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24c6ee4b2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
Phase 4 Rip-up And Reroute | Checksum: 24c6ee4b2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24c6ee4b2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.076 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bcee5e93

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcee5e93

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
Phase 5 Delay and Skew Optimization | Checksum: 1bcee5e93

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12671069c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.076 | WHS=0.090  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12671069c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
Phase 6 Post Hold Fix | Checksum: 12671069c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.235697 %
  Global Horizontal Routing Utilization  = 0.348849 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 143f49db5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 143f49db5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 525 ; free virtual = 6995

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16c91fdce

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 525 ; free virtual = 6995

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.060 | TNS=-0.076 | WHS=0.090  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16c91fdce

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 526 ; free virtual = 6996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 546 ; free virtual = 7016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2292.129 ; gain = 198.645 ; free physical = 546 ; free virtual = 7016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2292.129 ; gain = 0.000 ; free physical = 541 ; free virtual = 7018
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_2d_imper_optimized_drc_routed.rpt -pb kernel_jacobi_2d_imper_optimized_drc_routed.pb -rpx kernel_jacobi_2d_imper_optimized_drc_routed.rpx
Command: report_drc -file kernel_jacobi_2d_imper_optimized_drc_routed.rpt -pb kernel_jacobi_2d_imper_optimized_drc_routed.pb -rpx kernel_jacobi_2d_imper_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_jacobi_2d_imper_optimized_methodology_drc_routed.rpt -pb kernel_jacobi_2d_imper_optimized_methodology_drc_routed.pb -rpx kernel_jacobi_2d_imper_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_jacobi_2d_imper_optimized_methodology_drc_routed.rpt -pb kernel_jacobi_2d_imper_optimized_methodology_drc_routed.pb -rpx kernel_jacobi_2d_imper_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-2d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_2d_imper_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_jacobi_2d_imper_optimized_power_routed.rpt -pb kernel_jacobi_2d_imper_optimized_power_summary_routed.pb -rpx kernel_jacobi_2d_imper_optimized_power_routed.rpx
Command: report_power -file kernel_jacobi_2d_imper_optimized_power_routed.rpt -pb kernel_jacobi_2d_imper_optimized_power_summary_routed.pb -rpx kernel_jacobi_2d_imper_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_jacobi_2d_imper_optimized_route_status.rpt -pb kernel_jacobi_2d_imper_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_jacobi_2d_imper_optimized_timing_summary_routed.rpt -pb kernel_jacobi_2d_imper_optimized_timing_summary_routed.pb -rpx kernel_jacobi_2d_imper_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_jacobi_2d_imper_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_jacobi_2d_imper_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_jacobi_2d_imper_optimized_bus_skew_routed.rpt -pb kernel_jacobi_2d_imper_optimized_bus_skew_routed.pb -rpx kernel_jacobi_2d_imper_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 21:53:15 2018...
[Fri Aug 31 21:53:15 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:02:33 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.945 ; gain = 4.000 ; free physical = 1681 ; free virtual = 8155
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2217.258 ; gain = 0.000 ; free physical = 1560 ; free virtual = 8034
Restored from archive | CPU: 0.210000 secs | Memory: 4.194153 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2217.258 ; gain = 0.000 ; free physical = 1560 ; free virtual = 8034
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2281.285 ; gain = 58.027 ; free physical = 1551 ; free virtual = 8025


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 21:53:18 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          715
LUT:           1907
FF:            2894
DSP:              4
BRAM:             0
SRL:             34
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.975
CP achieved post-implementation:    2.558
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 21:53:18 2018...
