
------------------------------------------------------------------------
--- Cache Stats
--- Name: l3cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           104
     GetS:                                       92
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  104
     GetS, miss on arrival:                      92
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   92
- GetS   M(present at another cache):            0
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 0
- PutM received:                                 0
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    198
- Requests handled by MSHR (MSHR hits):          0
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        1182
- Latency GetS   I->S:                           1079
- Latency GetX   I->M:                           981
------------ State and event stats ---------------------------
GetS, I:        92
GetX, I:        12
GetSResp, IS:        84
GetXResp, IM:        10

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           104
     GetS:                                       92
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  104
     GetS, miss on arrival:                      92
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   92
- GetS   M(present at another cache):            0
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 40
- PutM received:                                 2
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    240
- Requests handled by MSHR (MSHR hits):          0
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        1273
- Latency GetS   I->S:                           1163
- Latency GetX   I->M:                           1057
------------ State and event stats ---------------------------
GetS, I:        92
GetX, I:        12
GetSResp, IS:        84
GetXResp, IM:        10
PutS, S:        40
PutM, M:        2

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           106
     GetS:                                       94
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  105
     GetS, miss on arrival:                      93
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    1
     GetS, hit on arrival:                       1
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.943%
- Miss ratio:                                    99.057%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   93
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     40
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     2
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    200
- Requests handled by MSHR (MSHR hits):          1
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        1323
- Latency GetS   I->S:                           1195
- Latency GetX   I->M:                           1099
------------ State and event stats ---------------------------
GetS, I:        92
GetS, M:        1
GetX, I:        12
GetSResp, IS:        84
GetXResp, IM:        10
TrivialCPU cpu Finished after 106 issued reads, 95 returned (9999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  244
  [2, 4]  1475
  [4, 6]  1526
  [6, 8]  2639
  [8, 10]  2528
  [10, 12]  1587
Simulation is complete, simulated time: 10 us
