{"vcs1":{"timestamp_begin":1750455188.242207230, "rt":1.02, "ut":0.42, "st":0.11}}
{"vcselab":{"timestamp_begin":1750455189.361044248, "rt":0.77, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1750455190.205567113, "rt":0.19, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750455187.846167632}
{"VCS_COMP_START_TIME": 1750455187.846167632}
{"VCS_COMP_END_TIME": 1750455193.062692922}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2555556}}
{"stitch_vcselab": {"peak_mem": 2555615}}
