<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p758" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_758{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_758{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_758{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_758{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_758{left:80px;bottom:878px;letter-spacing:0.15px;}
#t6_758{left:145px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_758{left:145px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t8_758{left:145px;bottom:834px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t9_758{left:145px;bottom:806px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_758{left:145px;bottom:789px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_758{left:145px;bottom:760px;}
#tc_758{left:182px;bottom:760px;letter-spacing:-0.13px;word-spacing:0.02px;}
#td_758{left:145px;bottom:731px;}
#te_758{left:182px;bottom:731px;letter-spacing:-0.12px;}
#tf_758{left:145px;bottom:704px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_758{left:532px;bottom:704px;letter-spacing:-0.16px;word-spacing:0.07px;}
#th_758{left:145px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#ti_758{left:261px;bottom:687px;letter-spacing:-0.1px;word-spacing:-0.7px;}
#tj_758{left:307px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#tk_758{left:145px;bottom:644px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tl_758{left:145px;bottom:617px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#tm_758{left:145px;bottom:600px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_758{left:145px;bottom:572px;letter-spacing:-0.14px;word-spacing:0.02px;}
#to_758{left:145px;bottom:543px;}
#tp_758{left:182px;bottom:543px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_758{left:145px;bottom:514px;}
#tr_758{left:182px;bottom:514px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#ts_758{left:182px;bottom:497px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tt_758{left:182px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_758{left:145px;bottom:452px;}
#tv_758{left:182px;bottom:452px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_758{left:182px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_758{left:182px;bottom:418px;letter-spacing:-0.1px;word-spacing:-0.46px;}
#ty_758{left:182px;bottom:401px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_758{left:182px;bottom:378px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t10_758{left:182px;bottom:361px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_758{left:145px;bottom:332px;}
#t12_758{left:182px;bottom:332px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t13_758{left:182px;bottom:316px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t14_758{left:145px;bottom:287px;}
#t15_758{left:182px;bottom:287px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t16_758{left:145px;bottom:258px;}
#t17_758{left:182px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_758{left:182px;bottom:241px;letter-spacing:-0.11px;}
#t19_758{left:182px;bottom:224px;letter-spacing:-0.11px;}
#t1a_758{left:145px;bottom:195px;}
#t1b_758{left:182px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_758{left:145px;bottom:166px;}
#t1d_758{left:182px;bottom:166px;letter-spacing:-0.13px;word-spacing:0.02px;}

.s1_758{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_758{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_758{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_758{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_758{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts758" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg758Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg758" style="-webkit-user-select: none;"><object width="825" height="990" data="758/758.svg" type="image/svg+xml" id="pdf758" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_758" class="t s1_758">Protected Memory System Architecture </span>
<span id="t2_758" class="t s2_758">B5-6 </span><span id="t3_758" class="t s1_758">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_758" class="t s2_758">ARM DDI 0100I </span>
<span id="t5_758" class="t s3_758">B5.2.3 </span><span id="t6_758" class="t s3_758">Enabling and disabling the MPU </span>
<span id="t7_758" class="t s4_758">The MPU can be enabled and disabled by writing the M bit (bit[0]) of CP15 register 1. On reset, this bit is </span>
<span id="t8_758" class="t s4_758">cleared to zero, and the MPU is disabled after a reset. </span>
<span id="t9_758" class="t s4_758">Before the MPU is enabled, all relevant CP15 registers must be programmed. This includes setting up at </span>
<span id="ta_758" class="t s4_758">least one memory region. Prior to enabling the MPU: </span>
<span id="tb_758" class="t s4_758">• </span><span id="tc_758" class="t s4_758">the instruction cache should be disabled and invalidated. </span>
<span id="td_758" class="t s4_758">• </span><span id="te_758" class="t s4_758">the data cache should be disabled, cleaned, and invalidated. </span>
<span id="tf_758" class="t s4_758">The synchronization of changes to the CP15 registers are discussed in </span><span id="tg_758" class="t s5_758">Changes to CP15 registers and the </span>
<span id="th_758" class="t s5_758">memory order model </span><span id="ti_758" class="t s4_758">on page </span><span id="tj_758" class="t s4_758">B2-24 and apply to changes which enable and disable the MPU and/or caches. </span>
<span id="tk_758" class="t s3_758">Behavior when the MPU is disabled </span>
<span id="tl_758" class="t s4_758">Prior to ARMv6, when the MPU is disabled, all memory regions are treated as non-cacheable, unbufferable, </span>
<span id="tm_758" class="t s4_758">and non-aborting. </span>
<span id="tn_758" class="t s4_758">For PMSAv6, when the MPU is disabled, memory accesses are treated as follows: </span>
<span id="to_758" class="t s4_758">• </span><span id="tp_758" class="t s4_758">No memory access permission checks are performed, and no aborts are generated by the MPU. </span>
<span id="tq_758" class="t s4_758">• </span><span id="tr_758" class="t s4_758">Data accesses use a default memory map, as shown in Table B5-1 on page B5-7. Data accesses to the </span>
<span id="ts_758" class="t s4_758">lower 2GB of memory are treated as cacheable if the data (or unified) cache is enabled by setting the </span>
<span id="tt_758" class="t s4_758">C bit (bit 2) of CP15 register 1. Data accesses to the upper 2GB are treated as non-cacheable. </span>
<span id="tu_758" class="t s4_758">• </span><span id="tv_758" class="t s4_758">If a Harvard cache arrangement is used, all instruction accesses to the lower 2GB of memory are </span>
<span id="tw_758" class="t s4_758">treated as normal, non-shareable, cacheable memory. Instruction accesses are cacheable if the I bit </span>
<span id="tx_758" class="t s4_758">(bit 12) of CP15 register 1 is set (1), and non-cacheable if the I bit is clear (0). instruction accesses to </span>
<span id="ty_758" class="t s4_758">the upper 2GB of memory are treated as non-cacheable. </span>
<span id="tz_758" class="t s4_758">If a unified cache is used, all instructions to the lower 2GB of memory are treated as cacheable if the </span>
<span id="t10_758" class="t s4_758">C bit (bit 2) of CP15 register 1 is set. Accesses to the upper 2GB are treated as non-cacheable. </span>
<span id="t11_758" class="t s4_758">• </span><span id="t12_758" class="t s4_758">Program flow prediction functions as normal, controlled by the state of the Z bit (bit 11) of CP15 </span>
<span id="t13_758" class="t s4_758">register 1. </span>
<span id="t14_758" class="t s4_758">• </span><span id="t15_758" class="t s4_758">All MPU and Cache CP15 operations work as normal when the MPU is disabled. </span>
<span id="t16_758" class="t s4_758">• </span><span id="t17_758" class="t s4_758">Instruction and data prefetch operations work as normal. Data prefetch operations have no effect if </span>
<span id="t18_758" class="t s4_758">the data cache is disabled. Instruction prefetch operations have no effect if the instruction cache is </span>
<span id="t19_758" class="t s4_758">disabled. </span>
<span id="t1a_758" class="t s4_758">• </span><span id="t1b_758" class="t s4_758">Accesses to the TCMs work as normal if the TCM is enabled. </span>
<span id="t1c_758" class="t s4_758">• </span><span id="t1d_758" class="t s4_758">The outer (or level 2) memory attributes are the same as those for the level 1 memory system. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
