-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_myproject is
port (
    input_r_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_empty_n : IN STD_LOGIC;
    input_r_read : OUT STD_LOGIC;
    output_r_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_full_n : IN STD_LOGIC;
    output_r_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of alveo_hls4ml_myproject is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_done : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_out : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read : STD_LOGIC;
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_out : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din : STD_LOGIC_VECTOR (95 downto 0);
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_out : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_out : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din : STD_LOGIC_VECTOR (95 downto 0);
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_out : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_done : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_out : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read : STD_LOGIC;
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din : STD_LOGIC_VECTOR (255 downto 0);
    signal zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_done : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din : STD_LOGIC_VECTOR (383 downto 0);
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_out : STD_LOGIC;
    signal conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din : STD_LOGIC_VECTOR (143 downto 0);
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_done : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_out : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read : STD_LOGIC;
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din : STD_LOGIC_VECTOR (383 downto 0);
    signal pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din : STD_LOGIC_VECTOR (671 downto 0);
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_done : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_out : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read : STD_LOGIC;
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din : STD_LOGIC_VECTOR (671 downto 0);
    signal normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din : STD_LOGIC_VECTOR (251 downto 0);
    signal relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_done : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_out : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read : STD_LOGIC;
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din : STD_LOGIC_VECTOR (383 downto 0);
    signal relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write : STD_LOGIC;
    signal layer25_out_full_n : STD_LOGIC;
    signal layer25_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer25_out_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal layer25_out_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal layer25_out_empty_n : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (95 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer26_out_full_n : STD_LOGIC;
    signal layer26_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer26_out_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal layer26_out_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal layer26_out_empty_n : STD_LOGIC;
    signal layer6_out_full_n : STD_LOGIC;
    signal layer6_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer6_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer6_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer6_out_empty_n : STD_LOGIC;
    signal layer8_out_full_n : STD_LOGIC;
    signal layer8_out_dout : STD_LOGIC_VECTOR (95 downto 0);
    signal layer8_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer8_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer8_out_empty_n : STD_LOGIC;
    signal layer9_out_full_n : STD_LOGIC;
    signal layer9_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer9_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer9_out_empty_n : STD_LOGIC;
    signal layer27_out_full_n : STD_LOGIC;
    signal layer27_out_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal layer27_out_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal layer27_out_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal layer27_out_empty_n : STD_LOGIC;
    signal layer10_out_full_n : STD_LOGIC;
    signal layer10_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer10_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer10_out_empty_n : STD_LOGIC;
    signal layer12_out_full_n : STD_LOGIC;
    signal layer12_out_dout : STD_LOGIC_VECTOR (143 downto 0);
    signal layer12_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_empty_n : STD_LOGIC;
    signal layer13_out_full_n : STD_LOGIC;
    signal layer13_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer13_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_empty_n : STD_LOGIC;
    signal layer15_out_full_n : STD_LOGIC;
    signal layer15_out_dout : STD_LOGIC_VECTOR (671 downto 0);
    signal layer15_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_empty_n : STD_LOGIC;
    signal layer17_out_full_n : STD_LOGIC;
    signal layer17_out_dout : STD_LOGIC_VECTOR (671 downto 0);
    signal layer17_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer17_out_empty_n : STD_LOGIC;
    signal layer18_out_full_n : STD_LOGIC;
    signal layer18_out_dout : STD_LOGIC_VECTOR (251 downto 0);
    signal layer18_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer18_out_empty_n : STD_LOGIC;
    signal layer19_out_full_n : STD_LOGIC;
    signal layer19_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer19_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer19_out_empty_n : STD_LOGIC;
    signal layer21_out_full_n : STD_LOGIC;
    signal layer21_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer21_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer21_out_empty_n : STD_LOGIC;
    signal layer22_out_full_n : STD_LOGIC;
    signal layer22_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer22_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer22_out_empty_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n : STD_LOGIC;
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n : STD_LOGIC;
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n : STD_LOGIC;
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n : STD_LOGIC;
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n : STD_LOGIC;
    signal start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n : STD_LOGIC;
    signal start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n : STD_LOGIC;
    signal start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n : STD_LOGIC;
    signal start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n : STD_LOGIC;

    component alveo_hls4ml_zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_r_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        input_r_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        input_r_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        input_r_empty_n : IN STD_LOGIC;
        input_r_read : OUT STD_LOGIC;
        layer25_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        layer25_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer25_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer25_out_full_n : IN STD_LOGIC;
        layer25_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer25_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        layer25_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer25_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer25_out_empty_n : IN STD_LOGIC;
        layer25_out_read : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer2_out_empty_n : IN STD_LOGIC;
        layer2_out_read : OUT STD_LOGIC;
        layer4_out_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer4_out_full_n : IN STD_LOGIC;
        layer4_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer4_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer4_out_empty_n : IN STD_LOGIC;
        layer4_out_read : OUT STD_LOGIC;
        layer5_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer5_out_full_n : IN STD_LOGIC;
        layer5_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer5_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer5_out_empty_n : IN STD_LOGIC;
        layer5_out_read : OUT STD_LOGIC;
        layer26_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer26_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer26_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer26_out_full_n : IN STD_LOGIC;
        layer26_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer26_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer26_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer26_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer26_out_empty_n : IN STD_LOGIC;
        layer26_out_read : OUT STD_LOGIC;
        layer6_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer6_out_full_n : IN STD_LOGIC;
        layer6_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer6_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer6_out_empty_n : IN STD_LOGIC;
        layer6_out_read : OUT STD_LOGIC;
        layer8_out_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer8_out_full_n : IN STD_LOGIC;
        layer8_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer8_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer8_out_empty_n : IN STD_LOGIC;
        layer8_out_read : OUT STD_LOGIC;
        layer9_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer9_out_full_n : IN STD_LOGIC;
        layer9_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer9_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer9_out_empty_n : IN STD_LOGIC;
        layer9_out_read : OUT STD_LOGIC;
        layer27_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        layer27_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer27_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer27_out_full_n : IN STD_LOGIC;
        layer27_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer27_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        layer27_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        layer27_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        layer27_out_empty_n : IN STD_LOGIC;
        layer27_out_read : OUT STD_LOGIC;
        layer10_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        layer10_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_full_n : IN STD_LOGIC;
        layer10_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer10_out_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        layer10_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer10_out_empty_n : IN STD_LOGIC;
        layer10_out_read : OUT STD_LOGIC;
        layer12_out_din : OUT STD_LOGIC_VECTOR (143 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_full_n : IN STD_LOGIC;
        layer12_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer12_out_dout : IN STD_LOGIC_VECTOR (143 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_empty_n : IN STD_LOGIC;
        layer12_out_read : OUT STD_LOGIC;
        layer13_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_full_n : IN STD_LOGIC;
        layer13_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer13_out_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_empty_n : IN STD_LOGIC;
        layer13_out_read : OUT STD_LOGIC;
        layer15_out_din : OUT STD_LOGIC_VECTOR (671 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_full_n : IN STD_LOGIC;
        layer15_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer15_out_dout : IN STD_LOGIC_VECTOR (671 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_empty_n : IN STD_LOGIC;
        layer15_out_read : OUT STD_LOGIC;
        layer17_out_din : OUT STD_LOGIC_VECTOR (671 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer17_out_full_n : IN STD_LOGIC;
        layer17_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer17_out_dout : IN STD_LOGIC_VECTOR (671 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer17_out_empty_n : IN STD_LOGIC;
        layer17_out_read : OUT STD_LOGIC;
        layer18_out_din : OUT STD_LOGIC_VECTOR (251 downto 0);
        layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer18_out_full_n : IN STD_LOGIC;
        layer18_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer18_out_dout : IN STD_LOGIC_VECTOR (251 downto 0);
        layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer18_out_empty_n : IN STD_LOGIC;
        layer18_out_read : OUT STD_LOGIC;
        layer19_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer19_out_full_n : IN STD_LOGIC;
        layer19_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer19_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer19_out_empty_n : IN STD_LOGIC;
        layer19_out_read : OUT STD_LOGIC;
        layer21_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer21_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer21_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer21_out_full_n : IN STD_LOGIC;
        layer21_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer21_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer21_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer21_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer21_out_empty_n : IN STD_LOGIC;
        layer21_out_read : OUT STD_LOGIC;
        layer22_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        layer22_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer22_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer22_out_full_n : IN STD_LOGIC;
        layer22_out_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer22_out_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        layer22_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer22_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer22_out_empty_n : IN STD_LOGIC;
        layer22_out_read : OUT STD_LOGIC;
        output_r_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        output_r_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        output_r_full_n : IN STD_LOGIC;
        output_r_write : OUT STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w16_d15_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w256_d8_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w96_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (95 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (95 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w256_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w256_d11_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w96_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (95 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (95 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w256_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w256_d9_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w384_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w144_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (143 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (143 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w384_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w672_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (671 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (671 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w252_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (251 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (251 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_fifo_w1024_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6bkb IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cud IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12dEe IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17eOg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18fYi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21g8j IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22hbi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0 : component alveo_hls4ml_zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start,
        start_full_n => start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n,
        ap_done => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_done,
        ap_continue => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue,
        ap_idle => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle,
        ap_ready => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready,
        start_out => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_out,
        start_write => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write,
        input_r_dout => input_r_dout,
        input_r_num_data_valid => ap_const_lv4_0,
        input_r_fifo_cap => ap_const_lv4_0,
        input_r_empty_n => input_r_empty_n,
        input_r_read => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read,
        layer25_out_din => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din,
        layer25_out_num_data_valid => layer25_out_num_data_valid,
        layer25_out_fifo_cap => layer25_out_fifo_cap,
        layer25_out_full_n => layer25_out_full_n,
        layer25_out_write => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write);

    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0 : component alveo_hls4ml_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n,
        ap_done => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_done,
        ap_continue => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue,
        ap_idle => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle,
        ap_ready => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready,
        layer25_out_dout => layer25_out_dout,
        layer25_out_num_data_valid => layer25_out_num_data_valid,
        layer25_out_fifo_cap => layer25_out_fifo_cap,
        layer25_out_empty_n => layer25_out_empty_n,
        layer25_out_read => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read,
        layer2_out_din => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write,
        start_out => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_out,
        start_write => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write);

    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0 : component alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start,
        start_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n,
        ap_done => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_done,
        ap_continue => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready,
        layer2_out_dout => layer2_out_dout,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_empty_n => layer2_out_empty_n,
        layer2_out_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read,
        layer4_out_din => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_full_n => layer4_out_full_n,
        layer4_out_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write,
        start_out => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_out,
        start_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write);

    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 : component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start,
        start_full_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n,
        ap_done => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_done,
        ap_continue => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue,
        ap_idle => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle,
        ap_ready => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready,
        start_out => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_out,
        start_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write,
        layer4_out_dout => layer4_out_dout,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_empty_n => layer4_out_empty_n,
        layer4_out_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read,
        layer5_out_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_full_n => layer5_out_full_n,
        layer5_out_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write);

    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0 : component alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start,
        start_full_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n,
        ap_done => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done,
        ap_continue => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue,
        ap_idle => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle,
        ap_ready => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready,
        start_out => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out,
        start_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write,
        layer5_out_dout => layer5_out_dout,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_empty_n => layer5_out_empty_n,
        layer5_out_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read,
        layer26_out_din => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din,
        layer26_out_num_data_valid => layer26_out_num_data_valid,
        layer26_out_fifo_cap => layer26_out_fifo_cap,
        layer26_out_full_n => layer26_out_full_n,
        layer26_out_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write);

    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0 : component alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n,
        ap_done => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_done,
        ap_continue => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue,
        ap_idle => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle,
        ap_ready => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready,
        layer26_out_dout => layer26_out_dout,
        layer26_out_num_data_valid => layer26_out_num_data_valid,
        layer26_out_fifo_cap => layer26_out_fifo_cap,
        layer26_out_empty_n => layer26_out_empty_n,
        layer26_out_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read,
        layer6_out_din => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_full_n => layer6_out_full_n,
        layer6_out_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write,
        start_out => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_out,
        start_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write);

    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0 : component alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start,
        start_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n,
        ap_done => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_done,
        ap_continue => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready,
        layer6_out_dout => layer6_out_dout,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_empty_n => layer6_out_empty_n,
        layer6_out_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read,
        layer8_out_din => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_full_n => layer8_out_full_n,
        layer8_out_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write,
        start_out => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_out,
        start_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write);

    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0 : component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start,
        start_full_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n,
        ap_done => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_done,
        ap_continue => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue,
        ap_idle => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle,
        ap_ready => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready,
        start_out => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_out,
        start_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write,
        layer8_out_dout => layer8_out_dout,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_empty_n => layer8_out_empty_n,
        layer8_out_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read,
        layer9_out_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_full_n => layer9_out_full_n,
        layer9_out_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write);

    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0 : component alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start,
        start_full_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n,
        ap_done => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_done,
        ap_continue => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue,
        ap_idle => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle,
        ap_ready => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready,
        start_out => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_out,
        start_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write,
        layer9_out_dout => layer9_out_dout,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_empty_n => layer9_out_empty_n,
        layer9_out_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read,
        layer27_out_din => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din,
        layer27_out_num_data_valid => layer27_out_num_data_valid,
        layer27_out_fifo_cap => layer27_out_fifo_cap,
        layer27_out_full_n => layer27_out_full_n,
        layer27_out_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write);

    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0 : component alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n,
        ap_done => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_done,
        ap_continue => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue,
        ap_idle => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle,
        ap_ready => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready,
        layer27_out_dout => layer27_out_dout,
        layer27_out_num_data_valid => layer27_out_num_data_valid,
        layer27_out_fifo_cap => layer27_out_fifo_cap,
        layer27_out_empty_n => layer27_out_empty_n,
        layer27_out_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read,
        layer10_out_din => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din,
        layer10_out_num_data_valid => layer10_out_num_data_valid,
        layer10_out_fifo_cap => layer10_out_fifo_cap,
        layer10_out_full_n => layer10_out_full_n,
        layer10_out_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write,
        start_out => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_out,
        start_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write);

    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0 : component alveo_hls4ml_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start,
        start_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n,
        ap_done => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_done,
        ap_continue => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready,
        layer10_out_dout => layer10_out_dout,
        layer10_out_num_data_valid => layer10_out_num_data_valid,
        layer10_out_fifo_cap => layer10_out_fifo_cap,
        layer10_out_empty_n => layer10_out_empty_n,
        layer10_out_read => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read,
        layer12_out_din => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_full_n => layer12_out_full_n,
        layer12_out_write => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write,
        start_out => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_out,
        start_write => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write);

    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0 : component alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n,
        ap_done => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_done,
        ap_continue => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue,
        ap_idle => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle,
        ap_ready => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready,
        start_out => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_out,
        start_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write,
        layer12_out_dout => layer12_out_dout,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_empty_n => layer12_out_empty_n,
        layer12_out_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read,
        layer13_out_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_full_n => layer13_out_full_n,
        layer13_out_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write);

    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0 : component alveo_hls4ml_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start,
        start_full_n => start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n,
        ap_done => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_done,
        ap_continue => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready,
        start_out => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_out,
        start_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write,
        layer13_out_dout => layer13_out_dout,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_empty_n => layer13_out_empty_n,
        layer13_out_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read,
        layer15_out_din => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_full_n => layer15_out_full_n,
        layer15_out_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write);

    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0 : component alveo_hls4ml_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n,
        ap_done => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_done,
        ap_continue => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue,
        ap_idle => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle,
        ap_ready => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready,
        start_out => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_out,
        start_write => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write,
        layer15_out_dout => layer15_out_dout,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_empty_n => layer15_out_empty_n,
        layer15_out_read => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read,
        layer17_out_din => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din,
        layer17_out_num_data_valid => layer17_out_num_data_valid,
        layer17_out_fifo_cap => layer17_out_fifo_cap,
        layer17_out_full_n => layer17_out_full_n,
        layer17_out_write => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write);

    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0 : component alveo_hls4ml_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n,
        ap_done => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_done,
        ap_continue => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready,
        start_out => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_out,
        start_write => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write,
        layer17_out_dout => layer17_out_dout,
        layer17_out_num_data_valid => layer17_out_num_data_valid,
        layer17_out_fifo_cap => layer17_out_fifo_cap,
        layer17_out_empty_n => layer17_out_empty_n,
        layer17_out_read => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read,
        layer18_out_din => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din,
        layer18_out_num_data_valid => layer18_out_num_data_valid,
        layer18_out_fifo_cap => layer18_out_fifo_cap,
        layer18_out_full_n => layer18_out_full_n,
        layer18_out_write => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write);

    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0 : component alveo_hls4ml_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start,
        start_full_n => start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n,
        ap_done => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready,
        start_out => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out,
        start_write => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write,
        layer18_out_dout => layer18_out_dout,
        layer18_out_num_data_valid => layer18_out_num_data_valid,
        layer18_out_fifo_cap => layer18_out_fifo_cap,
        layer18_out_empty_n => layer18_out_empty_n,
        layer18_out_read => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read,
        layer19_out_din => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_full_n => layer19_out_full_n,
        layer19_out_write => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write);

    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0 : component alveo_hls4ml_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n,
        ap_done => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_done,
        ap_continue => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue,
        ap_idle => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle,
        ap_ready => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready,
        start_out => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_out,
        start_write => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write,
        layer19_out_dout => layer19_out_dout,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_empty_n => layer19_out_empty_n,
        layer19_out_read => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read,
        layer21_out_din => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din,
        layer21_out_num_data_valid => layer21_out_num_data_valid,
        layer21_out_fifo_cap => layer21_out_fifo_cap,
        layer21_out_full_n => layer21_out_full_n,
        layer21_out_write => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write);

    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0 : component alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n,
        ap_done => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_done,
        ap_continue => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready,
        start_out => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_out,
        start_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write,
        layer21_out_dout => layer21_out_dout,
        layer21_out_num_data_valid => layer21_out_num_data_valid,
        layer21_out_fifo_cap => layer21_out_fifo_cap,
        layer21_out_empty_n => layer21_out_empty_n,
        layer21_out_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read,
        layer22_out_din => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din,
        layer22_out_num_data_valid => layer22_out_num_data_valid,
        layer22_out_fifo_cap => layer22_out_fifo_cap,
        layer22_out_full_n => layer22_out_full_n,
        layer22_out_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write);

    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0 : component alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start,
        ap_done => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready,
        layer22_out_dout => layer22_out_dout,
        layer22_out_num_data_valid => layer22_out_num_data_valid,
        layer22_out_fifo_cap => layer22_out_fifo_cap,
        layer22_out_empty_n => layer22_out_empty_n,
        layer22_out_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read,
        output_r_din => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din,
        output_r_num_data_valid => ap_const_lv2_0,
        output_r_fifo_cap => ap_const_lv2_0,
        output_r_full_n => output_r_full_n,
        output_r_write => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write);

    layer25_out_U : component alveo_hls4ml_fifo_w16_d15_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din,
        if_full_n => layer25_out_full_n,
        if_write => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write,
        if_dout => layer25_out_dout,
        if_num_data_valid => layer25_out_num_data_valid,
        if_fifo_cap => layer25_out_fifo_cap,
        if_empty_n => layer25_out_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read);

    layer2_out_U : component alveo_hls4ml_fifo_w256_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read);

    layer4_out_U : component alveo_hls4ml_fifo_w96_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din,
        if_full_n => layer4_out_full_n,
        if_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read);

    layer5_out_U : component alveo_hls4ml_fifo_w256_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din,
        if_full_n => layer5_out_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read);

    layer26_out_U : component alveo_hls4ml_fifo_w256_d11_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din,
        if_full_n => layer26_out_full_n,
        if_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write,
        if_dout => layer26_out_dout,
        if_num_data_valid => layer26_out_num_data_valid,
        if_fifo_cap => layer26_out_fifo_cap,
        if_empty_n => layer26_out_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read);

    layer6_out_U : component alveo_hls4ml_fifo_w256_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din,
        if_full_n => layer6_out_full_n,
        if_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write,
        if_dout => layer6_out_dout,
        if_num_data_valid => layer6_out_num_data_valid,
        if_fifo_cap => layer6_out_fifo_cap,
        if_empty_n => layer6_out_empty_n,
        if_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read);

    layer8_out_U : component alveo_hls4ml_fifo_w96_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din,
        if_full_n => layer8_out_full_n,
        if_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write,
        if_dout => layer8_out_dout,
        if_num_data_valid => layer8_out_num_data_valid,
        if_fifo_cap => layer8_out_fifo_cap,
        if_empty_n => layer8_out_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read);

    layer9_out_U : component alveo_hls4ml_fifo_w256_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din,
        if_full_n => layer9_out_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write,
        if_dout => layer9_out_dout,
        if_num_data_valid => layer9_out_num_data_valid,
        if_fifo_cap => layer9_out_fifo_cap,
        if_empty_n => layer9_out_empty_n,
        if_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read);

    layer27_out_U : component alveo_hls4ml_fifo_w256_d9_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din,
        if_full_n => layer27_out_full_n,
        if_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write,
        if_dout => layer27_out_dout,
        if_num_data_valid => layer27_out_num_data_valid,
        if_fifo_cap => layer27_out_fifo_cap,
        if_empty_n => layer27_out_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read);

    layer10_out_U : component alveo_hls4ml_fifo_w384_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din,
        if_full_n => layer10_out_full_n,
        if_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write,
        if_dout => layer10_out_dout,
        if_num_data_valid => layer10_out_num_data_valid,
        if_fifo_cap => layer10_out_fifo_cap,
        if_empty_n => layer10_out_empty_n,
        if_read => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read);

    layer12_out_U : component alveo_hls4ml_fifo_w144_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din,
        if_full_n => layer12_out_full_n,
        if_write => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write,
        if_dout => layer12_out_dout,
        if_num_data_valid => layer12_out_num_data_valid,
        if_fifo_cap => layer12_out_fifo_cap,
        if_empty_n => layer12_out_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read);

    layer13_out_U : component alveo_hls4ml_fifo_w384_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din,
        if_full_n => layer13_out_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write,
        if_dout => layer13_out_dout,
        if_num_data_valid => layer13_out_num_data_valid,
        if_fifo_cap => layer13_out_fifo_cap,
        if_empty_n => layer13_out_empty_n,
        if_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read);

    layer15_out_U : component alveo_hls4ml_fifo_w672_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din,
        if_full_n => layer15_out_full_n,
        if_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write,
        if_dout => layer15_out_dout,
        if_num_data_valid => layer15_out_num_data_valid,
        if_fifo_cap => layer15_out_fifo_cap,
        if_empty_n => layer15_out_empty_n,
        if_read => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read);

    layer17_out_U : component alveo_hls4ml_fifo_w672_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din,
        if_full_n => layer17_out_full_n,
        if_write => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write,
        if_dout => layer17_out_dout,
        if_num_data_valid => layer17_out_num_data_valid,
        if_fifo_cap => layer17_out_fifo_cap,
        if_empty_n => layer17_out_empty_n,
        if_read => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read);

    layer18_out_U : component alveo_hls4ml_fifo_w252_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din,
        if_full_n => layer18_out_full_n,
        if_write => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write,
        if_dout => layer18_out_dout,
        if_num_data_valid => layer18_out_num_data_valid,
        if_fifo_cap => layer18_out_fifo_cap,
        if_empty_n => layer18_out_empty_n,
        if_read => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read);

    layer19_out_U : component alveo_hls4ml_fifo_w1024_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din,
        if_full_n => layer19_out_full_n,
        if_write => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write,
        if_dout => layer19_out_dout,
        if_num_data_valid => layer19_out_num_data_valid,
        if_fifo_cap => layer19_out_fifo_cap,
        if_empty_n => layer19_out_empty_n,
        if_read => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read);

    layer21_out_U : component alveo_hls4ml_fifo_w1024_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din,
        if_full_n => layer21_out_full_n,
        if_write => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write,
        if_dout => layer21_out_dout,
        if_num_data_valid => layer21_out_num_data_valid,
        if_fifo_cap => layer21_out_fifo_cap,
        if_empty_n => layer21_out_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read);

    layer22_out_U : component alveo_hls4ml_fifo_w384_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din,
        if_full_n => layer22_out_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write,
        if_dout => layer22_out_dout,
        if_num_data_valid => layer22_out_num_data_valid,
        if_fifo_cap => layer22_out_fifo_cap,
        if_empty_n => layer22_out_empty_n,
        if_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read);

    start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_U : component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din,
        if_full_n => start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n,
        if_write => zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write,
        if_dout => start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_dout,
        if_empty_n => start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready);

    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n,
        if_write => conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n,
        if_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready);

    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U : component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din,
        if_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n,
        if_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write,
        if_dout => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_dout,
        if_empty_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready);

    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_U : component alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din,
        if_full_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write,
        if_dout => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout,
        if_empty_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n,
        if_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready);

    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6bkb_U : component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6bkb
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din,
        if_full_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n,
        if_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write,
        if_dout => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_dout,
        if_empty_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready);

    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n,
        if_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n,
        if_read => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready);

    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_U : component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din,
        if_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n,
        if_write => relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write,
        if_dout => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_dout,
        if_empty_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready);

    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_U : component alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din,
        if_full_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write,
        if_dout => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_dout,
        if_empty_n => start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n,
        if_read => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready);

    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cud_U : component alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cud
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din,
        if_full_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n,
        if_write => zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write,
        if_dout => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_dout,
        if_empty_n => start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n,
        if_read => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready);

    start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12dEe_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12dEe
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n,
        if_write => conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n,
        if_read => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready);

    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_U : component alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din,
        if_full_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n,
        if_write => relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write,
        if_dout => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_dout,
        if_empty_n => start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n,
        if_read => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready);

    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_U : component alveo_hls4ml_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n,
        if_write => pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n,
        if_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready);

    start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17eOg_U : component alveo_hls4ml_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17eOg
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din,
        if_full_n => start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n,
        if_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write,
        if_dout => start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_dout,
        if_empty_n => start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n,
        if_read => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready);

    start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18fYi_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18fYi
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n,
        if_write => normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n,
        if_read => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready);

    start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U : component alveo_hls4ml_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n,
        if_write => relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n,
        if_read => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready);

    start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21g8j_U : component alveo_hls4ml_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21g8j
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din,
        if_full_n => start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n,
        if_write => dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write,
        if_dout => start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_dout,
        if_empty_n => start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n,
        if_read => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready);

    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22hbi_U : component alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22hbi
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n,
        if_write => normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready);

    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_U : component alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n,
        if_read => dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready);




    ap_done <= dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done;
    ap_idle <= (zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle and zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle and zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle and relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle and relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle and relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle and relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle and relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle and pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle and pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle and pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle and normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle and normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle and dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle and dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle and dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle and conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle and conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle and conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle);
    ap_ready <= zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready;
    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue <= ap_const_logic_1;
    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start <= start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n;
    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue <= ap_const_logic_1;
    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start <= start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n;
    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue <= ap_const_logic_1;
    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start <= start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n;
    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start <= start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n;
    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start <= start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;
    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue <= ap_continue;
    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start <= start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n;
    input_r_read <= zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read;
    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue <= ap_const_logic_1;
    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start <= start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n;
    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue <= ap_const_logic_1;
    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start <= start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n;
    output_r_din <= dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din;
    output_r_write <= dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue <= ap_const_logic_1;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start <= start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue <= ap_const_logic_1;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start <= start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue <= ap_const_logic_1;
    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start <= start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n;
    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start <= start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n;
    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start <= start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n;
    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start <= start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n;
    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start <= start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n;
    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start <= start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n;
    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue <= ap_const_logic_1;
    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start <= ap_start;
    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue <= ap_const_logic_1;
    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start <= start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n;
    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue <= ap_const_logic_1;
    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start <= start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n;
end behav;
