{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730294932215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730294932215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 00:28:52 2024 " "Processing started: Thu Oct 31 00:28:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730294932215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294932215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arithm -c Arithm " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arithm -c Arithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294932215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730294932372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730294932372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Operand_Logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Operand_Logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Operand_Logic " "Found entity 1: Operand_Logic" {  } { { "Operand_Logic.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Operand_Logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_Circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Logic_Circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Circuit " "Found entity 1: Logic_Circuit" {  } { { "Logic_Circuit.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Logic_Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Full_Adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU4 " "Elaborating entity \"ALU4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730294938145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst3 " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst3\"" {  } { { "ALU4.bdf" "inst3" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU4.bdf" { { 256 1152 1248 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938149 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "S2 " "Found inconsistent dimensions for element \"S2\"" {  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 488 944 976 505 "S2\[0\]" "" } { 488 624 944 505 "S2\[0\]" "" } { 496 456 624 512 "S2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S2 " "Converted elements in bus name \"S2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[0\] S20 " "Converted element name(s) from \"S2\[0\]\" to \"S20\"" {  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 488 944 976 505 "S2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938151 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[0\] S20 " "Converted element name(s) from \"S2\[0\]\" to \"S20\"" {  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 488 624 944 505 "S2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938151 ""}  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 488 944 976 505 "S2\[0\]" "" } { 488 624 944 505 "S2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1730294938151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operand_Logic ALU1:inst3\|Operand_Logic:inst2 " "Elaborating entity \"Operand_Logic\" for hierarchy \"ALU1:inst3\|Operand_Logic:inst2\"" {  } { { "ALU1.bdf" "inst2" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 320 688 784 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU1:inst3\|MUX:inst1 " "Elaborating entity \"MUX\" for hierarchy \"ALU1:inst3\|MUX:inst1\"" {  } { { "ALU1.bdf" "inst1" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 392 920 1032 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst3\|MUX:inst1 " "Elaborated megafunction instantiation \"ALU1:inst3\|MUX:inst1\"" {  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 392 920 1032 480 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst3\|MUX:inst1 " "Instantiated megafunction \"ALU1:inst3\|MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 1 " "Parameter \"WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938163 ""}  } { { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 392 920 1032 480 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730294938163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001 ALU1:inst3\|MUX:inst1 " "Elaborated megafunction instantiation \"ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001\", which is child of megafunction instantiation \"ALU1:inst3\|MUX:inst1\"" {  } { { "mux.tdf" "" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "ALU1.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 392 920 1032 480 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "/home/jaylen/Documents/Quartus/Lab_6/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"ALU1:inst3\|MUX:inst1\|lpm_mux:\$00001\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Circuit ALU1:inst3\|Logic_Circuit:inst " "Elaborating entity \"Logic_Circuit\" for hierarchy \"ALU1:inst3\|Logic_Circuit:inst\"" {  } { { "ALU1.bdf" "inst" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/ALU1.bdf" { { 576 688 784 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU1:inst3\|Logic_Circuit:inst\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\"" {  } { { "Logic_Circuit.bdf" "inst" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Logic_Circuit.bdf" { { 296 528 640 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst3\|Logic_Circuit:inst\|MUX:inst " "Elaborated megafunction instantiation \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\"" {  } { { "Logic_Circuit.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Logic_Circuit.bdf" { { 296 528 640 384 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst3\|Logic_Circuit:inst\|MUX:inst " "Instantiated megafunction \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730294938231 ""}  } { { "Logic_Circuit.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Logic_Circuit.bdf" { { 296 528 640 384 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730294938231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001 ALU1:inst3\|Logic_Circuit:inst\|MUX:inst " "Elaborated megafunction instantiation \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001\", which is child of megafunction instantiation \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\"" {  } { { "mux.tdf" "" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "Logic_Circuit.bdf" "" { Schematic "/home/jaylen/Documents/Quartus/Lab_6/Logic_Circuit.bdf" { { 296 528 640 384 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "/home/jaylen/Documents/Quartus/Lab_6/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730294938271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294938271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"ALU1:inst3\|Logic_Circuit:inst\|MUX:inst\|lpm_mux:\$00001\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/jaylen/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294938272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730294938944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730294939641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730294939641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730294939666 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730294939666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730294939666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730294939666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730294939673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 00:28:59 2024 " "Processing ended: Thu Oct 31 00:28:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730294939673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730294939673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730294939673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730294939673 ""}
