<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_i___type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_s_p_i___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i__structs___g_r_o_u_p.html">SPI struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a></td></tr>
<tr class="memdesc:a651ac70598a7c82ab57fc9eb672f3d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Module Configuration Register  <a href="#a651ac70598a7c82ab57fc9eb672f3d70">More...</a><br /></td></tr>
<tr class="separator:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7251eae56d2b82c0a87208fdbd4bf056"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a7251eae56d2b82c0a87208fdbd4bf056">RESERVED_0</a> [4]</td></tr>
<tr class="memdesc:a7251eae56d2b82c0a87208fdbd4bf056"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: 0x4 bytes  <a href="#a7251eae56d2b82c0a87208fdbd4bf056">More...</a><br /></td></tr>
<tr class="separator:a7251eae56d2b82c0a87208fdbd4bf056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eab4d0bc295e978e3c0c28d7129481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a></td></tr>
<tr class="memdesc:af7eab4d0bc295e978e3c0c28d7129481"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Transfer Count Register  <a href="#af7eab4d0bc295e978e3c0c28d7129481">More...</a><br /></td></tr>
<tr class="separator:af7eab4d0bc295e978e3c0c28d7129481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d5d63dbf0a71b0ab00d3f92d6ff1b2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a453a2ba078e13541b3060bdcabc5423b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a9bbdd6aba74a5acac2353d20f69cba9c">CTAR</a> [2]</td></tr>
<tr class="memdesc:a453a2ba078e13541b3060bdcabc5423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 000C: (size=0008)  <a href="#a453a2ba078e13541b3060bdcabc5423b">More...</a><br /></td></tr>
<tr class="separator:a453a2ba078e13541b3060bdcabc5423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4598af33bb36b31f562ad3445f4cbca9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#aaf5520e58b8b1a33eccb45cc39373cf7">CTAR_SLAVE</a></td></tr>
<tr class="memdesc:a4598af33bb36b31f562ad3445f4cbca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Clock and Transfer Attributes Register (In Slave Mode)  <a href="#a4598af33bb36b31f562ad3445f4cbca9">More...</a><br /></td></tr>
<tr class="separator:a4598af33bb36b31f562ad3445f4cbca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d5d63dbf0a71b0ab00d3f92d6ff1b2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af8d5d63dbf0a71b0ab00d3f92d6ff1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9841e5fefae7aca5c49dc2ddd3863c94"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a9841e5fefae7aca5c49dc2ddd3863c94">RESERVED_1</a> [24]</td></tr>
<tr class="memdesc:a9841e5fefae7aca5c49dc2ddd3863c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: 0x18 bytes  <a href="#a9841e5fefae7aca5c49dc2ddd3863c94">More...</a><br /></td></tr>
<tr class="separator:a9841e5fefae7aca5c49dc2ddd3863c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad088a564a1fe1bdbf211c57a2a782139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a></td></tr>
<tr class="memdesc:ad088a564a1fe1bdbf211c57a2a782139"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: Status register  <a href="#ad088a564a1fe1bdbf211c57a2a782139">More...</a><br /></td></tr>
<tr class="separator:ad088a564a1fe1bdbf211c57a2a782139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107d9410bde132e409d2238beea64d07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a107d9410bde132e409d2238beea64d07">RSER</a></td></tr>
<tr class="memdesc:a107d9410bde132e409d2238beea64d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">0030: DMA/Interrupt Request Select and Enable Register  <a href="#a107d9410bde132e409d2238beea64d07">More...</a><br /></td></tr>
<tr class="separator:a107d9410bde132e409d2238beea64d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4c824a3102ac0049a00418edc931ef"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8781582d05fd8fcf663f2cde36146f84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a></td></tr>
<tr class="memdesc:a8781582d05fd8fcf663f2cde36146f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0034: (size=0004)  <a href="#a8781582d05fd8fcf663f2cde36146f84">More...</a><br /></td></tr>
<tr class="separator:a8781582d05fd8fcf663f2cde36146f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0c55470b19172986cec3555656605d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a></td></tr>
<tr class="memdesc:a9d0c55470b19172986cec3555656605d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0034: PUSH TX FIFO Register In Slave Mode  <a href="#a9d0c55470b19172986cec3555656605d">More...</a><br /></td></tr>
<tr class="separator:a9d0c55470b19172986cec3555656605d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4c824a3102ac0049a00418edc931ef"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ada4c824a3102ac0049a00418edc931ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05364b40687e08bc41dac6e8c36c902e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a></td></tr>
<tr class="memdesc:a05364b40687e08bc41dac6e8c36c902e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0038: POP RX FIFO Register  <a href="#a05364b40687e08bc41dac6e8c36c902e">More...</a><br /></td></tr>
<tr class="separator:a05364b40687e08bc41dac6e8c36c902e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dde9cf3ccd11eeb96809e844006b64c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a7dde9cf3ccd11eeb96809e844006b64c">TXFR</a> [4]</td></tr>
<tr class="memdesc:a7dde9cf3ccd11eeb96809e844006b64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">003C: Transmit FIFO  <a href="#a7dde9cf3ccd11eeb96809e844006b64c">More...</a><br /></td></tr>
<tr class="separator:a7dde9cf3ccd11eeb96809e844006b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9111ade982c3f76f086687ec4f5aff"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a9b9111ade982c3f76f086687ec4f5aff">RESERVED_2</a> [48]</td></tr>
<tr class="memdesc:a9b9111ade982c3f76f086687ec4f5aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">004C: 0x30 bytes  <a href="#a9b9111ade982c3f76f086687ec4f5aff">More...</a><br /></td></tr>
<tr class="separator:a9b9111ade982c3f76f086687ec4f5aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa824d2017840b911781425b94e88736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#aaa824d2017840b911781425b94e88736">RXFR</a> [4]</td></tr>
<tr class="memdesc:aaa824d2017840b911781425b94e88736"><td class="mdescLeft">&#160;</td><td class="mdescRight">007C: Receive FIFO  <a href="#aaa824d2017840b911781425b94e88736">More...</a><br /></td></tr>
<tr class="separator:aaa824d2017840b911781425b94e88736"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="af8d5d63dbf0a71b0ab00d3f92d6ff1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d5d63dbf0a71b0ab00d3f92d6ff1b2">&#9670;&nbsp;</a></span>@71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada4c824a3102ac0049a00418edc931ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4c824a3102ac0049a00418edc931ef">&#9670;&nbsp;</a></span>@73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bbdd6aba74a5acac2353d20f69cba9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbdd6aba74a5acac2353d20f69cba9c">&#9670;&nbsp;</a></span>CTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 000C: (size=0008) </p>
<p>000C: Clock and Transfer Attributes Register (In Master Mode) </p>

</div>
</div>
<a id="aaf5520e58b8b1a33eccb45cc39373cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5520e58b8b1a33eccb45cc39373cf7">&#9670;&nbsp;</a></span>CTAR_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::CTAR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Clock and Transfer Attributes Register (In Slave Mode) </p>

</div>
</div>
<a id="a651ac70598a7c82ab57fc9eb672f3d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651ac70598a7c82ab57fc9eb672f3d70">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Module Configuration Register </p>

</div>
</div>
<a id="a05364b40687e08bc41dac6e8c36c902e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05364b40687e08bc41dac6e8c36c902e">&#9670;&nbsp;</a></span>POPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::POPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0038: POP RX FIFO Register </p>

</div>
</div>
<a id="a6c80b733dbeb338bd00a076a787d1586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c80b733dbeb338bd00a076a787d1586">&#9670;&nbsp;</a></span>PUSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0034: (size=0004) </p>
<p>0034: PUSH TX FIFO Register In Master Mode </p>

</div>
</div>
<a id="a333d186477ff4f51d447d342354aaead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333d186477ff4f51d447d342354aaead">&#9670;&nbsp;</a></span>PUSHR_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0034: PUSH TX FIFO Register In Slave Mode </p>

</div>
</div>
<a id="a7251eae56d2b82c0a87208fdbd4bf056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7251eae56d2b82c0a87208fdbd4bf056">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_Type::RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: 0x4 bytes </p>

</div>
</div>
<a id="a9841e5fefae7aca5c49dc2ddd3863c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9841e5fefae7aca5c49dc2ddd3863c94">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_Type::RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: 0x18 bytes </p>

</div>
</div>
<a id="a9b9111ade982c3f76f086687ec4f5aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9111ade982c3f76f086687ec4f5aff">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_Type::RESERVED_2[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>004C: 0x30 bytes </p>

</div>
</div>
<a id="a107d9410bde132e409d2238beea64d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107d9410bde132e409d2238beea64d07">&#9670;&nbsp;</a></span>RSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::RSER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0030: DMA/Interrupt Request Select and Enable Register </p>

</div>
</div>
<a id="aaa824d2017840b911781425b94e88736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa824d2017840b911781425b94e88736">&#9670;&nbsp;</a></span>RXFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::RXFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>007C: Receive FIFO </p>

</div>
</div>
<a id="ad088a564a1fe1bdbf211c57a2a782139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad088a564a1fe1bdbf211c57a2a782139">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: Status register </p>

</div>
</div>
<a id="af7eab4d0bc295e978e3c0c28d7129481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7eab4d0bc295e978e3c0c28d7129481">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Transfer Count Register </p>

</div>
</div>
<a id="a7dde9cf3ccd11eeb96809e844006b64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dde9cf3ccd11eeb96809e844006b64c">&#9670;&nbsp;</a></span>TXFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::TXFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>003C: Transmit FIFO </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k20_d5_8h_source.html">MK20D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a></li>
    <li class="footer">Generated on Thu Oct 31 2019 16:46:00 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
