head	1.1;
branch	1.1.1;
access;
symbols
	openblt20000517:1.1.1.3
	openblt20000429:1.1.1.3
	openblt20000428:1.1.1.3
	openblt20000427:1.1.1.3
	openblt20000426:1.1.1.3
	openblt20000425:1.1.1.3
	openblt20000424:1.1.1.3
	openblt20000423:1.1.1.3
	openblt20000422:1.1.1.3
	openblt20000421:1.1.1.3
	openblt20000420:1.1.1.3
	openblt20000419:1.1.1.3
	openblt20000418:1.1.1.3
	openblt20000417:1.1.1.3
	openblt20000416:1.1.1.3
	openblt20000415:1.1.1.3
	openblt20000414:1.1.1.3
	openblt20000413:1.1.1.3
	openblt20000412:1.1.1.3
	openblt20000411:1.1.1.3
	openblt20000410:1.1.1.3
	openblt20000409:1.1.1.3
	openblt20000408:1.1.1.3
	openblt20000407:1.1.1.3
	openblt20000406:1.1.1.3
	openblt20000405:1.1.1.3
	openblt20000404:1.1.1.3
	openblt20000403:1.1.1.3
	openblt20000402:1.1.1.3
	openblt20000401:1.1.1.3
	openblt20000331:1.1.1.3
	openblt20000330:1.1.1.3
	openblt20000329:1.1.1.3
	openblt20000328:1.1.1.3
	openblt20000327:1.1.1.3
	openblt20000326:1.1.1.3
	openblt20000325:1.1.1.3
	openblt20000324:1.1.1.3
	openblt20000323:1.1.1.3
	openblt20000322:1.1.1.3
	openblt20000321:1.1.1.3
	openblt20000320:1.1.1.3
	openblt20000319:1.1.1.3
	openblt20000318:1.1.1.3
	openblt20000317:1.1.1.3
	openblt20000316:1.1.1.3
	openblt20000315:1.1.1.3
	openblt20000314:1.1.1.3
	openblt20000313:1.1.1.3
	openblt20000312:1.1.1.3
	openblt20000311:1.1.1.3
	openblt20000310:1.1.1.3
	openblt20000309:1.1.1.3
	openblt20000308:1.1.1.3
	openblt20000307:1.1.1.3
	openblt20000306:1.1.1.3
	openblt20000305:1.1.1.3
	openblt20000304:1.1.1.3
	openblt20000303:1.1.1.3
	openblt20000302:1.1.1.3
	openblt20000301:1.1.1.3
	openblt20000229:1.1.1.3
	openblt20000228:1.1.1.3
	openblt20000227:1.1.1.3
	openblt20000226:1.1.1.3
	openblt20000225:1.1.1.3
	openblt20000224:1.1.1.3
	openblt20000223:1.1.1.3
	openblt20000222:1.1.1.3
	openblt20000221:1.1.1.3
	openblt20000220:1.1.1.3
	openblt20000219:1.1.1.3
	openblt20000218:1.1.1.3
	openblt20000217:1.1.1.3
	openblt20000216:1.1.1.3
	openblt20000215:1.1.1.3
	openblt20000214:1.1.1.3
	openblt20000213:1.1.1.3
	openblt20000212:1.1.1.3
	openblt20000211:1.1.1.3
	openblt20000210:1.1.1.3
	openblt20000209:1.1.1.3
	openblt20000208:1.1.1.3
	openblt20000207:1.1.1.3
	openblt20000206:1.1.1.3
	openblt20000205:1.1.1.3
	openblt20000204:1.1.1.3
	openblt20000203:1.1.1.3
	openblt20000202:1.1.1.3
	openblt20000201:1.1.1.3
	openblt20000131:1.1.1.3
	openblt20000130:1.1.1.3
	openblt20000129:1.1.1.3
	openblt20000128:1.1.1.3
	openblt20000127:1.1.1.3
	openblt20000126:1.1.1.3
	openblt20000125:1.1.1.3
	openblt20000124:1.1.1.3
	openblt20000123:1.1.1.3
	openblt20000122:1.1.1.3
	openblt20000121:1.1.1.3
	openblt20000120:1.1.1.3
	openblt20000119:1.1.1.3
	openblt20000118:1.1.1.3
	openblt20000117:1.1.1.3
	openblt20000116:1.1.1.3
	openblt20000115:1.1.1.3
	openblt20000114:1.1.1.3
	openblt20000113:1.1.1.3
	openblt20000112:1.1.1.3
	openblt20000111:1.1.1.3
	openblt20000110:1.1.1.3
	openblt20000109:1.1.1.3
	openblt20000108:1.1.1.3
	openblt20000107:1.1.1.3
	openblt20000106:1.1.1.3
	openblt20000105:1.1.1.3
	openblt20000104:1.1.1.3
	openblt20000103:1.1.1.3
	openblt20000102:1.1.1.3
	openblt19991228:1.1.1.2
	openblt19990827:1.1.1.1
	openblt082699:1.1.1.1
	openblt082599:1.1.1.1
	openblt082499:1.1.1.1
	openblt082399:1.1.1.1
	openblt082299:1.1.1.1
	openblt082199:1.1.1.1
	openblt082099:1.1.1.1
	openblt081999:1.1.1.1
	openblt081899:1.1.1.1
	openblt081799:1.1.1.1
	openblt081699:1.1.1.1
	openblt081599:1.1.1.1
	openblt071199:1.1.1.1
	openblt071099:1.1.1.1
	openblt070799:1.1.1.1
	openblt070699:1.1.1.1
	openblt070299:1.1.1.1
	openblt070199:1.1.1.1
	openblt063099:1.1.1.1
	openblt062999:1.1.1.1
	start:1.1.1.1
	openBLT:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2005.01.20.16.23.01;	author jr;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2005.01.20.16.23.01;	author jr;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2005.01.20.16.31.58;	author jr;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2005.01.20.16.32.17;	author jr;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/* $Id: //depot/blt/kernel/smp.c#4 $
**
** Copyright 1998 Sidney Cammeresi
** All rights reserved.
** Copyright (c) 1996, by Steve Passe
** All rights reserved.
**
** Redistribution and use in source and binary forms, with or without
** modification, are permitted provided that the following conditions
** are met:
** 1. Redistributions of source code must retain the above copyright
**    notice, this list of conditions, and the following disclaimer.
** 2. Redistributions in binary form must reproduce the above copyright
**    notice, this list of conditions, and the following disclaimer in the
**    documentation and/or other materials provided with the distribution.
** 3. The name of the author may not be used to endorse or promote products
**    derived from this software without specific prior written permission.
**
** THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
** IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
** INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
** DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
** THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
** THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

#include "kernel.h"
#include "i386/io.h"
#include "init.h"
#include "smp.h"

#undef SMP_DEBUG

#ifdef SMP_DEBUG
#define SMP_PRINTF(f,a...)     kprintf (f, ## a)
#else
#define SMP_PRINTF(f,a...)
#endif

const char *cpu_family[] __initdata__ = { "", "", "", "", "Intel 486",
	"Intel Pentium", "Intel Pentium Pro, I think", "Intel Pentium II, I think" };
const unsigned int temp_gdt[] = {0x00000000, 0x00000000,  /* null descriptor */
                                 0x0000ffff, 0x00cf9a00,  /* kernel text */
                                 0x0000ffff, 0x00cf9200 };/* kernel data */

char mp_num_def_config, smp_num_cpus = 1, smp_num_running_cpus;
volatile char smp_cpus_ready[BLT_MAX_CPUS], smp_configured = 0, smp_begun = 0;
unsigned int cpuid_max_level, cpuid_eax, cpuid_edx, apic_addr,
	cpu_apic_id[BLT_MAX_CPUS], cpu_os_id[MAX_CPUS],
	cpu_apic_version[BLT_MAX_CPUS], *apic, *apic_virt, *ioapic;

mp_flt_ptr *mp_config;

extern aspace_t *flat;
extern void (*flush) (void);

volatile char ipi_lock = 0;

volatile unsigned int apic_read (unsigned int *addr)
{
	return *addr;
}

void apic_write (unsigned int *addr, unsigned int data)
{
	*addr = data;
}

/* XXX - hack until we can figure this out */
int bus_clock (void)
{
	return 66000000;
}

/********** adapted from FreeBSD's i386/i386/mpapic.c **********/

void __init__ apic_set_timer (int value)
{
	unsigned long lvtt;
	long ticks_per_us;

	/* calculate divisor and count from value */
	apic_write (APIC_TDCR, APIC_TDCR_1);
	ticks_per_us = bus_clock () / 1000000;

	/* configure timer as one-shot */
	lvtt = apic_read (APIC_LVTT) & ~(APIC_LVTT_VECTOR | APIC_LVTT_DS |
		APIC_LVTT_M | APIC_LVTT_TM) | APIC_LVTT_M | 0xff;
	apic_write (APIC_LVTT, lvtt);
	apic_write (APIC_ICRT, value * ticks_per_us);
}

/************************* end FreeBSD *************************/

int apic_read_timer (void)
{
	return apic_read (APIC_CCRT);
}

void __init__ u_sleep (int count)
{
	int i;

	apic_set_timer (count);
	while (i = apic_read (APIC_CCRT)) ;
}

void __init__ mp_probe (int base, int limit)
{
	unsigned int i, *ptr;

	for (ptr = (unsigned int *) base; (unsigned int) ptr < limit; ptr++)
		if (*ptr == MP_FLT_SIGNATURE)
			{
				SMP_PRINTF ("smp: found floating pointer structure at %x", ptr);
				mp_config = (mp_flt_ptr *) ptr;
				return;
			}
}

int __init__ mp_verify_data (void)
{
	char *ptr, total;
	int i;

	/* check signature */
	if (mp_config->signature != MP_FLT_SIGNATURE)
		return 0;

	/* compute floating pointer structure checksum */
	ptr = (unsigned char *) mp_config;
	for (i = total = 0; i < (mp_config->mpc_len * 16); i++)
		total += ptr[i];
	if (total)
		return 0;
	kprintf ("smp: CHECKSUMMED");

	/* compute mp configuration table checksum if we have one*/
	if ((ptr = (unsigned char *) mp_config->mpc) != NULL)
		{
			for (i = total = 0; i < sizeof (mp_config_table); i++)
				total += ptr[i];
			if (total)
				return 0;
		}
	else
		kprintf ("smp: no configuration table\n");

	return 1;
}

void __init__ mp_do_config (void)
{
	char *ptr;
	int i;
	mp_ext_pe *pe;
	mp_ext_ioapic *io;

	/*
	 * we are not running in standard configuration, so we have to look through
	 * all of the mp configuration table crap to figure out how many processors
	 * we have, where our apics are, etc.
	 */
	smp_num_cpus = 0;

	/* print out our new found configuration. */
	ptr = (char *) &(mp_config->mpc->oem[0]);
	kprintf ("smp: oem id: %c%c%c%c%c%c%c%c product id: %c%c%c%c%c%c%c%c%c%c%c%c",
		ptr[0], ptr[1], ptr[2], ptr[3], ptr[4], ptr[5], ptr[6], ptr[7], ptr[8],
		ptr[9], ptr[10], ptr[11], ptr[12], ptr[13], ptr[14], ptr[15], ptr[16],
		ptr[17], ptr[18], ptr[19], ptr[20]);
	SMP_PRINTF ("smp: base table has %d entries, extended section %d bytes",
		mp_config->mpc->num_entries, mp_config->mpc->ext_len);
	apic = (unsigned int *) mp_config->mpc->apic;

	ptr = (char *) ((unsigned int) mp_config->mpc + sizeof (mp_config_table));
	for (i = 0; i < mp_config->mpc->num_entries; i++)
		{
			switch (*ptr)
				{
					case MP_EXT_PE:
						pe = (mp_ext_pe *) ptr;
						cpu_apic_id[smp_num_cpus] = pe->apic_id;
						cpu_os_id[pe->apic_id] = smp_num_cpus;
						cpu_apic_version [smp_num_cpus] = pe->apic_version;
						kprintf ("smp: cpu#%d: %s, apic id %d, version %d%s",
							smp_num_cpus++,
							cpu_family[(pe->signature & 0xf00) >> 8], pe->apic_id,
							pe->apic_version, (pe->cpu_flags & 0x2) ? ", BSP" : "");
						ptr += 20;
						break;
					case MP_EXT_BUS:
						ptr += 8;
						break;
					case MP_EXT_IO_APIC:
						io = (mp_ext_ioapic *) ptr;
						ioapic = io->addr;
						SMP_PRINTF ("smp: found io apic with apic id %d, version %d",
							io->ioapic_id, io->ioapic_version);
						ptr += 8;
						break;
					case MP_EXT_IO_INT:
						ptr += 8;
						break;
					case MP_EXT_LOCAL_INT:
						ptr += 8;
						break;
				}
		}

	kprintf ("smp: apic @@ 0x%x, i/o apic @@ 0x%x, total %d processors detected",
		(unsigned int) apic, (unsigned int) ioapic, smp_num_cpus);
}

/* FIXME - this is a very long stretch that needs to be broken up. */
void __init__ smp_init (void)
{
	unsigned char *ptr, init_val;
	unsigned int i, j, config, num_startups, *new_stack, *dir, *table, *page,
		*common;

	SMP_PRINTF ("smp: initialising");
	/*
	 * first let's check the kind of processor this is since only intel chips
	 * support the MP specification.
	 */
#if 0
	/* FIXME - this check doesn't work */
	if (!smp_check_cpu ())
		SMP_ERROR ("smp: processor is not Genuine Intel or is a 386 or 486\n");
#else
	j = smp_check_cpu ();
	SMP_PRINTF ("smp: cpu is %x", j);
#endif

	/*
	 * scan the three spec-defined regions for the floating pointer
	 * structure.  if we find one, copy its address into mp_config,
	 * otherwise, abort smp initialisation.  after that, check the
	 * integrity of the structures.
	 */
	mp_config = (mp_flt_ptr *) 0x1000; /* small hack */
	/* mp_probe (0, 0x400); */
	mp_probe (0x9fc00, 0xa0000);
	mp_probe (0xf0000, 0x100000);
	if (mp_config == (mp_flt_ptr *) 0x1000) /* if unchanged */
		SMP_ERROR ("smp: no floating pointer structure detected\n");

#if 0
	/* FIXME - this check doesn't work */
	if (!smp_verify_data ())
		SMP_ERROR ("smp: bad configuration information\n");
	kprintf ("smp: it's all good\n");
#endif

	/*
	 * whee, we're running on an smp machine with valid configuration
	 * information.  print out some of this new intelligence.
	 */
	kprintf ("smp: intel mp version %s, %s", (mp_config->mp_rev == 1) ? "1.1" :
		"1.4", (mp_config->mp_feature_2 & 0x80) ?
		"imcr and pic compatibility mode." : "virtual wire compatibility mode.");

	if (!mp_config->mpc)
		{
			/* this system conforms to one of the default configurations */
			mp_num_def_config = mp_config->mp_feature_1;
			kprintf ("smp: standard configuration %d", mp_num_def_config);
			smp_num_cpus = 2;
			cpu_apic_id[0] = 0;
			cpu_apic_id[1] = 1;
			apic = (unsigned int *) 0xfee00000;
			ioapic = (unsigned int *) 0xfec00000;

			kprintf ("smp: WARNING: standard configuration code is untested");
		}
	else
		{
			/*
			 * we don't have a default configuration, so now we have to locate all
			 * of our hardware.  boy, do we have a lot of work to do.
			 */
			SMP_PRINTF ("smp: not a standard configuration");
			mp_num_def_config = 0;
			mp_do_config ();
		}
	smp_configured = 1;

	/* set up the apic */
#if 1
	aspace_maphi (flat, 0xfee00, 0x3fc, 1, 0x13);
	apic_virt = (unsigned int *) 0x803fc000;
#else
	table = (unsigned int *) (getpages (1) << 12);
	dir = (unsigned int *) 0x803fd000;
	dir[(unsigned int) apic >> 22] = (unsigned int) table | 0x13;
	page = (unsigned int *) (getpages (1) << 12);
	aspace_maphi (flat, (unsigned int) table >> 12, 0x3fc, 1, 3);
	aspace_maphi (flat, (unsigned int) page >> 12, 0x3fb, 1, 3);
	table = (unsigned int *) 0x803fc000;
	j = ((unsigned int) apic & 0x003ff000) >> 12;
	table[j] = (unsigned int) apic | 0x13;
	apic_virt = apic;
#endif
	asm ("mov %0, %%cr3" : : "r" (_cr3));

	config = apic_read ((unsigned int *) APIC_SIVR) & APIC_FOCUS | APIC_ENABLE |
		0xff; /* set spurious interrupt vector to 0xff */
	apic_write (APIC_SIVR, config);
	config = apic_read (APIC_TPRI) & 0xffffff00; /* accept all interrupts */
	apic_write (APIC_TPRI, config);

	apic_read (APIC_SIVR);
	apic_write (APIC_EOI, 0);

	config = apic_read (APIC_LVT3) & 0xffffff00 | 0xfe; /* XXX - set vector */
	apic_write (APIC_LVT3, config);

	/* grab a page at 0x9000 for communicating with the aps */
	aspace_map (flat, 0x9, 0x9, 1, 3);
	common = (unsigned int *) 0x9000;
	for (i = 0; i < 6; i++)
		common [i + 1] = temp_gdt [i];
	*((unsigned int *) 0x9024) = _cr3;
	aspace_map (flat, 0xa, 0xa, 1, 3);
	ptr = (unsigned char *) 0xa000;
	for (j = 0; j < ((unsigned int) &trampoline_end - (unsigned int)
			&trampoline + 1); j++)
		ptr[j] = ((unsigned char *) &trampoline)[j];

	/*
	 * okay, we're ready to go.  boot all of the ap's now.  we loop through
	 * using the kernel pe id numbers which were set up in smp_do_config ()
	 *
	 * XXX - we assume the bsp is the first detected.  trying to boot it here
	 * would be, ahem, bad.
	 */
	for (i = 1; i < smp_num_cpus; i++)
		{
			kprintf ("smp: booting cpu#%d with stack 0x%x", i, i * 0x1000);

			/* map stacks and copy bootstrap code onto them */
			aspace_map (flat, i, i, 1, 3);
			ptr = (unsigned char *) (0x1000 * i);
			for (j = 0; j < ((unsigned int) &trampoline_end - (unsigned int)
					&trampoline + 1); j++)
				ptr[j] = ((unsigned char *) &trampoline)[j];

			/*
			 * modify the bootstrap code, specifically, the third highest order
			 * byte of the ljmp.  we need to do this if we have more than two
			 * processors, i.e. more than one ap.
			 */
			ptr = (char *) flush;
			*(ptr - 5) = i << 4;

			/* write the location of the stack into a fixed spot in memory */
			*common = 0x1000 * i;

			/* set shutdown code and warm reset vector */
			ptr = (unsigned char *) 0xf;
			*ptr = 0xa;
			ptr = (unsigned char *) 0x467;
			*ptr = 0x1000 * i;
			ptr = (unsigned char *) 0x469;
			*ptr = 0;

			/* reset cpu ready bit */
			smp_cpus_ready[i] = 0;

			/* clear apic errors */
			if (cpu_apic_version[i] & 0xf0)
				{
					apic_write (APIC_ESR, 0);
					apic_read (APIC_ESR);
				}

			/* send (aka assert) INIT IPI */
			SMP_PRINTF ("smp: asserting INIT");
			config = apic_read (APIC_ICR2) & 0xf0ffffff | (cpu_apic_id[i] << 24);
			apic_write (APIC_ICR2, config); /* set target pe */
			config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DM_INIT | 
				APIC_LEVEL_TRIG | APIC_ASSERT;
			apic_write (APIC_ICR1, config);

			/* deassert INIT */
			SMP_PRINTF ("smp: deasserting INIT");
			config = apic_read (APIC_ICR2) & 0xffffff | (cpu_apic_id[i] << 24);
			apic_write (APIC_ICR2, config);
			config = apic_read (APIC_ICR1) & ~0xcdfff | APIC_LEVEL_TRIG |
				APIC_DM_INIT;

			/* wait 10ms */
			u_sleep (10000);

			/* is this a local apic or an 82489dx ? */
			num_startups = (cpu_apic_version[i] & 0xf0) ? 2 : 0;
			for (j = 0; j < num_startups; j++)
				{
					/* it's a local apic, so send STARTUP IPIs */
					SMP_PRINTF ("smp: sending STARTUP");
					apic_write (APIC_ESR, 0);

					/* set target pe */
					config = apic_read (APIC_ICR2) & 0xf0ffffff | (cpu_apic_id[i] << 24);
					apic_write (APIC_ICR2, config);

					/* send the IPI */
					config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DM_STARTUP |
						((0x1000 * i) >> 12);
					apic_write (APIC_ICR1, config);

					/* wait */
					u_sleep (200);
					while (apic_read (APIC_ICR1) & 0x1000) ;
				}

			/* wait for processor to boot */
			SMP_PRINTF ("smp: waiting for cpu#%d to come online", i);
			apic_set_timer (5000000); /* 5 seconds */
			while (apic_read_timer ())
				if (smp_cpus_ready[i])
					break;
			if (!smp_cpus_ready[i])
				kprintf ("smp: initialisation of cpu#%d failed", i);
		}

	/* this processor is already booted */
	smp_cpus_ready[smp_my_cpu ()] = 1;

	//ioapic_init ();
	//apic_write (APIC_LVTT, 0x100fe);
	//ipi_all_but_self (0x40);
}

void __init__ smp_cpu_setup (void)
{
	unsigned int config;

	/* load the correct values into the idtr and gdtr */
	i386lidt ((uint32) idt, 0x3ff);
	i386lgdt ((uint32) gdt, 0x400 / 8);

	/* set up the local apic */
	config = apic_read ((unsigned int *) APIC_SIVR) & APIC_FOCUS | APIC_ENABLE |
		0xff; /* set spurious interrupt vector to 0xff */
	apic_write (APIC_SIVR, config);
	config = apic_read (APIC_TPRI) & 0xffffff00; /* accept all interrupts */
	apic_write (APIC_TPRI, config);

	apic_read (APIC_SIVR);
	apic_write (APIC_EOI, 0);

	config = apic_read (APIC_LVT3) & 0xffffff00; /* XXX - set vector */
	apic_write (APIC_LVT3, config);
}

void __init__ smp_final_setup (void)
{
	unsigned int config, ticks_per_us;

  ticks_per_us = bus_clock () / 1000000;
  apic_write (APIC_ICRT, ticks_per_us * 10000); /* 10 ms */
	config = 0x20030;
	apic_write (APIC_LVTT, config);

	if (smp_my_cpu ())
		sti ();
	else
		mask_irq (0);
}

void __init__ smp_cpu_ready (void)
{
	/*
	 * C code entry point for aps.  we finish initialisation and wait for the
	 * signal from the bsp before heading off into the wild blue yonder.
	 */

	/* finish processor initialisation. */
	smp_cpu_setup ();

	/* inform the world of our presence. */
	kprintf ("smp: cpu#%d is online", smp_my_cpu ());
	smp_cpus_ready[smp_my_cpu ()] = 1;

	/* wait for signal from bsp. */
	while (!smp_begun) ;
	kprintf ("smp: cpu#%d running", smp_my_cpu ());

	/* set up local apic to generate timer interrupts. */
	smp_final_setup ();

	/* bon voyage. */
	//swtch ();
	while (1) ;
}

void __init__ smp_begin (void)
{
	/*
	 * begin smp.  we set the begun bit to release the application processors
	 * out of their cages.  they storm out, fly into the scheduler, and off
	 * we go.
	 */
	smp_begun = 1;
}

int smp_my_cpu (void)
{
	if (!smp_configured)
		return 0;
	else
		return cpu_os_id [(apic_read (APIC_ID) & 0xffffffff) >> 24];
}

void ipi_dest (int num, int pe)
{
	int config;

	p (&ipi_lock);
	cli ();
	config = apic_read (APIC_ICR2) & 0xffffff | (pe << 24);
	apic_write (APIC_ICR2, config);
	config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DEST_FIELD | num | 0x4000;
	apic_write (APIC_ICR1, config);
	sti ();
	v (&ipi_lock);
}

void ipi_self (int num)
{
	int config;

	p (&ipi_lock);
	cli ();
	config = apic_read (APIC_ICR2) & 0xffffff;
	apic_write (APIC_ICR2, config);
	config = apic_read (APIC_ICR1) & ~0xfdfff | APIC_DEST_SELF | num;
	apic_write (APIC_ICR1, config);
	sti ();
	v (&ipi_lock);
}

void ipi_all (int num)
{
	int config;

	p (&ipi_lock);
	cli ();
	config = apic_read (APIC_ICR2) & 0xffffff;
	apic_write (APIC_ICR2, config);
	config = apic_read (APIC_ICR1) & ~0xfdfff | APIC_DEST_ALL | num;
	apic_write (APIC_ICR1, config);
	sti ();
	v (&ipi_lock);
}

void ipi_all_but_self (int num)
{
	int config;

	p (&ipi_lock);
	cli ();
	config = apic_read (APIC_ICR2) & 0xffffff;
	apic_write (APIC_ICR2, config);
	config = apic_read (APIC_ICR1) & ~0xfdfff | APIC_DEST_ALL_BUT_SELF | num;
	apic_write (APIC_ICR1, config);
	sti ();
	v (&ipi_lock);
}

volatile unsigned int ioapic_read (unsigned int offset)
{
	*ioapic = offset;
	return *(ioapic + 4); /* ioapic + 16 bytes */
}

void ioapic_write (unsigned int offset, unsigned int data)
{
	*ioapic = offset;
	*(ioapic + 4) = data; /* ioapic + 16 bytes */
}

void ioapic_init (void)
{
}

void apic_eoi (void)
{
	apic_write (APIC_EOI, 0);
}

@


1.1.1.1
log
@openBLT source code
@
text
@@


1.1.1.2
log
@openblt.19991228
@
text
@d1 1
a1 1
/* $Id: //depot/blt/kernel/smp.c#5 $
d45 1
a45 1
	"Intel Pentium", "Intel Pentium Pro", "Intel Pentium II" };
d53 1
a53 1
	cpu_apic_id[BLT_MAX_CPUS], cpu_os_id[BLT_MAX_CPUS],
d118 5
a122 5
		{
			SMP_PRINTF ("smp: found floating pointer structure at %x", ptr);
			mp_config = (mp_flt_ptr *) ptr;
			return;
		}
d144 6
a149 6
	{
		for (i = total = 0; i < sizeof (mp_config_table); i++)
			total += ptr[i];
		if (total)
			return 0;
	}
d172 4
a175 5
	kprintf ("smp: oem id: %c%c%c%c%c%c%c%c product id: "
		"%c%c%c%c%c%c%c%c%c%c%c%c", ptr[0], ptr[1], ptr[2], ptr[3], ptr[4],
		ptr[5], ptr[6], ptr[7], ptr[8], ptr[9], ptr[10], ptr[11], ptr[12],
		ptr[13], ptr[14], ptr[15], ptr[16], ptr[17], ptr[18], ptr[19],
		ptr[20]);
a181 1
		switch (*ptr)
d183 30
a212 27
			case MP_EXT_PE:
				pe = (mp_ext_pe *) ptr;
				cpu_apic_id[smp_num_cpus] = pe->apic_id;
				cpu_os_id[pe->apic_id] = smp_num_cpus;
				cpu_apic_version [smp_num_cpus] = pe->apic_version;
				kprintf ("smp: cpu#%d: %s, apic id %d, version %d%s",
					smp_num_cpus++, cpu_family[(pe->signature & 0xf00) >> 8],
					pe->apic_id, pe->apic_version, (pe->cpu_flags & 0x2) ?
					", BSP" : "");
				ptr += 20;
				break;
			case MP_EXT_BUS:
				ptr += 8;
				break;
			case MP_EXT_IO_APIC:
				io = (mp_ext_ioapic *) ptr;
				ioapic = io->addr;
				SMP_PRINTF ("smp: found io apic with apic id %d, version %d",
					io->ioapic_id, io->ioapic_version);
				ptr += 8;
				break;
			case MP_EXT_IO_INT:
				ptr += 8;
				break;
			case MP_EXT_LOCAL_INT:
				ptr += 8;
				break;
d269 12
a280 10
	{
		/* this system conforms to one of the default configurations */
		mp_num_def_config = mp_config->mp_feature_1;
		kprintf ("smp: standard configuration %d", mp_num_def_config);
		smp_num_cpus = 2;
		cpu_apic_id[0] = 0;
		cpu_apic_id[1] = 1;
		apic = (unsigned int *) 0xfee00000;
		ioapic = (unsigned int *) 0xfec00000;
		kprintf ("smp: WARNING: standard configuration code is untested");
d282 9
a290 9
	{
		/*
		 * we don't have a default configuration, so now we have to locate all
		 * of our hardware.  boy, do we have a lot of work to do.
		 */
		SMP_PRINTF ("smp: not a standard configuration");
		mp_num_def_config = 0;
		mp_do_config ();
	}
d294 1
d297 12
d343 2
a344 2
	{
		kprintf ("smp: booting cpu#%d with stack 0x%x", i, i * 0x1000);
d346 43
a388 35
		/* map stacks and copy bootstrap code onto them */
		aspace_map (flat, i, i, 1, 3);
		ptr = (unsigned char *) (0x1000 * i);
		for (j = 0; j < ((unsigned int) &trampoline_end - (unsigned int)
				&trampoline + 1); j++)
			ptr[j] = ((unsigned char *) &trampoline)[j];

		/*
		 * modify the bootstrap code, specifically, the third highest order
		 * byte of the ljmp.  we need to do this if we have more than two
		 * processors, i.e. more than one ap.
		 */
		ptr = (char *) flush;
		*(ptr - 5) = i << 4;

		/* write the location of the stack into a fixed spot in memory */
		*common = 0x1000 * i;

		/* set shutdown code and warm reset vector */
		ptr = (unsigned char *) 0xf;
		*ptr = 0xa;
		ptr = (unsigned char *) 0x467;
		*ptr = 0x1000 * i;
		ptr = (unsigned char *) 0x469;
		*ptr = 0;

		/* reset cpu ready bit */
		smp_cpus_ready[i] = 0;

		/* clear apic errors */
		if (cpu_apic_version[i] & 0xf0)
		{
			apic_write (APIC_ESR, 0);
			apic_read (APIC_ESR);
		}
d390 3
a392 29
		/* send (aka assert) INIT IPI */
		SMP_PRINTF ("smp: asserting INIT");
		config = apic_read (APIC_ICR2) & 0xf0ffffff | (cpu_apic_id[i] << 24);
		apic_write (APIC_ICR2, config); /* set target pe */
		config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DM_INIT | 
			APIC_LEVEL_TRIG | APIC_ASSERT;
		apic_write (APIC_ICR1, config);

		/* deassert INIT */
		SMP_PRINTF ("smp: deasserting INIT");
		config = apic_read (APIC_ICR2) & 0xffffff | (cpu_apic_id[i] << 24);
		apic_write (APIC_ICR2, config);
		config = apic_read (APIC_ICR1) & ~0xcdfff | APIC_LEVEL_TRIG |
			APIC_DM_INIT;

		/* wait 10ms */
		u_sleep (10000);

		/* is this a local apic or an 82489dx ? */
		num_startups = (cpu_apic_version[i] & 0xf0) ? 2 : 0;
		for (j = 0; j < num_startups; j++)
		{
			/* it's a local apic, so send STARTUP IPIs */
			SMP_PRINTF ("smp: sending STARTUP");
			apic_write (APIC_ESR, 0);

			/* set target pe */
			config = apic_read (APIC_ICR2) & 0xf0ffffff | (cpu_apic_id[i] <<
				24);
d394 2
d397 2
a398 4
			/* send the IPI */
			config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DM_STARTUP |
				((0x1000 * i) >> 12);
			apic_write (APIC_ICR1, config);
d400 30
a429 3
			/* wait */
			u_sleep (200);
			while (apic_read (APIC_ICR1) & 0x1000) ;
a431 10
		/* wait for processor to boot */
		SMP_PRINTF ("smp: waiting for cpu#%d to come online", i);
		apic_set_timer (5000000); /* 5 seconds */
		while (apic_read_timer ())
			if (smp_cpus_ready[i])
				break;
		if (!smp_cpus_ready[i])
			kprintf ("smp: initialisation of cpu#%d failed", i);
	}

d466 2
a467 2
	ticks_per_us = bus_clock () / 1000000;
	apic_write (APIC_ICRT, ticks_per_us * 10000); /* 10 ms */
d529 1
a529 2
	config = apic_read (APIC_ICR1) & 0xfff0f800 | APIC_DEST_FIELD | num |
		0x4000;
@


1.1.1.3
log
@openblt.20000102
@
text
@d1 1
a1 1
/* $Id: //depot/blt/kernel/smp.c#6 $
@


