Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top_tb_isim_beh.exe -prj /home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top_tb_beh.prj top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/tx.v" into library work
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/rx.v" into library work
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" into library work
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" into library work
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82704 KB
Fuse CPU Usage: 1330 ms
Compiling module BaudRate
Compiling module uart_rx
Compiling module uart_tx
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top_tb_isim_beh.exe
Fuse Memory Usage: 642936 KB
Fuse CPU Usage: 1350 ms
GCC CPU Usage: 760 ms
