{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646293860717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646293860717 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AM_ASK EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"AM_ASK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646293860762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646293860822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646293860822 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll200_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll200_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646293860862 ""}  } { { "db/pll200_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll200_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1646293860862 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646293860865 ""}  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1646293860865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646293860947 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646293861467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646293861467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646293861467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646293861467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646293861470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646293861470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646293861470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646293861470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646293861470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646293861470 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646293861471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646293861480 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 " "The parameters of the PLL adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 and the PLL FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 and PLL adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 and PLL adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 and PLL adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1646293861707 ""}  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll200_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll200_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1646293861707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AM_ASK.sdc " "Synopsys Design Constraints File file not found: 'AM_ASK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1646293861862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646293861862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646293861864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1646293861865 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1646293861868 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646293861868 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1646293861869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646293861895 ""}  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646293861895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646293861896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_clk~output " "Destination node adc_clk~output" {  } { { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646293861896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646293861896 ""}  } { { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646293861896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646293861896 ""}  } { { "db/pll200_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll200_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646293861896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646293862082 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646293862083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646293862083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646293862084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646293862085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646293862086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646293862105 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 Embedded multiplier block " "Packed 6 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646293862106 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646293862106 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1 clk\[0\] dac_clk~output " "PLL \"FskMod:FskMod_inst\|pll200:pll200_inst\|altpll:altpll_component\|pll200_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"dac_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll200_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll200_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll200/pll200.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/ip/pll200/pll200.v" 90 0 0 } } { "source/fsk/FskMod.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/source/fsk/FskMod.v" 39 0 0 } } { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 135 0 0 } } { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1646293862128 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 0 " "PLL \"adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"adc10065:adc10065_inst\|pll_1M:comb_46\|altpll:altpll_component\|pll_1M_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll_1M/pll_1M.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/ip/pll_1M/pll_1M.v" 90 0 0 } } { "source/adc10065.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/source/adc10065.v" 40 0 0 } } { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 125 0 0 } } { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1646293862137 ""}  } { { "db/pll_1m_altpll.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/db/pll_1m_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll_1M/pll_1M.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/ip/pll_1M/pll_1M.v" 90 0 0 } } { "source/adc10065.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/source/adc10065.v" 40 0 0 } } { "AM_MODE.v" "" { Text "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/AM_MODE.v" 125 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1646293862137 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646293862147 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646293862162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646293862556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646293862626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646293862638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646293863565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646293863565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646293863774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646293864213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646293864213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646293864395 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646293864395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646293864395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646293864399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646293864531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646293864537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646293864673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646293864673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646293864821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646293865152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/output_files/AM_ASK.fit.smsg " "Generated suppressed messages file C:/Users/86150/Desktop/AM_AD_DATA/AM_ASK/output_files/AM_ASK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646293865490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5526 " "Peak virtual memory: 5526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646293866232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 15:51:06 2022 " "Processing ended: Thu Mar 03 15:51:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646293866232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646293866232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646293866232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646293866232 ""}
