{
  "Top": "kernel",
  "RtlTop": "kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "s": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "s_address0",
          "name": "s_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_ce0",
          "name": "s_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_we0",
          "name": "s_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_d0",
          "name": "s_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_address1",
          "name": "s_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_ce1",
          "name": "s_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_q1",
          "name": "s_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "q": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "q_address0",
          "name": "q_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_ce0",
          "name": "q_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_we0",
          "name": "q_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_d0",
          "name": "q_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "p": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "p_address0",
          "name": "p_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "p_ce0",
          "name": "p_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "p_q0",
          "name": "p_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "r": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "r_address0",
          "name": "r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "r_ce0",
          "name": "r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "r_q0",
          "name": "r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "DirectiveTcl": ["set_directive_top kernel -name kernel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "1279607",
    "Latency": "1279606"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel",
    "Version": "1.0",
    "DisplayName": "Kernel",
    "Revision": "2113743249",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/bicg.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_VITIS_LOOP_24_1.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3.vhd",
      "impl\/vhdl\/kernel_mac_muladd_9ns_9ns_9ns_18_4_1.vhd",
      "impl\/vhdl\/kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kernel_kernel_Pipeline_VITIS_LOOP_24_1.v",
      "impl\/verilog\/kernel_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3.v",
      "impl\/verilog\/kernel_mac_muladd_9ns_9ns_9ns_18_4_1.v",
      "impl\/verilog\/kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "18",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "s_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"s_address0": "DATA"},
      "ports": ["s_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "s_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"s_d0": "DATA"},
      "ports": ["s_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "s_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"s_address1": "DATA"},
      "ports": ["s_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "s_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"s_q1": "DATA"},
      "ports": ["s_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "q_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"q_address0": "DATA"},
      "ports": ["q_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "q"
        }]
    },
    "q_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"q_d0": "DATA"},
      "ports": ["q_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "q"
        }]
    },
    "p_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"p_address0": "DATA"},
      "ports": ["p_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "p"
        }]
    },
    "p_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"p_q0": "DATA"},
      "ports": ["p_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "p"
        }]
    },
    "r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"r_address0": "DATA"},
      "ports": ["r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "r"
        }]
    },
    "r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"r_q0": "DATA"},
      "ports": ["r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "r"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "18"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "s_address0": {
      "dir": "out",
      "width": "9"
    },
    "s_ce0": {
      "dir": "out",
      "width": "1"
    },
    "s_we0": {
      "dir": "out",
      "width": "1"
    },
    "s_d0": {
      "dir": "out",
      "width": "32"
    },
    "s_address1": {
      "dir": "out",
      "width": "9"
    },
    "s_ce1": {
      "dir": "out",
      "width": "1"
    },
    "s_q1": {
      "dir": "in",
      "width": "32"
    },
    "q_address0": {
      "dir": "out",
      "width": "9"
    },
    "q_ce0": {
      "dir": "out",
      "width": "1"
    },
    "q_we0": {
      "dir": "out",
      "width": "1"
    },
    "q_d0": {
      "dir": "out",
      "width": "32"
    },
    "p_address0": {
      "dir": "out",
      "width": "9"
    },
    "p_ce0": {
      "dir": "out",
      "width": "1"
    },
    "p_q0": {
      "dir": "in",
      "width": "32"
    },
    "r_address0": {
      "dir": "out",
      "width": "9"
    },
    "r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "r_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel",
      "Instances": [
        {
          "ModuleName": "kernel_Pipeline_VITIS_LOOP_24_1",
          "InstanceName": "grp_kernel_Pipeline_VITIS_LOOP_24_1_fu_30"
        },
        {
          "ModuleName": "kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3",
          "InstanceName": "grp_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3_fu_36"
        }
      ]
    },
    "Info": {
      "kernel_Pipeline_VITIS_LOOP_24_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_Pipeline_VITIS_LOOP_24_1": {
        "Latency": {
          "LatencyBest": "392",
          "LatencyAvg": "392",
          "LatencyWorst": "392",
          "PipelineII": "392",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.298"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "390",
            "Latency": "390",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3": {
        "Latency": {
          "LatencyBest": "1279211",
          "LatencyAvg": "1279211",
          "LatencyWorst": "1279211",
          "PipelineII": "1279211",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_2_VITIS_LOOP_29_3",
            "TripCount": "159900",
            "Latency": "1279209",
            "PipelineII": "8",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "936",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "669",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel": {
        "Latency": {
          "LatencyBest": "1279606",
          "LatencyAvg": "1279606",
          "LatencyWorst": "1279606",
          "PipelineII": "1279607",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "953",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "819",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-20 17:09:46 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
