
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  000049c0  00004a54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000049c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800324  00800324  00004b78  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004b78  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001170  00000000  00000000  00004e18  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000037b5  00000000  00000000  00005f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000015ce  00000000  00000000  0000973d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e07  00000000  00000000  0000ad0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007e0  00000000  00000000  0000eb14  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000105a  00000000  00000000  0000f2f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c6a  00000000  00000000  0001034e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00010fb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 e3 05 	jmp	0xbc6	; 0xbc6 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 17 06 	jmp	0xc2e	; 0xc2e <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 02 1d 	jmp	0x3a04	; 0x3a04 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 ad 1c 	jmp	0x395a	; 0x395a <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 84 01 	jmp	0x308	; 0x308 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 83 10 	jmp	0x2106	; 0x2106 <__vector_32>
      84:	0c 94 99 10 	jmp	0x2132	; 0x2132 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 d4 0f 	jmp	0x1fa8	; 0x1fa8 <__vector_42>
      ac:	0c 94 ea 0f 	jmp	0x1fd4	; 0x1fd4 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 47 0f 	jmp	0x1e8e	; 0x1e8e <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	3a 08       	sbc	r3, r10
      e6:	08 08       	sbc	r0, r8
      e8:	50 07       	cpc	r21, r16
      ea:	f8 07       	cpc	r31, r24
      ec:	de 07       	cpc	r29, r30
      ee:	47 07       	cpc	r20, r23
      f0:	bd 07       	cpc	r27, r29
      f2:	26 08       	sbc	r2, r6
      f4:	7e 07       	cpc	r23, r30
      f6:	18 08       	sbc	r1, r8
      f8:	a6 08       	sbc	r10, r6
      fa:	a6 08       	sbc	r10, r6
      fc:	a6 08       	sbc	r10, r6
      fe:	a6 08       	sbc	r10, r6
     100:	a6 08       	sbc	r10, r6
     102:	a6 08       	sbc	r10, r6
     104:	7d 08       	sbc	r7, r13
     106:	81 08       	sbc	r8, r1
     108:	a6 08       	sbc	r10, r6
     10a:	a6 08       	sbc	r10, r6
     10c:	a6 08       	sbc	r10, r6
     10e:	a6 08       	sbc	r10, r6
     110:	a6 08       	sbc	r10, r6
     112:	a6 08       	sbc	r10, r6
     114:	a6 08       	sbc	r10, r6
     116:	a6 08       	sbc	r10, r6
     118:	a6 08       	sbc	r10, r6
     11a:	a6 08       	sbc	r10, r6
     11c:	a6 08       	sbc	r10, r6
     11e:	a6 08       	sbc	r10, r6
     120:	7e 07       	cpc	r23, r30
     122:	50 07       	cpc	r21, r16
     124:	9f 08       	sbc	r9, r15
     126:	97 08       	sbc	r9, r7
     128:	a6 08       	sbc	r10, r6
     12a:	a6 08       	sbc	r10, r6
     12c:	a6 08       	sbc	r10, r6
     12e:	a6 08       	sbc	r10, r6
     130:	a6 08       	sbc	r10, r6
     132:	a6 08       	sbc	r10, r6
     134:	a6 08       	sbc	r10, r6
     136:	a6 08       	sbc	r10, r6
     138:	a6 08       	sbc	r10, r6
     13a:	a6 08       	sbc	r10, r6
     13c:	a6 08       	sbc	r10, r6
     13e:	a6 08       	sbc	r10, r6
     140:	de 07       	cpc	r29, r30
     142:	bd 07       	cpc	r27, r29
     144:	a6 08       	sbc	r10, r6
     146:	a6 08       	sbc	r10, r6
     148:	3a 08       	sbc	r3, r10
     14a:	47 07       	cpc	r20, r23
     14c:	84 08       	sbc	r8, r4
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e0 ec       	ldi	r30, 0xC0	; 192
     194:	f9 e4       	ldi	r31, 0x49	; 73
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 36       	cpi	r26, 0x6F	; 111
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 de 24 	jmp	0x49bc	; 0x49bc <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:

int main(void) {
	unsigned long int startTime = 0, endTime = 0;
//	unsigned char prevSelector=0;

	initPeripherals();
     1c2:	0e 94 19 1d 	call	0x3a32	; 0x3a32 <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 c0 05 	call	0xb80	; 0xb80 <initBehaviors>
	GREEN_LED0_ON;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	8e 7f       	andi	r24, 0xFE	; 254
     1d4:	80 93 0b 01 	sts	0x010B, r24

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1d8:	80 91 0b 01 	lds	r24, 0x010B
     1dc:	81 60       	ori	r24, 0x01	; 1
     1de:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	82 60       	ori	r24, 0x02	; 2
     1e8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1ec:	80 91 0b 01 	lds	r24, 0x010B
     1f0:	84 60       	ori	r24, 0x04	; 4
     1f2:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1f6:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1f8:	80 91 0b 01 	lds	r24, 0x010B
     1fc:	80 61       	ori	r24, 0x10	; 16
     1fe:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     202:	80 91 0b 01 	lds	r24, 0x010B
     206:	80 62       	ori	r24, 0x20	; 32
     208:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     20c:	80 91 0b 01 	lds	r24, 0x010B
     210:	80 64       	ori	r24, 0x40	; 64
     212:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     216:	80 91 0b 01 	lds	r24, 0x010B
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 93 0b 01 	sts	0x010B, r24
		//delay for some time 
		//_delay_ms(2000);



		if (proximityResult[9] < 50 ) {
     220:	20 91 71 03 	lds	r18, 0x0371
     224:	30 91 72 03 	lds	r19, 0x0372
     228:	22 33       	cpi	r18, 0x32	; 50
     22a:	31 05       	cpc	r19, r1
     22c:	24 f4       	brge	.+8      	; 0x236 <main+0x74>
			GREEN_LED1_ON;
     22e:	80 91 0b 01 	lds	r24, 0x010B
     232:	8d 7f       	andi	r24, 0xFD	; 253
     234:	45 c0       	rjmp	.+138    	; 0x2c0 <main+0xfe>
		}
		else if (proximityResult[9] < 100) {
     236:	24 36       	cpi	r18, 0x64	; 100
     238:	31 05       	cpc	r19, r1
     23a:	4c f4       	brge	.+18     	; 0x24e <main+0x8c>
			GREEN_LED1_OFF;
     23c:	80 91 0b 01 	lds	r24, 0x010B
     240:	82 60       	ori	r24, 0x02	; 2
     242:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED2_ON;
     246:	80 91 0b 01 	lds	r24, 0x010B
     24a:	8b 7f       	andi	r24, 0xFB	; 251
     24c:	39 c0       	rjmp	.+114    	; 0x2c0 <main+0xfe>
		}
		else if (proximityResult[9] < 200) {
     24e:	28 3c       	cpi	r18, 0xC8	; 200
     250:	31 05       	cpc	r19, r1
     252:	3c f4       	brge	.+14     	; 0x262 <main+0xa0>
			GREEN_LED2_OFF;
     254:	80 91 0b 01 	lds	r24, 0x010B
     258:	84 60       	ori	r24, 0x04	; 4
     25a:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED3_ON;
     25e:	a3 98       	cbi	0x14, 3	; 20
     260:	e3 cf       	rjmp	.-58     	; 0x228 <main+0x66>
		}
		else if (proximityResult[9] < 250) {
     262:	2a 3f       	cpi	r18, 0xFA	; 250
     264:	31 05       	cpc	r19, r1
     266:	2c f4       	brge	.+10     	; 0x272 <main+0xb0>
			GREEN_LED3_OFF;
     268:	a3 9a       	sbi	0x14, 3	; 20
			GREEN_LED4_ON;
     26a:	80 91 0b 01 	lds	r24, 0x010B
     26e:	8f 7e       	andi	r24, 0xEF	; 239
     270:	27 c0       	rjmp	.+78     	; 0x2c0 <main+0xfe>
		}
		else if (proximityResult[9] < 300) {
     272:	81 e0       	ldi	r24, 0x01	; 1
     274:	2c 32       	cpi	r18, 0x2C	; 44
     276:	38 07       	cpc	r19, r24
     278:	4c f4       	brge	.+18     	; 0x28c <main+0xca>
			GREEN_LED4_OFF;
     27a:	80 91 0b 01 	lds	r24, 0x010B
     27e:	80 61       	ori	r24, 0x10	; 16
     280:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED5_ON;
     284:	80 91 0b 01 	lds	r24, 0x010B
     288:	8f 7d       	andi	r24, 0xDF	; 223
     28a:	1a c0       	rjmp	.+52     	; 0x2c0 <main+0xfe>
		}
		else if (proximityResult[9] < 400) {
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	20 39       	cpi	r18, 0x90	; 144
     290:	38 07       	cpc	r19, r24
     292:	4c f4       	brge	.+18     	; 0x2a6 <main+0xe4>
			GREEN_LED5_OFF;
     294:	80 91 0b 01 	lds	r24, 0x010B
     298:	80 62       	ori	r24, 0x20	; 32
     29a:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED6_ON;
     29e:	80 91 0b 01 	lds	r24, 0x010B
     2a2:	8f 7b       	andi	r24, 0xBF	; 191
     2a4:	0d c0       	rjmp	.+26     	; 0x2c0 <main+0xfe>
		}
		else if (proximityResult[9] <500) {
     2a6:	81 e0       	ldi	r24, 0x01	; 1
     2a8:	24 3f       	cpi	r18, 0xF4	; 244
     2aa:	38 07       	cpc	r19, r24
     2ac:	0c f0       	brlt	.+2      	; 0x2b0 <main+0xee>
     2ae:	bc cf       	rjmp	.-136    	; 0x228 <main+0x66>
			GREEN_LED6_OFF;
     2b0:	80 91 0b 01 	lds	r24, 0x010B
     2b4:	80 64       	ori	r24, 0x40	; 64
     2b6:	80 93 0b 01 	sts	0x010B, r24
			GREEN_LED7_ON;
     2ba:	80 91 0b 01 	lds	r24, 0x010B
     2be:	8f 77       	andi	r24, 0x7F	; 127
     2c0:	80 93 0b 01 	sts	0x010B, r24
     2c4:	b1 cf       	rjmp	.-158    	; 0x228 <main+0x66>

000002c6 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     2c6:	ea e7       	ldi	r30, 0x7A	; 122
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	10 82       	st	Z, r1
	ADCSRB = 0;
     2cc:	2b e7       	ldi	r18, 0x7B	; 123
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	d9 01       	movw	r26, r18
     2d2:	1c 92       	st	X, r1
	ADMUX = 0;
     2d4:	ac e7       	ldi	r26, 0x7C	; 124
     2d6:	b0 e0       	ldi	r27, 0x00	; 0
     2d8:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     2da:	80 81       	ld	r24, Z
     2dc:	86 60       	ori	r24, 0x06	; 6
     2de:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     2e0:	8c 91       	ld	r24, X
     2e2:	80 64       	ori	r24, 0x40	; 64
     2e4:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     2e6:	80 81       	ld	r24, Z
     2e8:	80 62       	ori	r24, 0x20	; 32
     2ea:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     2ec:	d9 01       	movw	r26, r18
     2ee:	8c 91       	ld	r24, X
     2f0:	88 7f       	andi	r24, 0xF8	; 248
     2f2:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     2f4:	80 81       	ld	r24, Z
     2f6:	88 60       	ori	r24, 0x08	; 8
     2f8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     2fa:	80 81       	ld	r24, Z
     2fc:	80 68       	ori	r24, 0x80	; 128
     2fe:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     300:	80 81       	ld	r24, Z
     302:	80 64       	ori	r24, 0x40	; 64
     304:	80 83       	st	Z, r24

}
     306:	08 95       	ret

00000308 <__vector_29>:

ISR(ADC_vect) {
     308:	1f 92       	push	r1
     30a:	0f 92       	push	r0
     30c:	0f b6       	in	r0, 0x3f	; 63
     30e:	0f 92       	push	r0
     310:	0b b6       	in	r0, 0x3b	; 59
     312:	0f 92       	push	r0
     314:	11 24       	eor	r1, r1
     316:	1f 93       	push	r17
     318:	2f 93       	push	r18
     31a:	3f 93       	push	r19
     31c:	4f 93       	push	r20
     31e:	5f 93       	push	r21
     320:	6f 93       	push	r22
     322:	7f 93       	push	r23
     324:	8f 93       	push	r24
     326:	9f 93       	push	r25
     328:	af 93       	push	r26
     32a:	bf 93       	push	r27
     32c:	ef 93       	push	r30
     32e:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     330:	80 91 36 05 	lds	r24, 0x0536
     334:	90 91 37 05 	lds	r25, 0x0537
     338:	a0 91 38 05 	lds	r26, 0x0538
     33c:	b0 91 39 05 	lds	r27, 0x0539
     340:	01 96       	adiw	r24, 0x01	; 1
     342:	a1 1d       	adc	r26, r1
     344:	b1 1d       	adc	r27, r1
     346:	80 93 36 05 	sts	0x0536, r24
     34a:	90 93 37 05 	sts	0x0537, r25
     34e:	a0 93 38 05 	sts	0x0538, r26
     352:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     356:	80 91 78 00 	lds	r24, 0x0078
     35a:	48 2f       	mov	r20, r24
     35c:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     35e:	20 91 79 00 	lds	r18, 0x0079
     362:	92 2f       	mov	r25, r18
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	48 2b       	or	r20, r24
     368:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     36a:	80 91 bf 03 	lds	r24, 0x03BF
     36e:	82 30       	cpi	r24, 0x02	; 2
     370:	09 f4       	brne	.+2      	; 0x374 <__vector_29+0x6c>
     372:	f4 c0       	rjmp	.+488    	; 0x55c <__vector_29+0x254>
     374:	83 30       	cpi	r24, 0x03	; 3
     376:	30 f4       	brcc	.+12     	; 0x384 <__vector_29+0x7c>
     378:	88 23       	and	r24, r24
     37a:	59 f0       	breq	.+22     	; 0x392 <__vector_29+0x8a>
     37c:	81 30       	cpi	r24, 0x01	; 1
     37e:	09 f0       	breq	.+2      	; 0x382 <__vector_29+0x7a>
     380:	3f c1       	rjmp	.+638    	; 0x600 <__vector_29+0x2f8>
     382:	df c0       	rjmp	.+446    	; 0x542 <__vector_29+0x23a>
     384:	83 30       	cpi	r24, 0x03	; 3
     386:	09 f4       	brne	.+2      	; 0x38a <__vector_29+0x82>
     388:	0b c1       	rjmp	.+534    	; 0x5a0 <__vector_29+0x298>
     38a:	84 30       	cpi	r24, 0x04	; 4
     38c:	09 f0       	breq	.+2      	; 0x390 <__vector_29+0x88>
     38e:	38 c1       	rjmp	.+624    	; 0x600 <__vector_29+0x2f8>
     390:	14 c1       	rjmp	.+552    	; 0x5ba <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     392:	10 91 2a 03 	lds	r17, 0x032A
     396:	1e 30       	cpi	r17, 0x0E	; 14
     398:	61 f4       	brne	.+24     	; 0x3b2 <__vector_29+0xaa>
     39a:	80 91 c5 03 	lds	r24, 0x03C5
     39e:	82 30       	cpi	r24, 0x02	; 2
     3a0:	41 f4       	brne	.+16     	; 0x3b2 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     3a2:	50 93 c4 03 	sts	0x03C4, r21
     3a6:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     3aa:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     3ae:	46 98       	cbi	0x08, 6	; 8
     3b0:	08 c0       	rjmp	.+16     	; 0x3c2 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     3b2:	e1 2f       	mov	r30, r17
     3b4:	f0 e0       	ldi	r31, 0x00	; 0
     3b6:	ee 0f       	add	r30, r30
     3b8:	ff 1f       	adc	r31, r31
     3ba:	e1 5d       	subi	r30, 0xD1	; 209
     3bc:	fc 4f       	sbci	r31, 0xFC	; 252
     3be:	51 83       	std	Z+1, r21	; 0x01
     3c0:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     3c2:	a1 2f       	mov	r26, r17
     3c4:	b0 e0       	ldi	r27, 0x00	; 0
     3c6:	10 ff       	sbrs	r17, 0
     3c8:	af c0       	rjmp	.+350    	; 0x528 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     3ca:	aa 0f       	add	r26, r26
     3cc:	bb 1f       	adc	r27, r27
     3ce:	fd 01       	movw	r30, r26
     3d0:	e3 5d       	subi	r30, 0xD3	; 211
     3d2:	fc 4f       	sbci	r31, 0xFC	; 252
     3d4:	20 81       	ld	r18, Z
     3d6:	31 81       	ldd	r19, Z+1	; 0x01
     3d8:	a1 5d       	subi	r26, 0xD1	; 209
     3da:	bc 4f       	sbci	r27, 0xFC	; 252
     3dc:	4d 91       	ld	r20, X+
     3de:	5c 91       	ld	r21, X
     3e0:	81 2f       	mov	r24, r17
     3e2:	86 95       	lsr	r24
     3e4:	68 2f       	mov	r22, r24
     3e6:	70 e0       	ldi	r23, 0x00	; 0
     3e8:	24 1b       	sub	r18, r20
     3ea:	35 0b       	sbc	r19, r21
     3ec:	ab 01       	movw	r20, r22
     3ee:	44 0f       	add	r20, r20
     3f0:	55 1f       	adc	r21, r21
     3f2:	fa 01       	movw	r30, r20
     3f4:	e9 58       	subi	r30, 0x89	; 137
     3f6:	fc 4f       	sbci	r31, 0xFC	; 252
     3f8:	80 81       	ld	r24, Z
     3fa:	91 81       	ldd	r25, Z+1	; 0x01
     3fc:	28 1b       	sub	r18, r24
     3fe:	39 0b       	sbc	r19, r25
     400:	fa 01       	movw	r30, r20
     402:	e1 5a       	subi	r30, 0xA1	; 161
     404:	fc 4f       	sbci	r31, 0xFC	; 252
     406:	31 83       	std	Z+1, r19	; 0x01
     408:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     40a:	37 ff       	sbrs	r19, 7
     40c:	02 c0       	rjmp	.+4      	; 0x412 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     40e:	11 82       	std	Z+1, r1	; 0x01
     410:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     412:	fb 01       	movw	r30, r22
     414:	ee 0f       	add	r30, r30
     416:	ff 1f       	adc	r31, r31
     418:	e1 5a       	subi	r30, 0xA1	; 161
     41a:	fc 4f       	sbci	r31, 0xFC	; 252
     41c:	80 81       	ld	r24, Z
     41e:	91 81       	ldd	r25, Z+1	; 0x01
     420:	81 50       	subi	r24, 0x01	; 1
     422:	94 40       	sbci	r25, 0x04	; 4
     424:	24 f0       	brlt	.+8      	; 0x42e <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     426:	80 e0       	ldi	r24, 0x00	; 0
     428:	94 e0       	ldi	r25, 0x04	; 4
     42a:	91 83       	std	Z+1, r25	; 0x01
     42c:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     42e:	10 31       	cpi	r17, 0x10	; 16
     430:	e8 f5       	brcc	.+122    	; 0x4ac <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     432:	db 01       	movw	r26, r22
     434:	aa 0f       	add	r26, r26
     436:	bb 1f       	adc	r27, r27
     438:	fd 01       	movw	r30, r26
     43a:	e1 5a       	subi	r30, 0xA1	; 161
     43c:	fc 4f       	sbci	r31, 0xFC	; 252
     43e:	01 90       	ld	r0, Z+
     440:	f0 81       	ld	r31, Z
     442:	e0 2d       	mov	r30, r0
     444:	ec 33       	cpi	r30, 0x3C	; 60
     446:	f1 05       	cpc	r31, r1
     448:	1c f4       	brge	.+6      	; 0x450 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     44a:	a9 53       	subi	r26, 0x39	; 57
     44c:	bc 4f       	sbci	r27, 0xFC	; 252
     44e:	2c c0       	rjmp	.+88     	; 0x4a8 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     450:	cf 01       	movw	r24, r30
     452:	cc 96       	adiw	r24, 0x3c	; 60
     454:	95 95       	asr	r25
     456:	87 95       	ror	r24
     458:	88 37       	cpi	r24, 0x78	; 120
     45a:	91 05       	cpc	r25, r1
     45c:	3c f4       	brge	.+14     	; 0x46c <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     45e:	a9 53       	subi	r26, 0x39	; 57
     460:	bc 4f       	sbci	r27, 0xFC	; 252
     462:	fc 97       	sbiw	r30, 0x3c	; 60
     464:	f5 95       	asr	r31
     466:	e7 95       	ror	r30
     468:	fc 96       	adiw	r30, 0x3c	; 60
     46a:	1e c0       	rjmp	.+60     	; 0x4a8 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     46c:	cf 01       	movw	r24, r30
     46e:	84 5d       	subi	r24, 0xD4	; 212
     470:	9e 4f       	sbci	r25, 0xFE	; 254
     472:	95 95       	asr	r25
     474:	87 95       	ror	r24
     476:	95 95       	asr	r25
     478:	87 95       	ror	r24
     47a:	a9 53       	subi	r26, 0x39	; 57
     47c:	bc 4f       	sbci	r27, 0xFC	; 252
     47e:	84 3b       	cpi	r24, 0xB4	; 180
     480:	91 05       	cpc	r25, r1
     482:	4c f4       	brge	.+18     	; 0x496 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     484:	e4 5b       	subi	r30, 0xB4	; 180
     486:	f0 40       	sbci	r31, 0x00	; 0
     488:	f5 95       	asr	r31
     48a:	e7 95       	ror	r30
     48c:	f5 95       	asr	r31
     48e:	e7 95       	ror	r30
     490:	e8 58       	subi	r30, 0x88	; 136
     492:	ff 4f       	sbci	r31, 0xFF	; 255
     494:	09 c0       	rjmp	.+18     	; 0x4a8 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     496:	e4 5a       	subi	r30, 0xA4	; 164
     498:	f1 40       	sbci	r31, 0x01	; 1
     49a:	43 e0       	ldi	r20, 0x03	; 3
     49c:	f5 95       	asr	r31
     49e:	e7 95       	ror	r30
     4a0:	4a 95       	dec	r20
     4a2:	e1 f7       	brne	.-8      	; 0x49c <__vector_29+0x194>
     4a4:	ec 54       	subi	r30, 0x4C	; 76
     4a6:	ff 4f       	sbci	r31, 0xFF	; 255
     4a8:	ed 93       	st	X+, r30
     4aa:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     4ac:	80 91 3f 05 	lds	r24, 0x053F
     4b0:	88 23       	and	r24, r24
     4b2:	c1 f1       	breq	.+112    	; 0x524 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     4b4:	80 91 6f 03 	lds	r24, 0x036F
     4b8:	90 91 70 03 	lds	r25, 0x0370
     4bc:	84 5a       	subi	r24, 0xA4	; 164
     4be:	91 40       	sbci	r25, 0x01	; 1
     4c0:	ac f0       	brlt	.+42     	; 0x4ec <__vector_29+0x1e4>
     4c2:	80 91 71 03 	lds	r24, 0x0371
     4c6:	90 91 72 03 	lds	r25, 0x0372
     4ca:	84 5a       	subi	r24, 0xA4	; 164
     4cc:	91 40       	sbci	r25, 0x01	; 1
     4ce:	74 f0       	brlt	.+28     	; 0x4ec <__vector_29+0x1e4>
     4d0:	80 91 73 03 	lds	r24, 0x0373
     4d4:	90 91 74 03 	lds	r25, 0x0374
     4d8:	84 5a       	subi	r24, 0xA4	; 164
     4da:	91 40       	sbci	r25, 0x01	; 1
     4dc:	3c f0       	brlt	.+14     	; 0x4ec <__vector_29+0x1e4>
     4de:	80 91 75 03 	lds	r24, 0x0375
     4e2:	90 91 76 03 	lds	r25, 0x0376
     4e6:	84 5a       	subi	r24, 0xA4	; 164
     4e8:	91 40       	sbci	r25, 0x01	; 1
     4ea:	e4 f4       	brge	.+56     	; 0x524 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     4ec:	81 e0       	ldi	r24, 0x01	; 1
     4ee:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     4f2:	10 92 f6 03 	sts	0x03F6, r1
     4f6:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     4fa:	10 92 a9 00 	sts	0x00A9, r1
     4fe:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     502:	10 92 ab 00 	sts	0x00AB, r1
     506:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     50a:	10 92 f4 03 	sts	0x03F4, r1
     50e:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     512:	10 92 99 00 	sts	0x0099, r1
     516:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     51a:	10 92 9b 00 	sts	0x009B, r1
     51e:	10 92 9a 00 	sts	0x009A, r1
     522:	02 c0       	rjmp	.+4      	; 0x528 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     524:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     528:	81 2f       	mov	r24, r17
     52a:	8f 5f       	subi	r24, 0xFF	; 255
     52c:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     530:	88 31       	cpi	r24, 0x18	; 24
     532:	08 f4       	brcc	.+2      	; 0x536 <__vector_29+0x22e>
     534:	65 c0       	rjmp	.+202    	; 0x600 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     536:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	80 93 c6 03 	sts	0x03C6, r24
     540:	5f c0       	rjmp	.+190    	; 0x600 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     542:	80 91 e1 03 	lds	r24, 0x03E1
     546:	90 91 e2 03 	lds	r25, 0x03E2
     54a:	48 0f       	add	r20, r24
     54c:	59 1f       	adc	r21, r25
     54e:	56 95       	lsr	r21
     550:	47 95       	ror	r20
     552:	50 93 e2 03 	sts	0x03E2, r21
     556:	40 93 e1 03 	sts	0x03E1, r20
     55a:	52 c0       	rjmp	.+164    	; 0x600 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     55c:	80 91 09 02 	lds	r24, 0x0209
     560:	88 23       	and	r24, r24
     562:	09 f4       	brne	.+2      	; 0x566 <__vector_29+0x25e>
     564:	4d c0       	rjmp	.+154    	; 0x600 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     566:	63 99       	sbic	0x0c, 3	; 12
     568:	4b c0       	rjmp	.+150    	; 0x600 <__vector_29+0x2f8>
     56a:	64 99       	sbic	0x0c, 4	; 12
     56c:	49 c0       	rjmp	.+146    	; 0x600 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     56e:	28 2f       	mov	r18, r24
     570:	2f 5f       	subi	r18, 0xFF	; 255
     572:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     576:	25 30       	cpi	r18, 0x05	; 5
     578:	08 f4       	brcc	.+2      	; 0x57c <__vector_29+0x274>
     57a:	42 c0       	rjmp	.+132    	; 0x600 <__vector_29+0x2f8>
					right_vel_sum += value;
     57c:	80 91 ed 03 	lds	r24, 0x03ED
     580:	90 91 ee 03 	lds	r25, 0x03EE
     584:	84 0f       	add	r24, r20
     586:	95 1f       	adc	r25, r21
     588:	90 93 ee 03 	sts	0x03EE, r25
     58c:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     590:	28 30       	cpi	r18, 0x08	; 8
     592:	b1 f5       	brne	.+108    	; 0x600 <__vector_29+0x2f8>
						firstSampleRight = 0;
     594:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     598:	81 e0       	ldi	r24, 0x01	; 1
     59a:	80 93 08 02 	sts	0x0208, r24
     59e:	30 c0       	rjmp	.+96     	; 0x600 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     5a0:	80 91 df 03 	lds	r24, 0x03DF
     5a4:	90 91 e0 03 	lds	r25, 0x03E0
     5a8:	48 0f       	add	r20, r24
     5aa:	59 1f       	adc	r21, r25
     5ac:	56 95       	lsr	r21
     5ae:	47 95       	ror	r20
     5b0:	50 93 e0 03 	sts	0x03E0, r21
     5b4:	40 93 df 03 	sts	0x03DF, r20
     5b8:	23 c0       	rjmp	.+70     	; 0x600 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     5ba:	90 91 0a 02 	lds	r25, 0x020A
     5be:	99 23       	and	r25, r25
     5c0:	f9 f0       	breq	.+62     	; 0x600 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     5c2:	80 91 00 01 	lds	r24, 0x0100
     5c6:	83 fd       	sbrc	r24, 3
     5c8:	1b c0       	rjmp	.+54     	; 0x600 <__vector_29+0x2f8>
     5ca:	80 91 00 01 	lds	r24, 0x0100
     5ce:	84 fd       	sbrc	r24, 4
     5d0:	17 c0       	rjmp	.+46     	; 0x600 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     5d2:	29 2f       	mov	r18, r25
     5d4:	2f 5f       	subi	r18, 0xFF	; 255
     5d6:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     5da:	25 30       	cpi	r18, 0x05	; 5
     5dc:	88 f0       	brcs	.+34     	; 0x600 <__vector_29+0x2f8>
					left_vel_sum += value;
     5de:	80 91 eb 03 	lds	r24, 0x03EB
     5e2:	90 91 ec 03 	lds	r25, 0x03EC
     5e6:	84 0f       	add	r24, r20
     5e8:	95 1f       	adc	r25, r21
     5ea:	90 93 ec 03 	sts	0x03EC, r25
     5ee:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     5f2:	28 30       	cpi	r18, 0x08	; 8
     5f4:	29 f4       	brne	.+10     	; 0x600 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     5f6:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     600:	90 91 c0 03 	lds	r25, 0x03C0
     604:	92 30       	cpi	r25, 0x02	; 2
     606:	81 f1       	breq	.+96     	; 0x668 <__vector_29+0x360>
     608:	93 30       	cpi	r25, 0x03	; 3
     60a:	30 f4       	brcc	.+12     	; 0x618 <__vector_29+0x310>
     60c:	99 23       	and	r25, r25
     60e:	51 f0       	breq	.+20     	; 0x624 <__vector_29+0x31c>
     610:	91 30       	cpi	r25, 0x01	; 1
     612:	09 f0       	breq	.+2      	; 0x616 <__vector_29+0x30e>
     614:	b0 c0       	rjmp	.+352    	; 0x776 <__vector_29+0x46e>
     616:	1a c0       	rjmp	.+52     	; 0x64c <__vector_29+0x344>
     618:	93 30       	cpi	r25, 0x03	; 3
     61a:	e9 f1       	breq	.+122    	; 0x696 <__vector_29+0x38e>
     61c:	94 30       	cpi	r25, 0x04	; 4
     61e:	09 f0       	breq	.+2      	; 0x622 <__vector_29+0x31a>
     620:	aa c0       	rjmp	.+340    	; 0x776 <__vector_29+0x46e>
     622:	50 c0       	rjmp	.+160    	; 0x6c4 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     624:	80 91 2a 03 	lds	r24, 0x032A
     628:	86 95       	lsr	r24
     62a:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     62e:	80 91 c1 03 	lds	r24, 0x03C1
     632:	88 23       	and	r24, r24
     634:	11 f4       	brne	.+4      	; 0x63a <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	05 c0       	rjmp	.+10     	; 0x644 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     63a:	81 30       	cpi	r24, 0x01	; 1
     63c:	11 f4       	brne	.+4      	; 0x642 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     63e:	82 e0       	ldi	r24, 0x02	; 2
     640:	01 c0       	rjmp	.+2      	; 0x644 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     642:	85 e0       	ldi	r24, 0x05	; 5
     644:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     648:	81 e0       	ldi	r24, 0x01	; 1
     64a:	0b c0       	rjmp	.+22     	; 0x662 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     64c:	80 91 2b 03 	lds	r24, 0x032B
     650:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     654:	80 91 2e 03 	lds	r24, 0x032E
     658:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     65c:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     660:	82 e0       	ldi	r24, 0x02	; 2
     662:	80 93 c0 03 	sts	0x03C0, r24
     666:	87 c0       	rjmp	.+270    	; 0x776 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     668:	80 91 2c 03 	lds	r24, 0x032C
     66c:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     670:	80 91 2d 03 	lds	r24, 0x032D
     674:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     678:	80 91 c2 03 	lds	r24, 0x03C2
     67c:	88 23       	and	r24, r24
     67e:	11 f4       	brne	.+4      	; 0x684 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     680:	83 e0       	ldi	r24, 0x03	; 3
     682:	05 c0       	rjmp	.+10     	; 0x68e <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     684:	81 30       	cpi	r24, 0x01	; 1
     686:	11 f4       	brne	.+4      	; 0x68c <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     688:	84 e0       	ldi	r24, 0x04	; 4
     68a:	01 c0       	rjmp	.+2      	; 0x68e <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     68c:	85 e0       	ldi	r24, 0x05	; 5
     68e:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     692:	83 e0       	ldi	r24, 0x03	; 3
     694:	e6 cf       	rjmp	.-52     	; 0x662 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     696:	80 91 2b 03 	lds	r24, 0x032B
     69a:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     69e:	80 91 2e 03 	lds	r24, 0x032E
     6a2:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     6a6:	80 91 c1 03 	lds	r24, 0x03C1
     6aa:	88 23       	and	r24, r24
     6ac:	11 f4       	brne	.+4      	; 0x6b2 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	05 c0       	rjmp	.+10     	; 0x6bc <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     6b2:	81 30       	cpi	r24, 0x01	; 1
     6b4:	11 f4       	brne	.+4      	; 0x6ba <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     6b6:	82 e0       	ldi	r24, 0x02	; 2
     6b8:	01 c0       	rjmp	.+2      	; 0x6bc <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     6ba:	85 e0       	ldi	r24, 0x05	; 5
     6bc:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     6c0:	84 e0       	ldi	r24, 0x04	; 4
     6c2:	cf cf       	rjmp	.-98     	; 0x662 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     6c4:	80 91 2c 03 	lds	r24, 0x032C
     6c8:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     6cc:	80 91 2d 03 	lds	r24, 0x032D
     6d0:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     6d4:	80 91 c2 03 	lds	r24, 0x03C2
     6d8:	88 23       	and	r24, r24
     6da:	11 f4       	brne	.+4      	; 0x6e0 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     6dc:	83 e0       	ldi	r24, 0x03	; 3
     6de:	06 c0       	rjmp	.+12     	; 0x6ec <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     6e0:	81 30       	cpi	r24, 0x01	; 1
     6e2:	19 f4       	brne	.+6      	; 0x6ea <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     6e4:	90 93 bf 03 	sts	0x03BF, r25
     6e8:	03 c0       	rjmp	.+6      	; 0x6f0 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     6ea:	85 e0       	ldi	r24, 0x05	; 5
     6ec:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     6f0:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     6f4:	20 91 2a 03 	lds	r18, 0x032A
     6f8:	2e 30       	cpi	r18, 0x0E	; 14
     6fa:	41 f4       	brne	.+16     	; 0x70c <__vector_29+0x404>
     6fc:	80 91 c5 03 	lds	r24, 0x03C5
     700:	81 30       	cpi	r24, 0x01	; 1
     702:	21 f4       	brne	.+8      	; 0x70c <__vector_29+0x404>
				measBattery=2;
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     70a:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     70c:	42 2f       	mov	r20, r18
     70e:	50 e0       	ldi	r21, 0x00	; 0
     710:	20 ff       	sbrs	r18, 0
     712:	31 c0       	rjmp	.+98     	; 0x776 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     714:	20 31       	cpi	r18, 0x10	; 16
     716:	50 f4       	brcc	.+20     	; 0x72c <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     718:	26 95       	lsr	r18
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	02 c0       	rjmp	.+4      	; 0x724 <__vector_29+0x41c>
     720:	88 0f       	add	r24, r24
     722:	99 1f       	adc	r25, r25
     724:	2a 95       	dec	r18
     726:	e2 f7       	brpl	.-8      	; 0x720 <__vector_29+0x418>
     728:	82 b9       	out	0x02, r24	; 2
     72a:	25 c0       	rjmp	.+74     	; 0x776 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     72c:	80 91 3d 05 	lds	r24, 0x053D
     730:	88 23       	and	r24, r24
     732:	61 f4       	brne	.+24     	; 0x74c <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     734:	40 51       	subi	r20, 0x10	; 16
     736:	50 40       	sbci	r21, 0x00	; 0
     738:	55 95       	asr	r21
     73a:	47 95       	ror	r20
     73c:	81 e0       	ldi	r24, 0x01	; 1
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	02 c0       	rjmp	.+4      	; 0x746 <__vector_29+0x43e>
     742:	88 0f       	add	r24, r24
     744:	99 1f       	adc	r25, r25
     746:	4a 95       	dec	r20
     748:	e2 f7       	brpl	.-8      	; 0x742 <__vector_29+0x43a>
     74a:	13 c0       	rjmp	.+38     	; 0x772 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     74c:	81 30       	cpi	r24, 0x01	; 1
     74e:	11 f0       	breq	.+4      	; 0x754 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     750:	82 30       	cpi	r24, 0x02	; 2
     752:	89 f4       	brne	.+34     	; 0x776 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     754:	20 91 05 01 	lds	r18, 0x0105
     758:	40 51       	subi	r20, 0x10	; 16
     75a:	50 40       	sbci	r21, 0x00	; 0
     75c:	55 95       	asr	r21
     75e:	47 95       	ror	r20
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	90 e0       	ldi	r25, 0x00	; 0
     764:	02 c0       	rjmp	.+4      	; 0x76a <__vector_29+0x462>
     766:	88 0f       	add	r24, r24
     768:	99 1f       	adc	r25, r25
     76a:	4a 95       	dec	r20
     76c:	e2 f7       	brpl	.-8      	; 0x766 <__vector_29+0x45e>
     76e:	80 95       	com	r24
     770:	82 23       	and	r24, r18
     772:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     776:	80 91 29 03 	lds	r24, 0x0329
     77a:	88 30       	cpi	r24, 0x08	; 8
     77c:	48 f4       	brcc	.+18     	; 0x790 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     77e:	80 91 7b 00 	lds	r24, 0x007B
     782:	87 7f       	andi	r24, 0xF7	; 247
     784:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     788:	80 91 29 03 	lds	r24, 0x0329
     78c:	80 5c       	subi	r24, 0xC0	; 192
     78e:	08 c0       	rjmp	.+16     	; 0x7a0 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     790:	80 91 7b 00 	lds	r24, 0x007B
     794:	88 60       	ori	r24, 0x08	; 8
     796:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     79a:	80 91 29 03 	lds	r24, 0x0329
     79e:	88 5c       	subi	r24, 0xC8	; 200
     7a0:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     7a4:	80 91 c0 03 	lds	r24, 0x03C0
     7a8:	82 30       	cpi	r24, 0x02	; 2
     7aa:	81 f4       	brne	.+32     	; 0x7cc <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     7ac:	80 91 3d 05 	lds	r24, 0x053D
     7b0:	88 23       	and	r24, r24
     7b2:	21 f4       	brne	.+8      	; 0x7bc <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     7b4:	80 91 05 01 	lds	r24, 0x0105
     7b8:	80 7f       	andi	r24, 0xF0	; 240
     7ba:	05 c0       	rjmp	.+10     	; 0x7c6 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     7bc:	81 30       	cpi	r24, 0x01	; 1
     7be:	11 f0       	breq	.+4      	; 0x7c4 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     7c0:	82 30       	cpi	r24, 0x02	; 2
     7c2:	21 f4       	brne	.+8      	; 0x7cc <__vector_29+0x4c4>
			PORTJ = 0xFF;
     7c4:	8f ef       	ldi	r24, 0xFF	; 255
     7c6:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     7ca:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     7cc:	ff 91       	pop	r31
     7ce:	ef 91       	pop	r30
     7d0:	bf 91       	pop	r27
     7d2:	af 91       	pop	r26
     7d4:	9f 91       	pop	r25
     7d6:	8f 91       	pop	r24
     7d8:	7f 91       	pop	r23
     7da:	6f 91       	pop	r22
     7dc:	5f 91       	pop	r21
     7de:	4f 91       	pop	r20
     7e0:	3f 91       	pop	r19
     7e2:	2f 91       	pop	r18
     7e4:	1f 91       	pop	r17
     7e6:	0f 90       	pop	r0
     7e8:	0b be       	out	0x3b, r0	; 59
     7ea:	0f 90       	pop	r0
     7ec:	0f be       	out	0x3f, r0	; 63
     7ee:	0f 90       	pop	r0
     7f0:	1f 90       	pop	r1
     7f2:	18 95       	reti

000007f4 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     7f4:	80 91 6f 03 	lds	r24, 0x036F
     7f8:	90 91 70 03 	lds	r25, 0x0370
     7fc:	84 5a       	subi	r24, 0xA4	; 164
     7fe:	91 40       	sbci	r25, 0x01	; 1
     800:	b4 f0       	brlt	.+44     	; 0x82e <cliffDetected+0x3a>
     802:	80 91 71 03 	lds	r24, 0x0371
     806:	90 91 72 03 	lds	r25, 0x0372
     80a:	84 5a       	subi	r24, 0xA4	; 164
     80c:	91 40       	sbci	r25, 0x01	; 1
     80e:	7c f0       	brlt	.+30     	; 0x82e <cliffDetected+0x3a>
     810:	80 91 73 03 	lds	r24, 0x0373
     814:	90 91 74 03 	lds	r25, 0x0374
     818:	84 5a       	subi	r24, 0xA4	; 164
     81a:	91 40       	sbci	r25, 0x01	; 1
     81c:	44 f0       	brlt	.+16     	; 0x82e <cliffDetected+0x3a>
     81e:	20 e0       	ldi	r18, 0x00	; 0
     820:	80 91 75 03 	lds	r24, 0x0375
     824:	90 91 76 03 	lds	r25, 0x0376
     828:	84 5a       	subi	r24, 0xA4	; 164
     82a:	91 40       	sbci	r25, 0x01	; 1
     82c:	0c f4       	brge	.+2      	; 0x830 <cliffDetected+0x3c>
     82e:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     830:	82 2f       	mov	r24, r18
     832:	08 95       	ret

00000834 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	80 93 3e 05 	sts	0x053E, r24
}
     83a:	08 95       	ret

0000083c <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     83c:	10 92 3e 05 	sts	0x053E, r1
}
     840:	08 95       	ret

00000842 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     842:	81 e0       	ldi	r24, 0x01	; 1
     844:	80 93 3f 05 	sts	0x053F, r24
}
     848:	08 95       	ret

0000084a <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     84a:	10 92 3f 05 	sts	0x053F, r1
}
     84e:	08 95       	ret

00000850 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     850:	2f 92       	push	r2
     852:	3f 92       	push	r3
     854:	4f 92       	push	r4
     856:	5f 92       	push	r5
     858:	6f 92       	push	r6
     85a:	7f 92       	push	r7
     85c:	8f 92       	push	r8
     85e:	9f 92       	push	r9
     860:	af 92       	push	r10
     862:	bf 92       	push	r11
     864:	cf 92       	push	r12
     866:	df 92       	push	r13
     868:	ef 92       	push	r14
     86a:	ff 92       	push	r15
     86c:	0f 93       	push	r16
     86e:	1f 93       	push	r17
     870:	df 93       	push	r29
     872:	cf 93       	push	r28
     874:	cd b7       	in	r28, 0x3d	; 61
     876:	de b7       	in	r29, 0x3e	; 62
     878:	2a 97       	sbiw	r28, 0x0a	; 10
     87a:	0f b6       	in	r0, 0x3f	; 63
     87c:	f8 94       	cli
     87e:	de bf       	out	0x3e, r29	; 62
     880:	0f be       	out	0x3f, r0	; 63
     882:	cd bf       	out	0x3d, r28	; 61
     884:	98 87       	std	Y+8, r25	; 0x08
     886:	8f 83       	std	Y+7, r24	; 0x07
     888:	7a 87       	std	Y+10, r23	; 0x0a
     88a:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     88c:	dc 01       	movw	r26, r24
     88e:	0d 90       	ld	r0, X+
     890:	bc 91       	ld	r27, X
     892:	a0 2d       	mov	r26, r0
     894:	bc 83       	std	Y+4, r27	; 0x04
     896:	ab 83       	std	Y+3, r26	; 0x03
     898:	fb 01       	movw	r30, r22
     89a:	01 90       	ld	r0, Z+
     89c:	f0 81       	ld	r31, Z
     89e:	e0 2d       	mov	r30, r0
     8a0:	fa 83       	std	Y+2, r31	; 0x02
     8a2:	e9 83       	std	Y+1, r30	; 0x01
     8a4:	e7 ec       	ldi	r30, 0xC7	; 199
     8a6:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     8a8:	80 81       	ld	r24, Z
     8aa:	91 81       	ldd	r25, Z+1	; 0x01
     8ac:	05 97       	sbiw	r24, 0x05	; 5
     8ae:	14 f4       	brge	.+4      	; 0x8b4 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     8b0:	11 82       	std	Z+1, r1	; 0x01
     8b2:	10 82       	st	Z, r1
     8b4:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     8b6:	23 e0       	ldi	r18, 0x03	; 3
     8b8:	e7 3d       	cpi	r30, 0xD7	; 215
     8ba:	f2 07       	cpc	r31, r18
     8bc:	a9 f7       	brne	.-22     	; 0x8a8 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     8be:	a0 90 c7 03 	lds	r10, 0x03C7
     8c2:	b0 90 c8 03 	lds	r11, 0x03C8
     8c6:	b0 94       	com	r11
     8c8:	a1 94       	neg	r10
     8ca:	b1 08       	sbc	r11, r1
     8cc:	b3 94       	inc	r11
     8ce:	52 ef       	ldi	r21, 0xF2	; 242
     8d0:	65 2e       	mov	r6, r21
     8d2:	5f ef       	ldi	r21, 0xFF	; 255
     8d4:	75 2e       	mov	r7, r21
     8d6:	6e 0e       	add	r6, r30
     8d8:	7f 1e       	adc	r7, r31
     8da:	d3 01       	movw	r26, r6
     8dc:	8d 90       	ld	r8, X+
     8de:	9c 90       	ld	r9, X
     8e0:	95 94       	asr	r9
     8e2:	87 94       	ror	r8
     8e4:	ad ec       	ldi	r26, 0xCD	; 205
     8e6:	b3 e0       	ldi	r27, 0x03	; 3
     8e8:	cd 90       	ld	r12, X+
     8ea:	dc 90       	ld	r13, X
     8ec:	d5 94       	asr	r13
     8ee:	c7 94       	ror	r12
     8f0:	20 91 cf 03 	lds	r18, 0x03CF
     8f4:	30 91 d0 03 	lds	r19, 0x03D0
     8f8:	3e 83       	std	Y+6, r19	; 0x06
     8fa:	2d 83       	std	Y+5, r18	; 0x05
     8fc:	2a ef       	ldi	r18, 0xFA	; 250
     8fe:	22 2e       	mov	r2, r18
     900:	2f ef       	ldi	r18, 0xFF	; 255
     902:	32 2e       	mov	r3, r18
     904:	2e 0e       	add	r2, r30
     906:	3f 1e       	adc	r3, r31
     908:	d1 01       	movw	r26, r2
     90a:	ed 90       	ld	r14, X+
     90c:	fc 90       	ld	r15, X
     90e:	f5 94       	asr	r15
     910:	e7 94       	ror	r14
     912:	12 91       	ld	r17, -Z
     914:	02 91       	ld	r16, -Z
     916:	2f 01       	movw	r4, r30
     918:	15 95       	asr	r17
     91a:	07 95       	ror	r16
     91c:	0e 94 55 22 	call	0x44aa	; 0x44aa <rand>
     920:	2d 81       	ldd	r18, Y+5	; 0x05
     922:	3e 81       	ldd	r19, Y+6	; 0x06
     924:	2e 51       	subi	r18, 0x1E	; 30
     926:	30 40       	sbci	r19, 0x00	; 0
     928:	2a 0d       	add	r18, r10
     92a:	3b 1d       	adc	r19, r11
     92c:	2c 0d       	add	r18, r12
     92e:	3d 1d       	adc	r19, r13
     930:	2e 0d       	add	r18, r14
     932:	3f 1d       	adc	r19, r15
     934:	20 1b       	sub	r18, r16
     936:	31 0b       	sbc	r19, r17
     938:	28 19       	sub	r18, r8
     93a:	39 09       	sbc	r19, r9
     93c:	6c e3       	ldi	r22, 0x3C	; 60
     93e:	70 e0       	ldi	r23, 0x00	; 0
     940:	0e 94 b0 21 	call	0x4360	; 0x4360 <__divmodhi4>
     944:	28 0f       	add	r18, r24
     946:	39 1f       	adc	r19, r25
     948:	3e 83       	std	Y+6, r19	; 0x06
     94a:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     94c:	d3 01       	movw	r26, r6
     94e:	6d 90       	ld	r6, X+
     950:	7c 90       	ld	r7, X
     952:	75 94       	asr	r7
     954:	67 94       	ror	r6
     956:	c0 90 cb 03 	lds	r12, 0x03CB
     95a:	d0 90 cc 03 	lds	r13, 0x03CC
     95e:	d5 94       	asr	r13
     960:	c7 94       	ror	r12
     962:	d5 94       	asr	r13
     964:	c7 94       	ror	r12
     966:	ed ec       	ldi	r30, 0xCD	; 205
     968:	f3 e0       	ldi	r31, 0x03	; 3
     96a:	a0 80       	ld	r10, Z
     96c:	b1 80       	ldd	r11, Z+1	; 0x01
     96e:	b5 94       	asr	r11
     970:	a7 94       	ror	r10
     972:	d1 01       	movw	r26, r2
     974:	8d 90       	ld	r8, X+
     976:	9c 90       	ld	r9, X
     978:	95 94       	asr	r9
     97a:	87 94       	ror	r8
     97c:	00 91 d3 03 	lds	r16, 0x03D3
     980:	10 91 d4 03 	lds	r17, 0x03D4
     984:	15 95       	asr	r17
     986:	07 95       	ror	r16
     988:	15 95       	asr	r17
     98a:	07 95       	ror	r16
     98c:	f2 01       	movw	r30, r4
     98e:	e0 80       	ld	r14, Z
     990:	f1 80       	ldd	r15, Z+1	; 0x01
     992:	f5 94       	asr	r15
     994:	e7 94       	ror	r14
     996:	0e 94 55 22 	call	0x44aa	; 0x44aa <rand>
     99a:	c6 0c       	add	r12, r6
     99c:	d7 1c       	adc	r13, r7
     99e:	22 ee       	ldi	r18, 0xE2	; 226
     9a0:	3f ef       	ldi	r19, 0xFF	; 255
     9a2:	c2 0e       	add	r12, r18
     9a4:	d3 1e       	adc	r13, r19
     9a6:	ca 0c       	add	r12, r10
     9a8:	db 1c       	adc	r13, r11
     9aa:	c0 1a       	sub	r12, r16
     9ac:	d1 0a       	sbc	r13, r17
     9ae:	c8 18       	sub	r12, r8
     9b0:	d9 08       	sbc	r13, r9
     9b2:	ce 18       	sub	r12, r14
     9b4:	df 08       	sbc	r13, r15
     9b6:	6c e3       	ldi	r22, 0x3C	; 60
     9b8:	70 e0       	ldi	r23, 0x00	; 0
     9ba:	0e 94 b0 21 	call	0x4360	; 0x4360 <__divmodhi4>
     9be:	c8 0e       	add	r12, r24
     9c0:	d9 1e       	adc	r13, r25
     9c2:	8d 81       	ldd	r24, Y+5	; 0x05
     9c4:	9e 81       	ldd	r25, Y+6	; 0x06
     9c6:	9c 01       	movw	r18, r24
     9c8:	44 27       	eor	r20, r20
     9ca:	37 fd       	sbrc	r19, 7
     9cc:	40 95       	com	r20
     9ce:	54 2f       	mov	r21, r20
     9d0:	b6 01       	movw	r22, r12
     9d2:	88 27       	eor	r24, r24
     9d4:	77 fd       	sbrc	r23, 7
     9d6:	80 95       	com	r24
     9d8:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     9da:	ab 81       	ldd	r26, Y+3	; 0x03
     9dc:	bc 81       	ldd	r27, Y+4	; 0x04
     9de:	b7 fd       	sbrc	r27, 7
     9e0:	1b c0       	rjmp	.+54     	; 0xa18 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9e2:	7d 01       	movw	r14, r26
     9e4:	00 27       	eor	r16, r16
     9e6:	f7 fc       	sbrc	r15, 7
     9e8:	00 95       	com	r16
     9ea:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	48 0b       	sbc	r20, r24
     9f2:	59 0b       	sbc	r21, r25
     9f4:	ca 01       	movw	r24, r20
     9f6:	b9 01       	movw	r22, r18
     9f8:	a8 01       	movw	r20, r16
     9fa:	97 01       	movw	r18, r14
     9fc:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
     a00:	57 e0       	ldi	r21, 0x07	; 7
     a02:	95 95       	asr	r25
     a04:	87 95       	ror	r24
     a06:	77 95       	ror	r23
     a08:	67 95       	ror	r22
     a0a:	5a 95       	dec	r21
     a0c:	d1 f7       	brne	.-12     	; 0xa02 <obstacleAvoidance+0x1b2>
     a0e:	e6 0e       	add	r14, r22
     a10:	f7 1e       	adc	r15, r23
     a12:	08 1f       	adc	r16, r24
     a14:	19 1f       	adc	r17, r25
     a16:	1a c0       	rjmp	.+52     	; 0xa4c <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     a18:	a9 81       	ldd	r26, Y+1	; 0x01
     a1a:	ba 81       	ldd	r27, Y+2	; 0x02
     a1c:	7d 01       	movw	r14, r26
     a1e:	00 27       	eor	r16, r16
     a20:	f7 fc       	sbrc	r15, 7
     a22:	00 95       	com	r16
     a24:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     a26:	62 0f       	add	r22, r18
     a28:	73 1f       	adc	r23, r19
     a2a:	84 1f       	adc	r24, r20
     a2c:	95 1f       	adc	r25, r21
     a2e:	a8 01       	movw	r20, r16
     a30:	97 01       	movw	r18, r14
     a32:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
     a36:	47 e0       	ldi	r20, 0x07	; 7
     a38:	95 95       	asr	r25
     a3a:	87 95       	ror	r24
     a3c:	77 95       	ror	r23
     a3e:	67 95       	ror	r22
     a40:	4a 95       	dec	r20
     a42:	d1 f7       	brne	.-12     	; 0xa38 <obstacleAvoidance+0x1e8>
     a44:	e6 1a       	sub	r14, r22
     a46:	f7 0a       	sbc	r15, r23
     a48:	08 0b       	sbc	r16, r24
     a4a:	19 0b       	sbc	r17, r25
     a4c:	ef 81       	ldd	r30, Y+7	; 0x07
     a4e:	f8 85       	ldd	r31, Y+8	; 0x08
     a50:	f1 82       	std	Z+1, r15	; 0x01
     a52:	e0 82       	st	Z, r14
     a54:	8d 81       	ldd	r24, Y+5	; 0x05
     a56:	9e 81       	ldd	r25, Y+6	; 0x06
     a58:	9c 01       	movw	r18, r24
     a5a:	44 27       	eor	r20, r20
     a5c:	37 fd       	sbrc	r19, 7
     a5e:	40 95       	com	r20
     a60:	54 2f       	mov	r21, r20
     a62:	b6 01       	movw	r22, r12
     a64:	88 27       	eor	r24, r24
     a66:	77 fd       	sbrc	r23, 7
     a68:	80 95       	com	r24
     a6a:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     a6c:	a9 81       	ldd	r26, Y+1	; 0x01
     a6e:	ba 81       	ldd	r27, Y+2	; 0x02
     a70:	b7 fd       	sbrc	r27, 7
     a72:	19 c0       	rjmp	.+50     	; 0xaa6 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     a74:	7d 01       	movw	r14, r26
     a76:	00 27       	eor	r16, r16
     a78:	f7 fc       	sbrc	r15, 7
     a7a:	00 95       	com	r16
     a7c:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a7e:	62 0f       	add	r22, r18
     a80:	73 1f       	adc	r23, r19
     a82:	84 1f       	adc	r24, r20
     a84:	95 1f       	adc	r25, r21
     a86:	a8 01       	movw	r20, r16
     a88:	97 01       	movw	r18, r14
     a8a:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
     a8e:	37 e0       	ldi	r19, 0x07	; 7
     a90:	95 95       	asr	r25
     a92:	87 95       	ror	r24
     a94:	77 95       	ror	r23
     a96:	67 95       	ror	r22
     a98:	3a 95       	dec	r19
     a9a:	d1 f7       	brne	.-12     	; 0xa90 <obstacleAvoidance+0x240>
     a9c:	e6 0e       	add	r14, r22
     a9e:	f7 1e       	adc	r15, r23
     aa0:	08 1f       	adc	r16, r24
     aa2:	19 1f       	adc	r17, r25
     aa4:	1c c0       	rjmp	.+56     	; 0xade <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     aa6:	ab 81       	ldd	r26, Y+3	; 0x03
     aa8:	bc 81       	ldd	r27, Y+4	; 0x04
     aaa:	7d 01       	movw	r14, r26
     aac:	00 27       	eor	r16, r16
     aae:	f7 fc       	sbrc	r15, 7
     ab0:	00 95       	com	r16
     ab2:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     ab4:	26 1b       	sub	r18, r22
     ab6:	37 0b       	sbc	r19, r23
     ab8:	48 0b       	sbc	r20, r24
     aba:	59 0b       	sbc	r21, r25
     abc:	ca 01       	movw	r24, r20
     abe:	b9 01       	movw	r22, r18
     ac0:	a8 01       	movw	r20, r16
     ac2:	97 01       	movw	r18, r14
     ac4:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
     ac8:	27 e0       	ldi	r18, 0x07	; 7
     aca:	95 95       	asr	r25
     acc:	87 95       	ror	r24
     ace:	77 95       	ror	r23
     ad0:	67 95       	ror	r22
     ad2:	2a 95       	dec	r18
     ad4:	d1 f7       	brne	.-12     	; 0xaca <obstacleAvoidance+0x27a>
     ad6:	e6 1a       	sub	r14, r22
     ad8:	f7 0a       	sbc	r15, r23
     ada:	08 0b       	sbc	r16, r24
     adc:	19 0b       	sbc	r17, r25
     ade:	e9 85       	ldd	r30, Y+9	; 0x09
     ae0:	fa 85       	ldd	r31, Y+10	; 0x0a
     ae2:	f1 82       	std	Z+1, r15	; 0x01
     ae4:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     ae6:	a9 85       	ldd	r26, Y+9	; 0x09
     ae8:	ba 85       	ldd	r27, Y+10	; 0x0a
     aea:	8d 91       	ld	r24, X+
     aec:	9c 91       	ld	r25, X
     aee:	81 50       	subi	r24, 0x01	; 1
     af0:	92 40       	sbci	r25, 0x02	; 2
     af2:	34 f0       	brlt	.+12     	; 0xb00 <obstacleAvoidance+0x2b0>
     af4:	80 e0       	ldi	r24, 0x00	; 0
     af6:	92 e0       	ldi	r25, 0x02	; 2
     af8:	e9 85       	ldd	r30, Y+9	; 0x09
     afa:	fa 85       	ldd	r31, Y+10	; 0x0a
     afc:	91 83       	std	Z+1, r25	; 0x01
     afe:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     b00:	af 81       	ldd	r26, Y+7	; 0x07
     b02:	b8 85       	ldd	r27, Y+8	; 0x08
     b04:	8d 91       	ld	r24, X+
     b06:	9c 91       	ld	r25, X
     b08:	81 50       	subi	r24, 0x01	; 1
     b0a:	92 40       	sbci	r25, 0x02	; 2
     b0c:	34 f0       	brlt	.+12     	; 0xb1a <obstacleAvoidance+0x2ca>
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	92 e0       	ldi	r25, 0x02	; 2
     b12:	ef 81       	ldd	r30, Y+7	; 0x07
     b14:	f8 85       	ldd	r31, Y+8	; 0x08
     b16:	91 83       	std	Z+1, r25	; 0x01
     b18:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     b1a:	a9 85       	ldd	r26, Y+9	; 0x09
     b1c:	ba 85       	ldd	r27, Y+10	; 0x0a
     b1e:	8d 91       	ld	r24, X+
     b20:	9c 91       	ld	r25, X
     b22:	80 50       	subi	r24, 0x00	; 0
     b24:	9e 4f       	sbci	r25, 0xFE	; 254
     b26:	34 f4       	brge	.+12     	; 0xb34 <obstacleAvoidance+0x2e4>
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	9e ef       	ldi	r25, 0xFE	; 254
     b2c:	e9 85       	ldd	r30, Y+9	; 0x09
     b2e:	fa 85       	ldd	r31, Y+10	; 0x0a
     b30:	91 83       	std	Z+1, r25	; 0x01
     b32:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     b34:	af 81       	ldd	r26, Y+7	; 0x07
     b36:	b8 85       	ldd	r27, Y+8	; 0x08
     b38:	8d 91       	ld	r24, X+
     b3a:	9c 91       	ld	r25, X
     b3c:	80 50       	subi	r24, 0x00	; 0
     b3e:	9e 4f       	sbci	r25, 0xFE	; 254
     b40:	34 f4       	brge	.+12     	; 0xb4e <obstacleAvoidance+0x2fe>
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	9e ef       	ldi	r25, 0xFE	; 254
     b46:	ef 81       	ldd	r30, Y+7	; 0x07
     b48:	f8 85       	ldd	r31, Y+8	; 0x08
     b4a:	91 83       	std	Z+1, r25	; 0x01
     b4c:	80 83       	st	Z, r24

}
     b4e:	2a 96       	adiw	r28, 0x0a	; 10
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	cf 91       	pop	r28
     b5c:	df 91       	pop	r29
     b5e:	1f 91       	pop	r17
     b60:	0f 91       	pop	r16
     b62:	ff 90       	pop	r15
     b64:	ef 90       	pop	r14
     b66:	df 90       	pop	r13
     b68:	cf 90       	pop	r12
     b6a:	bf 90       	pop	r11
     b6c:	af 90       	pop	r10
     b6e:	9f 90       	pop	r9
     b70:	8f 90       	pop	r8
     b72:	7f 90       	pop	r7
     b74:	6f 90       	pop	r6
     b76:	5f 90       	pop	r5
     b78:	4f 90       	pop	r4
     b7a:	3f 90       	pop	r3
     b7c:	2f 90       	pop	r2
     b7e:	08 95       	ret

00000b80 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     b80:	80 91 94 00 	lds	r24, 0x0094
     b84:	90 91 95 00 	lds	r25, 0x0095
     b88:	0e 94 5a 22 	call	0x44b4	; 0x44b4 <srand>

}
     b8c:	08 95       	ret

00000b8e <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     b8e:	cf 93       	push	r28
     b90:	df 93       	push	r29

	PCICR = 0;
     b92:	e8 e6       	ldi	r30, 0x68	; 104
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	10 82       	st	Z, r1
	PCMSK1 = 0;
     b98:	ac e6       	ldi	r26, 0x6C	; 108
     b9a:	b0 e0       	ldi	r27, 0x00	; 0
     b9c:	1c 92       	st	X, r1
	TCCR2A = 0;
     b9e:	20 eb       	ldi	r18, 0xB0	; 176
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	e9 01       	movw	r28, r18
     ba4:	18 82       	st	Y, r1
	TCCR2B = 0;
     ba6:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     baa:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     bae:	80 81       	ld	r24, Z
     bb0:	82 60       	ori	r24, 0x02	; 2
     bb2:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     bb4:	8c 91       	ld	r24, X
     bb6:	80 68       	ori	r24, 0x80	; 128
     bb8:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     bba:	88 81       	ld	r24, Y
     bbc:	82 60       	ori	r24, 0x02	; 2
     bbe:	88 83       	st	Y, r24

}
     bc0:	df 91       	pop	r29
     bc2:	cf 91       	pop	r28
     bc4:	08 95       	ret

00000bc6 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     bc6:	1f 92       	push	r1
     bc8:	0f 92       	push	r0
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	0f 92       	push	r0
     bce:	11 24       	eor	r1, r1
     bd0:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     bd2:	80 91 11 02 	lds	r24, 0x0211
     bd6:	88 23       	and	r24, r24
     bd8:	21 f1       	breq	.+72     	; 0xc22 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     bda:	80 91 03 01 	lds	r24, 0x0103
     bde:	86 fd       	sbrc	r24, 6
     be0:	20 c0       	rjmp	.+64     	; 0xc22 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     be2:	80 91 68 00 	lds	r24, 0x0068
     be6:	8d 7f       	andi	r24, 0xFD	; 253
     be8:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     bec:	80 91 6c 00 	lds	r24, 0x006C
     bf0:	8f 77       	andi	r24, 0x7F	; 127
     bf2:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     bf6:	81 e0       	ldi	r24, 0x01	; 1
     bf8:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     bfc:	8d e0       	ldi	r24, 0x0D	; 13
     bfe:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     c02:	80 91 b1 00 	lds	r24, 0x00B1
     c06:	86 60       	ori	r24, 0x06	; 6
     c08:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     c0c:	80 91 70 00 	lds	r24, 0x0070
     c10:	82 60       	ori	r24, 0x02	; 2
     c12:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     c16:	10 92 26 03 	sts	0x0326, r1
     c1a:	10 92 27 03 	sts	0x0327, r1
     c1e:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     c22:	8f 91       	pop	r24
     c24:	0f 90       	pop	r0
     c26:	0f be       	out	0x3f, r0	; 63
     c28:	0f 90       	pop	r0
     c2a:	1f 90       	pop	r1
     c2c:	18 95       	reti

00000c2e <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     c2e:	1f 92       	push	r1
     c30:	0f 92       	push	r0
     c32:	0f b6       	in	r0, 0x3f	; 63
     c34:	0f 92       	push	r0
     c36:	11 24       	eor	r1, r1
     c38:	2f 93       	push	r18
     c3a:	3f 93       	push	r19
     c3c:	4f 93       	push	r20
     c3e:	5f 93       	push	r21
     c40:	8f 93       	push	r24
     c42:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     c44:	80 91 b1 00 	lds	r24, 0x00B1
     c48:	88 7f       	andi	r24, 0xF8	; 248
     c4a:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     c4e:	80 91 12 02 	lds	r24, 0x0212
     c52:	88 23       	and	r24, r24
     c54:	c9 f0       	breq	.+50     	; 0xc88 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     c56:	80 91 03 01 	lds	r24, 0x0103
     c5a:	86 ff       	sbrs	r24, 6
     c5c:	11 c0       	rjmp	.+34     	; 0xc80 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c5e:	80 91 68 00 	lds	r24, 0x0068
     c62:	82 60       	ori	r24, 0x02	; 2
     c64:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c68:	80 91 6c 00 	lds	r24, 0x006C
     c6c:	80 68       	ori	r24, 0x80	; 128
     c6e:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     c72:	8f ef       	ldi	r24, 0xFF	; 255
     c74:	9f ef       	ldi	r25, 0xFF	; 255
     c76:	90 93 02 02 	sts	0x0202, r25
     c7a:	80 93 01 02 	sts	0x0201, r24
     c7e:	c8 c0       	rjmp	.+400    	; 0xe10 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     c80:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     c84:	83 e3       	ldi	r24, 0x33	; 51
     c86:	3f c0       	rjmp	.+126    	; 0xd06 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     c88:	40 91 01 02 	lds	r20, 0x0201
     c8c:	50 91 02 02 	lds	r21, 0x0202
     c90:	2f ef       	ldi	r18, 0xFF	; 255
     c92:	4f 3f       	cpi	r20, 0xFF	; 255
     c94:	52 07       	cpc	r21, r18
     c96:	39 f5       	brne	.+78     	; 0xce6 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     c98:	80 91 03 01 	lds	r24, 0x0103
     c9c:	86 ff       	sbrs	r24, 6
     c9e:	0b c0       	rjmp	.+22     	; 0xcb6 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     ca0:	80 91 68 00 	lds	r24, 0x0068
     ca4:	82 60       	ori	r24, 0x02	; 2
     ca6:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     caa:	80 91 6c 00 	lds	r24, 0x006C
     cae:	80 68       	ori	r24, 0x80	; 128
     cb0:	80 93 6c 00 	sts	0x006C, r24
     cb4:	ad c0       	rjmp	.+346    	; 0xe10 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     cb6:	8c e1       	ldi	r24, 0x1C	; 28
     cb8:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     cbc:	80 91 b1 00 	lds	r24, 0x00B1
     cc0:	86 60       	ori	r24, 0x06	; 6
     cc2:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     cc6:	80 91 70 00 	lds	r24, 0x0070
     cca:	82 60       	ori	r24, 0x02	; 2
     ccc:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     cd0:	10 92 26 03 	sts	0x0326, r1
     cd4:	10 92 27 03 	sts	0x0327, r1
     cd8:	10 92 28 03 	sts	0x0328, r1
					i=0;
     cdc:	10 92 02 02 	sts	0x0202, r1
     ce0:	10 92 01 02 	sts	0x0201, r1
     ce4:	95 c0       	rjmp	.+298    	; 0xe10 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     ce6:	41 30       	cpi	r20, 0x01	; 1
     ce8:	51 05       	cpc	r21, r1
     cea:	d1 f4       	brne	.+52     	; 0xd20 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     cec:	80 91 03 01 	lds	r24, 0x0103
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	80 74       	andi	r24, 0x40	; 64
     cf4:	90 70       	andi	r25, 0x00	; 0
     cf6:	26 e0       	ldi	r18, 0x06	; 6
     cf8:	95 95       	asr	r25
     cfa:	87 95       	ror	r24
     cfc:	2a 95       	dec	r18
     cfe:	e1 f7       	brne	.-8      	; 0xcf8 <__vector_13+0xca>
     d00:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     d04:	86 e3       	ldi	r24, 0x36	; 54
     d06:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     d0a:	80 91 b1 00 	lds	r24, 0x00B1
     d0e:	86 60       	ori	r24, 0x06	; 6
     d10:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     d14:	80 91 70 00 	lds	r24, 0x0070
     d18:	82 60       	ori	r24, 0x02	; 2
     d1a:	80 93 70 00 	sts	0x0070, r24
     d1e:	78 c0       	rjmp	.+240    	; 0xe10 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     d20:	ca 01       	movw	r24, r20
     d22:	02 97       	sbiw	r24, 0x02	; 2
     d24:	05 97       	sbiw	r24, 0x05	; 5
     d26:	30 f5       	brcc	.+76     	; 0xd74 <__vector_13+0x146>
		
				OCR2A = 54;
     d28:	86 e3       	ldi	r24, 0x36	; 54
     d2a:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     d2e:	80 91 b1 00 	lds	r24, 0x00B1
     d32:	86 60       	ori	r24, 0x06	; 6
     d34:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d38:	80 91 70 00 	lds	r24, 0x0070
     d3c:	82 60       	ori	r24, 0x02	; 2
     d3e:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d42:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     d46:	30 e0       	ldi	r19, 0x00	; 0
     d48:	20 74       	andi	r18, 0x40	; 64
     d4a:	30 70       	andi	r19, 0x00	; 0
     d4c:	96 e0       	ldi	r25, 0x06	; 6
     d4e:	36 95       	lsr	r19
     d50:	27 95       	ror	r18
     d52:	9a 95       	dec	r25
     d54:	e1 f7       	brne	.-8      	; 0xd4e <__vector_13+0x120>
     d56:	86 e0       	ldi	r24, 0x06	; 6
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	84 1b       	sub	r24, r20
     d5c:	95 0b       	sbc	r25, r21
     d5e:	02 c0       	rjmp	.+4      	; 0xd64 <__vector_13+0x136>
     d60:	22 0f       	add	r18, r18
     d62:	33 1f       	adc	r19, r19
     d64:	8a 95       	dec	r24
     d66:	e2 f7       	brpl	.-8      	; 0xd60 <__vector_13+0x132>
				address_temp += temp;
     d68:	80 91 27 03 	lds	r24, 0x0327
     d6c:	82 0f       	add	r24, r18
     d6e:	80 93 27 03 	sts	0x0327, r24
     d72:	4e c0       	rjmp	.+156    	; 0xe10 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     d74:	ca 01       	movw	r24, r20
     d76:	07 97       	sbiw	r24, 0x07	; 7
     d78:	06 97       	sbiw	r24, 0x06	; 6
     d7a:	30 f5       	brcc	.+76     	; 0xdc8 <__vector_13+0x19a>

				OCR2A = 54;
     d7c:	86 e3       	ldi	r24, 0x36	; 54
     d7e:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     d82:	80 91 b1 00 	lds	r24, 0x00B1
     d86:	86 60       	ori	r24, 0x06	; 6
     d88:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d8c:	80 91 70 00 	lds	r24, 0x0070
     d90:	82 60       	ori	r24, 0x02	; 2
     d92:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d96:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	20 74       	andi	r18, 0x40	; 64
     d9e:	30 70       	andi	r19, 0x00	; 0
     da0:	86 e0       	ldi	r24, 0x06	; 6
     da2:	36 95       	lsr	r19
     da4:	27 95       	ror	r18
     da6:	8a 95       	dec	r24
     da8:	e1 f7       	brne	.-8      	; 0xda2 <__vector_13+0x174>
     daa:	8c e0       	ldi	r24, 0x0C	; 12
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	84 1b       	sub	r24, r20
     db0:	95 0b       	sbc	r25, r21
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <__vector_13+0x18a>
     db4:	22 0f       	add	r18, r18
     db6:	33 1f       	adc	r19, r19
     db8:	8a 95       	dec	r24
     dba:	e2 f7       	brpl	.-8      	; 0xdb4 <__vector_13+0x186>
				data_temp += temp;
     dbc:	80 91 26 03 	lds	r24, 0x0326
     dc0:	82 0f       	add	r24, r18
     dc2:	80 93 26 03 	sts	0x0326, r24
     dc6:	24 c0       	rjmp	.+72     	; 0xe10 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     dc8:	4d 30       	cpi	r20, 0x0D	; 13
     dca:	51 05       	cpc	r21, r1
     dcc:	09 f5       	brne	.+66     	; 0xe10 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     dce:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     dd2:	80 91 68 00 	lds	r24, 0x0068
     dd6:	82 60       	ori	r24, 0x02	; 2
     dd8:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     ddc:	80 91 6c 00 	lds	r24, 0x006C
     de0:	80 68       	ori	r24, 0x80	; 128
     de2:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     de6:	8f ef       	ldi	r24, 0xFF	; 255
     de8:	9f ef       	ldi	r25, 0xFF	; 255
     dea:	90 93 02 02 	sts	0x0202, r25
     dee:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     df2:	80 91 28 03 	lds	r24, 0x0328
     df6:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     dfa:	80 91 27 03 	lds	r24, 0x0327
     dfe:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     e02:	80 91 26 03 	lds	r24, 0x0326
     e06:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     e0a:	81 e0       	ldi	r24, 0x01	; 1
     e0c:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     e10:	80 91 01 02 	lds	r24, 0x0201
     e14:	90 91 02 02 	lds	r25, 0x0202
     e18:	2f ef       	ldi	r18, 0xFF	; 255
     e1a:	8f 3f       	cpi	r24, 0xFF	; 255
     e1c:	92 07       	cpc	r25, r18
     e1e:	29 f0       	breq	.+10     	; 0xe2a <__vector_13+0x1fc>

			i++;
     e20:	01 96       	adiw	r24, 0x01	; 1
     e22:	90 93 02 02 	sts	0x0202, r25
     e26:	80 93 01 02 	sts	0x0201, r24

		}

}
     e2a:	9f 91       	pop	r25
     e2c:	8f 91       	pop	r24
     e2e:	5f 91       	pop	r21
     e30:	4f 91       	pop	r20
     e32:	3f 91       	pop	r19
     e34:	2f 91       	pop	r18
     e36:	0f 90       	pop	r0
     e38:	0f be       	out	0x3f, r0	; 63
     e3a:	0f 90       	pop	r0
     e3c:	1f 90       	pop	r1
     e3e:	18 95       	reti

00000e40 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     e40:	80 91 00 02 	lds	r24, 0x0200
     e44:	08 95       	ret

00000e46 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     e46:	80 91 24 03 	lds	r24, 0x0324
     e4a:	08 95       	ret

00000e4c <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     e4c:	80 91 25 03 	lds	r24, 0x0325
     e50:	08 95       	ret

00000e52 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     e52:	80 91 11 02 	lds	r24, 0x0211
     e56:	88 23       	and	r24, r24
     e58:	09 f4       	brne	.+2      	; 0xe5c <handleIRRemoteCommands+0xa>
     e5a:	ae c1       	rjmp	.+860    	; 0x11b8 <handleIRRemoteCommands+0x366>

		if(command_received) {
     e5c:	80 91 17 05 	lds	r24, 0x0517
     e60:	88 23       	and	r24, r24
     e62:	09 f4       	brne	.+2      	; 0xe66 <handleIRRemoteCommands+0x14>
     e64:	a9 c1       	rjmp	.+850    	; 0x11b8 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     e66:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     e6a:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     e6e:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     e72:	e8 2f       	mov	r30, r24
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	e5 33       	cpi	r30, 0x35	; 53
     e78:	f1 05       	cpc	r31, r1
     e7a:	08 f0       	brcs	.+2      	; 0xe7e <handleIRRemoteCommands+0x2c>
     e7c:	67 c1       	rjmp	.+718    	; 0x114c <handleIRRemoteCommands+0x2fa>
     e7e:	ee 58       	subi	r30, 0x8E	; 142
     e80:	ff 4f       	sbci	r31, 0xFF	; 255
     e82:	ee 0f       	add	r30, r30
     e84:	ff 1f       	adc	r31, r31
     e86:	05 90       	lpm	r0, Z+
     e88:	f4 91       	lpm	r31, Z+
     e8a:	e0 2d       	mov	r30, r0
     e8c:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     e8e:	10 92 f8 03 	sts	0x03F8, r1
     e92:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     e96:	10 92 fa 03 	sts	0x03FA, r1
     e9a:	10 92 f9 03 	sts	0x03F9, r1
     e9e:	56 c1       	rjmp	.+684    	; 0x114c <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     ea0:	20 91 f7 03 	lds	r18, 0x03F7
     ea4:	30 91 f8 03 	lds	r19, 0x03F8
     ea8:	80 91 f9 03 	lds	r24, 0x03F9
     eac:	90 91 fa 03 	lds	r25, 0x03FA
     eb0:	82 17       	cp	r24, r18
     eb2:	93 07       	cpc	r25, r19
     eb4:	2c f4       	brge	.+10     	; 0xec0 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     eb6:	30 93 fa 03 	sts	0x03FA, r19
     eba:	20 93 f9 03 	sts	0x03F9, r18
     ebe:	04 c0       	rjmp	.+8      	; 0xec8 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     ec0:	90 93 f8 03 	sts	0x03F8, r25
     ec4:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     ec8:	80 91 f7 03 	lds	r24, 0x03F7
     ecc:	90 91 f8 03 	lds	r25, 0x03F8
     ed0:	4e 96       	adiw	r24, 0x1e	; 30
     ed2:	90 93 f8 03 	sts	0x03F8, r25
     ed6:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     eda:	20 91 f9 03 	lds	r18, 0x03F9
     ede:	30 91 fa 03 	lds	r19, 0x03FA
     ee2:	22 5e       	subi	r18, 0xE2	; 226
     ee4:	3f 4f       	sbci	r19, 0xFF	; 255
     ee6:	30 93 fa 03 	sts	0x03FA, r19
     eea:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     eee:	81 50       	subi	r24, 0x01	; 1
     ef0:	92 40       	sbci	r25, 0x02	; 2
     ef2:	0c f4       	brge	.+2      	; 0xef6 <handleIRRemoteCommands+0xa4>
     ef4:	5e c0       	rjmp	.+188    	; 0xfb2 <handleIRRemoteCommands+0x160>
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	92 e0       	ldi	r25, 0x02	; 2
     efa:	57 c0       	rjmp	.+174    	; 0xfaa <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     efc:	20 91 f7 03 	lds	r18, 0x03F7
     f00:	30 91 f8 03 	lds	r19, 0x03F8
     f04:	80 91 f5 03 	lds	r24, 0x03F5
     f08:	90 91 f6 03 	lds	r25, 0x03F6
     f0c:	28 17       	cp	r18, r24
     f0e:	39 07       	cpc	r19, r25
     f10:	2c f4       	brge	.+10     	; 0xf1c <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     f12:	30 93 fa 03 	sts	0x03FA, r19
     f16:	20 93 f9 03 	sts	0x03F9, r18
     f1a:	08 c0       	rjmp	.+16     	; 0xf2c <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     f1c:	80 91 f9 03 	lds	r24, 0x03F9
     f20:	90 91 fa 03 	lds	r25, 0x03FA
     f24:	90 93 f8 03 	sts	0x03F8, r25
     f28:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     f2c:	80 91 f7 03 	lds	r24, 0x03F7
     f30:	90 91 f8 03 	lds	r25, 0x03F8
     f34:	4e 97       	sbiw	r24, 0x1e	; 30
     f36:	90 93 f8 03 	sts	0x03F8, r25
     f3a:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f3e:	20 91 f9 03 	lds	r18, 0x03F9
     f42:	30 91 fa 03 	lds	r19, 0x03FA
     f46:	2e 51       	subi	r18, 0x1E	; 30
     f48:	30 40       	sbci	r19, 0x00	; 0
     f4a:	30 93 fa 03 	sts	0x03FA, r19
     f4e:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     f52:	80 50       	subi	r24, 0x00	; 0
     f54:	9e 4f       	sbci	r25, 0xFE	; 254
     f56:	34 f4       	brge	.+12     	; 0xf64 <handleIRRemoteCommands+0x112>
     f58:	80 e0       	ldi	r24, 0x00	; 0
     f5a:	9e ef       	ldi	r25, 0xFE	; 254
     f5c:	90 93 f8 03 	sts	0x03F8, r25
     f60:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     f64:	20 50       	subi	r18, 0x00	; 0
     f66:	3e 4f       	sbci	r19, 0xFE	; 254
     f68:	0c f0       	brlt	.+2      	; 0xf6c <handleIRRemoteCommands+0x11a>
     f6a:	f0 c0       	rjmp	.+480    	; 0x114c <handleIRRemoteCommands+0x2fa>
     f6c:	80 e0       	ldi	r24, 0x00	; 0
     f6e:	9e ef       	ldi	r25, 0xFE	; 254
     f70:	90 93 fa 03 	sts	0x03FA, r25
     f74:	80 93 f9 03 	sts	0x03F9, r24
     f78:	e9 c0       	rjmp	.+466    	; 0x114c <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     f7a:	80 91 f7 03 	lds	r24, 0x03F7
     f7e:	90 91 f8 03 	lds	r25, 0x03F8
     f82:	4e 97       	sbiw	r24, 0x1e	; 30
     f84:	90 93 f8 03 	sts	0x03F8, r25
     f88:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     f8c:	20 91 f9 03 	lds	r18, 0x03F9
     f90:	30 91 fa 03 	lds	r19, 0x03FA
     f94:	22 5e       	subi	r18, 0xE2	; 226
     f96:	3f 4f       	sbci	r19, 0xFF	; 255
     f98:	30 93 fa 03 	sts	0x03FA, r19
     f9c:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fa0:	80 50       	subi	r24, 0x00	; 0
     fa2:	9e 4f       	sbci	r25, 0xFE	; 254
     fa4:	34 f4       	brge	.+12     	; 0xfb2 <handleIRRemoteCommands+0x160>
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	9e ef       	ldi	r25, 0xFE	; 254
     faa:	90 93 f8 03 	sts	0x03F8, r25
     fae:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     fb2:	21 50       	subi	r18, 0x01	; 1
     fb4:	32 40       	sbci	r19, 0x02	; 2
     fb6:	0c f4       	brge	.+2      	; 0xfba <handleIRRemoteCommands+0x168>
     fb8:	c9 c0       	rjmp	.+402    	; 0x114c <handleIRRemoteCommands+0x2fa>
     fba:	27 c0       	rjmp	.+78     	; 0x100a <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     fbc:	80 91 f7 03 	lds	r24, 0x03F7
     fc0:	90 91 f8 03 	lds	r25, 0x03F8
     fc4:	4e 96       	adiw	r24, 0x1e	; 30
     fc6:	90 93 f8 03 	sts	0x03F8, r25
     fca:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     fce:	20 91 f9 03 	lds	r18, 0x03F9
     fd2:	30 91 fa 03 	lds	r19, 0x03FA
     fd6:	2e 51       	subi	r18, 0x1E	; 30
     fd8:	30 40       	sbci	r19, 0x00	; 0
     fda:	30 93 fa 03 	sts	0x03FA, r19
     fde:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     fe2:	81 50       	subi	r24, 0x01	; 1
     fe4:	92 40       	sbci	r25, 0x02	; 2
     fe6:	0c f4       	brge	.+2      	; 0xfea <handleIRRemoteCommands+0x198>
     fe8:	bd cf       	rjmp	.-134    	; 0xf64 <handleIRRemoteCommands+0x112>
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	92 e0       	ldi	r25, 0x02	; 2
     fee:	b6 cf       	rjmp	.-148    	; 0xf5c <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     ff0:	80 91 f9 03 	lds	r24, 0x03F9
     ff4:	90 91 fa 03 	lds	r25, 0x03FA
     ff8:	4e 96       	adiw	r24, 0x1e	; 30
     ffa:	90 93 fa 03 	sts	0x03FA, r25
     ffe:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1002:	81 50       	subi	r24, 0x01	; 1
    1004:	92 40       	sbci	r25, 0x02	; 2
    1006:	0c f4       	brge	.+2      	; 0x100a <handleIRRemoteCommands+0x1b8>
    1008:	a1 c0       	rjmp	.+322    	; 0x114c <handleIRRemoteCommands+0x2fa>
    100a:	80 e0       	ldi	r24, 0x00	; 0
    100c:	92 e0       	ldi	r25, 0x02	; 2
    100e:	b0 cf       	rjmp	.-160    	; 0xf70 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
    1010:	80 91 f7 03 	lds	r24, 0x03F7
    1014:	90 91 f8 03 	lds	r25, 0x03F8
    1018:	4e 96       	adiw	r24, 0x1e	; 30
    101a:	90 93 f8 03 	sts	0x03F8, r25
    101e:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1022:	81 50       	subi	r24, 0x01	; 1
    1024:	92 40       	sbci	r25, 0x02	; 2
    1026:	0c f4       	brge	.+2      	; 0x102a <handleIRRemoteCommands+0x1d8>
    1028:	91 c0       	rjmp	.+290    	; 0x114c <handleIRRemoteCommands+0x2fa>
    102a:	80 e0       	ldi	r24, 0x00	; 0
    102c:	92 e0       	ldi	r25, 0x02	; 2
    102e:	1d c0       	rjmp	.+58     	; 0x106a <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
    1030:	80 91 f9 03 	lds	r24, 0x03F9
    1034:	90 91 fa 03 	lds	r25, 0x03FA
    1038:	4e 97       	sbiw	r24, 0x1e	; 30
    103a:	90 93 fa 03 	sts	0x03FA, r25
    103e:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1042:	80 50       	subi	r24, 0x00	; 0
    1044:	9e 4f       	sbci	r25, 0xFE	; 254
    1046:	0c f0       	brlt	.+2      	; 0x104a <handleIRRemoteCommands+0x1f8>
    1048:	81 c0       	rjmp	.+258    	; 0x114c <handleIRRemoteCommands+0x2fa>
    104a:	90 cf       	rjmp	.-224    	; 0xf6c <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
    104c:	80 91 f7 03 	lds	r24, 0x03F7
    1050:	90 91 f8 03 	lds	r25, 0x03F8
    1054:	4e 97       	sbiw	r24, 0x1e	; 30
    1056:	90 93 f8 03 	sts	0x03F8, r25
    105a:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    105e:	80 50       	subi	r24, 0x00	; 0
    1060:	9e 4f       	sbci	r25, 0xFE	; 254
    1062:	0c f0       	brlt	.+2      	; 0x1066 <handleIRRemoteCommands+0x214>
    1064:	73 c0       	rjmp	.+230    	; 0x114c <handleIRRemoteCommands+0x2fa>
    1066:	80 e0       	ldi	r24, 0x00	; 0
    1068:	9e ef       	ldi	r25, 0xFE	; 254
    106a:	90 93 f8 03 	sts	0x03F8, r25
    106e:	80 93 f7 03 	sts	0x03F7, r24
    1072:	6c c0       	rjmp	.+216    	; 0x114c <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
    1074:	80 91 18 05 	lds	r24, 0x0518
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	01 96       	adiw	r24, 0x01	; 1
    107c:	65 e0       	ldi	r22, 0x05	; 5
    107e:	70 e0       	ldi	r23, 0x00	; 0
    1080:	0e 94 b0 21 	call	0x4360	; 0x4360 <__divmodhi4>
    1084:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
    1088:	88 23       	and	r24, r24
    108a:	31 f4       	brne	.+12     	; 0x1098 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    108c:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    108e:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    1090:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    1094:	8f ef       	ldi	r24, 0xFF	; 255
    1096:	20 c0       	rjmp	.+64     	; 0x10d8 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    1098:	81 30       	cpi	r24, 0x01	; 1
    109a:	31 f4       	brne	.+12     	; 0x10a8 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    109c:	8f ef       	ldi	r24, 0xFF	; 255
    109e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    10a2:	10 92 0d 02 	sts	0x020D, r1
    10a6:	1a c0       	rjmp	.+52     	; 0x10dc <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    10a8:	82 30       	cpi	r24, 0x02	; 2
    10aa:	41 f4       	brne	.+16     	; 0x10bc <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    10ac:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    10ae:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    10b0:	8f ef       	ldi	r24, 0xFF	; 255
    10b2:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    10b6:	80 93 0d 02 	sts	0x020D, r24
    10ba:	06 c0       	rjmp	.+12     	; 0x10c8 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    10bc:	83 30       	cpi	r24, 0x03	; 3
    10be:	39 f4       	brne	.+14     	; 0x10ce <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    10c0:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    10c4:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    10c8:	10 92 0c 02 	sts	0x020C, r1
    10cc:	09 c0       	rjmp	.+18     	; 0x10e0 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    10ce:	84 30       	cpi	r24, 0x04	; 4
    10d0:	39 f4       	brne	.+14     	; 0x10e0 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    10d2:	8f ef       	ldi	r24, 0xFF	; 255
    10d4:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    10d8:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    10dc:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    10e0:	80 91 0c 02 	lds	r24, 0x020C
    10e4:	0e 94 1a 09 	call	0x1234	; 0x1234 <updateRedLed>
					updateGreenLed(pwm_green);
    10e8:	80 91 0d 02 	lds	r24, 0x020D
    10ec:	0e 94 30 09 	call	0x1260	; 0x1260 <updateGreenLed>
					updateBlueLed(pwm_blue);
    10f0:	80 91 0e 02 	lds	r24, 0x020E
    10f4:	0e 94 46 09 	call	0x128c	; 0x128c <updateBlueLed>
    10f8:	29 c0       	rjmp	.+82     	; 0x114c <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	80 93 3e 05 	sts	0x053E, r24
    1100:	25 c0       	rjmp	.+74     	; 0x114c <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    1102:	10 92 3e 05 	sts	0x053E, r1
    1106:	22 c0       	rjmp	.+68     	; 0x114c <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1108:	80 91 19 05 	lds	r24, 0x0519
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	01 96       	adiw	r24, 0x01	; 1
    1110:	83 70       	andi	r24, 0x03	; 3
    1112:	90 70       	andi	r25, 0x00	; 0
    1114:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1118:	81 30       	cpi	r24, 0x01	; 1
    111a:	61 f0       	breq	.+24     	; 0x1134 <handleIRRemoteCommands+0x2e2>
    111c:	81 30       	cpi	r24, 0x01	; 1
    111e:	28 f0       	brcs	.+10     	; 0x112a <handleIRRemoteCommands+0x2d8>
    1120:	82 30       	cpi	r24, 0x02	; 2
    1122:	59 f0       	breq	.+22     	; 0x113a <handleIRRemoteCommands+0x2e8>
    1124:	83 30       	cpi	r24, 0x03	; 3
    1126:	91 f4       	brne	.+36     	; 0x114c <handleIRRemoteCommands+0x2fa>
    1128:	0c c0       	rjmp	.+24     	; 0x1142 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    112a:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    112e:	10 92 3f 05 	sts	0x053F, r1
    1132:	0c c0       	rjmp	.+24     	; 0x114c <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    1134:	80 93 3e 05 	sts	0x053E, r24
    1138:	fa cf       	rjmp	.-12     	; 0x112e <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    113a:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	03 c0       	rjmp	.+6      	; 0x1148 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1142:	81 e0       	ldi	r24, 0x01	; 1
    1144:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    1148:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    114c:	20 91 f7 03 	lds	r18, 0x03F7
    1150:	30 91 f8 03 	lds	r19, 0x03F8
    1154:	37 fd       	sbrc	r19, 7
    1156:	09 c0       	rjmp	.+18     	; 0x116a <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    1158:	35 95       	asr	r19
    115a:	27 95       	ror	r18
    115c:	35 95       	asr	r19
    115e:	27 95       	ror	r18
    1160:	30 93 0a 04 	sts	0x040A, r19
    1164:	20 93 09 04 	sts	0x0409, r18
    1168:	0c c0       	rjmp	.+24     	; 0x1182 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    116a:	88 27       	eor	r24, r24
    116c:	99 27       	eor	r25, r25
    116e:	82 1b       	sub	r24, r18
    1170:	93 0b       	sbc	r25, r19
    1172:	95 95       	asr	r25
    1174:	87 95       	ror	r24
    1176:	95 95       	asr	r25
    1178:	87 95       	ror	r24
    117a:	90 93 0a 04 	sts	0x040A, r25
    117e:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    1182:	20 91 f9 03 	lds	r18, 0x03F9
    1186:	30 91 fa 03 	lds	r19, 0x03FA
    118a:	37 fd       	sbrc	r19, 7
    118c:	09 c0       	rjmp	.+18     	; 0x11a0 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    118e:	35 95       	asr	r19
    1190:	27 95       	ror	r18
    1192:	35 95       	asr	r19
    1194:	27 95       	ror	r18
    1196:	30 93 08 04 	sts	0x0408, r19
    119a:	20 93 07 04 	sts	0x0407, r18
    119e:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    11a0:	88 27       	eor	r24, r24
    11a2:	99 27       	eor	r25, r25
    11a4:	82 1b       	sub	r24, r18
    11a6:	93 0b       	sbc	r25, r19
    11a8:	95 95       	asr	r25
    11aa:	87 95       	ror	r24
    11ac:	95 95       	asr	r25
    11ae:	87 95       	ror	r24
    11b0:	90 93 08 04 	sts	0x0408, r25
    11b4:	80 93 07 04 	sts	0x0407, r24
    11b8:	08 95       	ret

000011ba <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    11ba:	e0 e8       	ldi	r30, 0x80	; 128
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	10 82       	st	Z, r1
	TCCR1B = 0;
    11c0:	a1 e8       	ldi	r26, 0x81	; 129
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    11c6:	80 81       	ld	r24, Z
    11c8:	89 6a       	ori	r24, 0xA9	; 169
    11ca:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    11cc:	8c 91       	ld	r24, X
    11ce:	89 60       	ori	r24, 0x09	; 9
    11d0:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    11d2:	80 91 0c 02 	lds	r24, 0x020C
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	90 93 89 00 	sts	0x0089, r25
    11dc:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    11e0:	80 91 0d 02 	lds	r24, 0x020D
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	90 93 8b 00 	sts	0x008B, r25
    11ea:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    11ee:	80 91 0e 02 	lds	r24, 0x020E
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	90 93 8d 00 	sts	0x008D, r25
    11f8:	80 93 8c 00 	sts	0x008C, r24

}
    11fc:	08 95       	ret

000011fe <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 91 0f 04 	lds	r25, 0x040F
    1204:	89 1b       	sub	r24, r25
    1206:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    120a:	88 23       	and	r24, r24
    120c:	61 f0       	breq	.+24     	; 0x1226 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    120e:	80 91 80 00 	lds	r24, 0x0080
    1212:	88 60       	ori	r24, 0x08	; 8
    1214:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1218:	8f ef       	ldi	r24, 0xFF	; 255
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	90 93 8d 00 	sts	0x008D, r25
    1220:	80 93 8c 00 	sts	0x008C, r24
    1224:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1226:	80 91 80 00 	lds	r24, 0x0080
    122a:	87 7f       	andi	r24, 0xF7	; 247
    122c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    1230:	2f 98       	cbi	0x05, 7	; 5
    1232:	08 95       	ret

00001234 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    1234:	98 2f       	mov	r25, r24

	if(value == 0) {
    1236:	88 23       	and	r24, r24
    1238:	39 f4       	brne	.+14     	; 0x1248 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    123a:	80 91 80 00 	lds	r24, 0x0080
    123e:	8f 77       	andi	r24, 0x7F	; 127
    1240:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1244:	2d 98       	cbi	0x05, 5	; 5
    1246:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    1248:	80 91 80 00 	lds	r24, 0x0080
    124c:	80 68       	ori	r24, 0x80	; 128
    124e:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    1252:	89 2f       	mov	r24, r25
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	90 93 89 00 	sts	0x0089, r25
    125a:	80 93 88 00 	sts	0x0088, r24
    125e:	08 95       	ret

00001260 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    1260:	98 2f       	mov	r25, r24

	if(value == 0) {
    1262:	88 23       	and	r24, r24
    1264:	39 f4       	brne	.+14     	; 0x1274 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    1266:	80 91 80 00 	lds	r24, 0x0080
    126a:	8f 7d       	andi	r24, 0xDF	; 223
    126c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    1270:	2e 98       	cbi	0x05, 6	; 5
    1272:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1274:	80 91 80 00 	lds	r24, 0x0080
    1278:	80 62       	ori	r24, 0x20	; 32
    127a:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    127e:	89 2f       	mov	r24, r25
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	90 93 8b 00 	sts	0x008B, r25
    1286:	80 93 8a 00 	sts	0x008A, r24
    128a:	08 95       	ret

0000128c <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    128c:	98 2f       	mov	r25, r24

	if(value == 0) {
    128e:	88 23       	and	r24, r24
    1290:	39 f4       	brne	.+14     	; 0x12a0 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    1292:	80 91 80 00 	lds	r24, 0x0080
    1296:	87 7f       	andi	r24, 0xF7	; 247
    1298:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    129c:	2f 98       	cbi	0x05, 7	; 5
    129e:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    12a0:	80 91 80 00 	lds	r24, 0x0080
    12a4:	88 60       	ori	r24, 0x08	; 8
    12a6:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    12aa:	89 2f       	mov	r24, r25
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	90 93 8d 00 	sts	0x008D, r25
    12b2:	80 93 8c 00 	sts	0x008C, r24
    12b6:	08 95       	ret

000012b8 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    12b8:	83 30       	cpi	r24, 0x03	; 3
    12ba:	79 f1       	breq	.+94     	; 0x131a <setGreenLed+0x62>
    12bc:	84 30       	cpi	r24, 0x04	; 4
    12be:	28 f4       	brcc	.+10     	; 0x12ca <setGreenLed+0x12>
    12c0:	81 30       	cpi	r24, 0x01	; 1
    12c2:	b9 f0       	breq	.+46     	; 0x12f2 <setGreenLed+0x3a>
    12c4:	82 30       	cpi	r24, 0x02	; 2
    12c6:	f8 f4       	brcc	.+62     	; 0x1306 <setGreenLed+0x4e>
    12c8:	0a c0       	rjmp	.+20     	; 0x12de <setGreenLed+0x26>
    12ca:	85 30       	cpi	r24, 0x05	; 5
    12cc:	b9 f1       	breq	.+110    	; 0x133c <setGreenLed+0x84>
    12ce:	85 30       	cpi	r24, 0x05	; 5
    12d0:	58 f1       	brcs	.+86     	; 0x1328 <setGreenLed+0x70>
    12d2:	86 30       	cpi	r24, 0x06	; 6
    12d4:	e9 f1       	breq	.+122    	; 0x1350 <setGreenLed+0x98>
    12d6:	87 30       	cpi	r24, 0x07	; 7
    12d8:	09 f0       	breq	.+2      	; 0x12dc <setGreenLed+0x24>
    12da:	55 c0       	rjmp	.+170    	; 0x1386 <setGreenLed+0xce>
    12dc:	43 c0       	rjmp	.+134    	; 0x1364 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    12de:	66 23       	and	r22, r22
    12e0:	21 f0       	breq	.+8      	; 0x12ea <setGreenLed+0x32>
    12e2:	80 91 0b 01 	lds	r24, 0x010B
    12e6:	8e 7f       	andi	r24, 0xFE	; 254
    12e8:	42 c0       	rjmp	.+132    	; 0x136e <setGreenLed+0xb6>
    12ea:	80 91 0b 01 	lds	r24, 0x010B
    12ee:	81 60       	ori	r24, 0x01	; 1
    12f0:	3e c0       	rjmp	.+124    	; 0x136e <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    12f2:	66 23       	and	r22, r22
    12f4:	21 f0       	breq	.+8      	; 0x12fe <setGreenLed+0x46>
    12f6:	80 91 0b 01 	lds	r24, 0x010B
    12fa:	8d 7f       	andi	r24, 0xFD	; 253
    12fc:	38 c0       	rjmp	.+112    	; 0x136e <setGreenLed+0xb6>
    12fe:	80 91 0b 01 	lds	r24, 0x010B
    1302:	82 60       	ori	r24, 0x02	; 2
    1304:	34 c0       	rjmp	.+104    	; 0x136e <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1306:	66 23       	and	r22, r22
    1308:	21 f0       	breq	.+8      	; 0x1312 <setGreenLed+0x5a>
    130a:	80 91 0b 01 	lds	r24, 0x010B
    130e:	8b 7f       	andi	r24, 0xFB	; 251
    1310:	2e c0       	rjmp	.+92     	; 0x136e <setGreenLed+0xb6>
    1312:	80 91 0b 01 	lds	r24, 0x010B
    1316:	84 60       	ori	r24, 0x04	; 4
    1318:	2a c0       	rjmp	.+84     	; 0x136e <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    131a:	66 23       	and	r22, r22
    131c:	11 f0       	breq	.+4      	; 0x1322 <setGreenLed+0x6a>
    131e:	a3 98       	cbi	0x14, 3	; 20
    1320:	01 c0       	rjmp	.+2      	; 0x1324 <setGreenLed+0x6c>
    1322:	a3 9a       	sbi	0x14, 3	; 20
    1324:	84 b3       	in	r24, 0x14	; 20
    1326:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1328:	66 23       	and	r22, r22
    132a:	21 f0       	breq	.+8      	; 0x1334 <setGreenLed+0x7c>
    132c:	80 91 0b 01 	lds	r24, 0x010B
    1330:	8f 7e       	andi	r24, 0xEF	; 239
    1332:	1d c0       	rjmp	.+58     	; 0x136e <setGreenLed+0xb6>
    1334:	80 91 0b 01 	lds	r24, 0x010B
    1338:	80 61       	ori	r24, 0x10	; 16
    133a:	19 c0       	rjmp	.+50     	; 0x136e <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    133c:	66 23       	and	r22, r22
    133e:	21 f0       	breq	.+8      	; 0x1348 <setGreenLed+0x90>
    1340:	80 91 0b 01 	lds	r24, 0x010B
    1344:	8f 7d       	andi	r24, 0xDF	; 223
    1346:	13 c0       	rjmp	.+38     	; 0x136e <setGreenLed+0xb6>
    1348:	80 91 0b 01 	lds	r24, 0x010B
    134c:	80 62       	ori	r24, 0x20	; 32
    134e:	0f c0       	rjmp	.+30     	; 0x136e <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    1350:	66 23       	and	r22, r22
    1352:	21 f0       	breq	.+8      	; 0x135c <setGreenLed+0xa4>
    1354:	80 91 0b 01 	lds	r24, 0x010B
    1358:	8f 7b       	andi	r24, 0xBF	; 191
    135a:	09 c0       	rjmp	.+18     	; 0x136e <setGreenLed+0xb6>
    135c:	80 91 0b 01 	lds	r24, 0x010B
    1360:	80 64       	ori	r24, 0x40	; 64
    1362:	05 c0       	rjmp	.+10     	; 0x136e <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1364:	66 23       	and	r22, r22
    1366:	41 f0       	breq	.+16     	; 0x1378 <setGreenLed+0xc0>
    1368:	80 91 0b 01 	lds	r24, 0x010B
    136c:	8f 77       	andi	r24, 0x7F	; 127
    136e:	80 93 0b 01 	sts	0x010B, r24
    1372:	80 91 0b 01 	lds	r24, 0x010B
    1376:	08 95       	ret
    1378:	80 91 0b 01 	lds	r24, 0x010B
    137c:	80 68       	ori	r24, 0x80	; 128
    137e:	80 93 0b 01 	sts	0x010B, r24
    1382:	80 91 0b 01 	lds	r24, 0x010B
    1386:	08 95       	ret

00001388 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1388:	eb e0       	ldi	r30, 0x0B	; 11
    138a:	f1 e0       	ldi	r31, 0x01	; 1
    138c:	80 81       	ld	r24, Z
    138e:	81 60       	ori	r24, 0x01	; 1
    1390:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    1392:	80 81       	ld	r24, Z
    1394:	82 60       	ori	r24, 0x02	; 2
    1396:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    1398:	80 81       	ld	r24, Z
    139a:	84 60       	ori	r24, 0x04	; 4
    139c:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    139e:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    13a0:	80 81       	ld	r24, Z
    13a2:	80 61       	ori	r24, 0x10	; 16
    13a4:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    13a6:	80 81       	ld	r24, Z
    13a8:	80 62       	ori	r24, 0x20	; 32
    13aa:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    13ac:	80 81       	ld	r24, Z
    13ae:	80 64       	ori	r24, 0x40	; 64
    13b0:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    13b2:	80 81       	ld	r24, Z
    13b4:	80 68       	ori	r24, 0x80	; 128
    13b6:	80 83       	st	Z, r24

}
    13b8:	08 95       	ret

000013ba <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    13ba:	eb e0       	ldi	r30, 0x0B	; 11
    13bc:	f1 e0       	ldi	r31, 0x01	; 1
    13be:	80 81       	ld	r24, Z
    13c0:	8e 7f       	andi	r24, 0xFE	; 254
    13c2:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    13c4:	80 81       	ld	r24, Z
    13c6:	8d 7f       	andi	r24, 0xFD	; 253
    13c8:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    13ca:	80 81       	ld	r24, Z
    13cc:	8b 7f       	andi	r24, 0xFB	; 251
    13ce:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    13d0:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    13d2:	80 81       	ld	r24, Z
    13d4:	8f 7e       	andi	r24, 0xEF	; 239
    13d6:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    13d8:	80 81       	ld	r24, Z
    13da:	8f 7d       	andi	r24, 0xDF	; 223
    13dc:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    13de:	80 81       	ld	r24, Z
    13e0:	8f 7b       	andi	r24, 0xBF	; 191
    13e2:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    13e4:	80 81       	ld	r24, Z
    13e6:	8f 77       	andi	r24, 0x7F	; 127
    13e8:	80 83       	st	Z, r24

}
    13ea:	08 95       	ret

000013ec <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    13ec:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    13ee:	81 ee       	ldi	r24, 0xE1	; 225
    13f0:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;
    13f4:	28 9a       	sbi	0x05, 0	; 5

}
    13f6:	08 95       	ret

000013f8 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    13f8:	ff 92       	push	r15
    13fa:	0f 93       	push	r16
    13fc:	1f 93       	push	r17
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	18 2f       	mov	r17, r24
    1404:	09 2f       	mov	r16, r25
    1406:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1408:	0e 94 f6 09 	call	0x13ec	; 0x13ec <flushTxFifo>

    mirf_CSN_lo;
    140c:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    140e:	88 ea       	ldi	r24, 0xA8	; 168
    1410:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    1414:	21 2f       	mov	r18, r17
    1416:	30 2f       	mov	r19, r16
    1418:	c9 01       	movw	r24, r18
    141a:	ec 01       	movw	r28, r24
    141c:	10 e0       	ldi	r17, 0x00	; 0
    141e:	04 c0       	rjmp	.+8      	; 0x1428 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    1420:	89 91       	ld	r24, Y+
    1422:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1426:	1f 5f       	subi	r17, 0xFF	; 255
    1428:	1f 15       	cp	r17, r15
    142a:	d0 f3       	brcs	.-12     	; 0x1420 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    142c:	28 9a       	sbi	0x05, 0	; 5


}
    142e:	df 91       	pop	r29
    1430:	cf 91       	pop	r28
    1432:	1f 91       	pop	r17
    1434:	0f 91       	pop	r16
    1436:	ff 90       	pop	r15
    1438:	08 95       	ret

0000143a <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    143a:	1f 93       	push	r17
    143c:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    143e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1440:	8f 71       	andi	r24, 0x1F	; 31
    1442:	80 62       	ori	r24, 0x20	; 32
    1444:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    1448:	81 2f       	mov	r24, r17
    144a:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;
    144e:	28 9a       	sbi	0x05, 0	; 5
}
    1450:	1f 91       	pop	r17
    1452:	08 95       	ret

00001454 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1454:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    1456:	82 ee       	ldi	r24, 0xE2	; 226
    1458:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;
    145c:	28 9a       	sbi	0x05, 0	; 5

}
    145e:	08 95       	ret

00001460 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1460:	80 91 41 05 	lds	r24, 0x0541
    1464:	88 23       	and	r24, r24
    1466:	11 f0       	breq	.+4      	; 0x146c <mirf_data_ready+0xc>
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    146c:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    146e:	8f ef       	ldi	r24, 0xFF	; 255
    1470:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1474:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1476:	80 74       	andi	r24, 0x40	; 64

}
    1478:	08 95       	ret

0000147a <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    147a:	1f 93       	push	r17
    147c:	cf 93       	push	r28
    147e:	df 93       	push	r29
    1480:	ec 01       	movw	r28, r24
    1482:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1484:	80 91 41 05 	lds	r24, 0x0541
    1488:	88 23       	and	r24, r24
    148a:	e1 f7       	brne	.-8      	; 0x1484 <mirf_send+0xa>

    mirf_CE_lo;
    148c:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	80 93 41 05 	sts	0x0541, r24
    TX_POWERUP;                     // Power up
    1494:	80 e0       	ldi	r24, 0x00	; 0
    1496:	6a e4       	ldi	r22, 0x4A	; 74
    1498:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    149c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    149e:	81 ee       	ldi	r24, 0xE1	; 225
    14a0:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    14a4:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    14a6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    14a8:	80 ea       	ldi	r24, 0xA0	; 160
    14aa:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    14ae:	ce 01       	movw	r24, r28
    14b0:	61 2f       	mov	r22, r17
    14b2:	0e 94 9b 1b 	call	0x3736	; 0x3736 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    14b6:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    14b8:	2c 9a       	sbi	0x05, 4	; 5
}
    14ba:	df 91       	pop	r29
    14bc:	cf 91       	pop	r28
    14be:	1f 91       	pop	r17
    14c0:	08 95       	ret

000014c2 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    14c2:	ff 92       	push	r15
    14c4:	0f 93       	push	r16
    14c6:	1f 93       	push	r17
    14c8:	8b 01       	movw	r16, r22
    14ca:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    14cc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    14ce:	8f 71       	andi	r24, 0x1F	; 31
    14d0:	80 62       	ori	r24, 0x20	; 32
    14d2:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    14d6:	c8 01       	movw	r24, r16
    14d8:	6f 2d       	mov	r22, r15
    14da:	0e 94 9b 1b 	call	0x3736	; 0x3736 <SPI_Write_Block>
    mirf_CSN_hi;
    14de:	28 9a       	sbi	0x05, 0	; 5
}
    14e0:	1f 91       	pop	r17
    14e2:	0f 91       	pop	r16
    14e4:	ff 90       	pop	r15
    14e6:	08 95       	ret

000014e8 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    14e8:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    14ea:	80 e1       	ldi	r24, 0x10	; 16
    14ec:	45 e0       	ldi	r20, 0x05	; 5
    14ee:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <mirf_write_register>
}
    14f2:	08 95       	ret

000014f4 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    14f4:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    14f6:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    14f8:	8a e0       	ldi	r24, 0x0A	; 10
    14fa:	45 e0       	ldi	r20, 0x05	; 5
    14fc:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <mirf_write_register>
    mirf_CE_hi;
    1500:	2c 9a       	sbi	0x05, 4	; 5
}
    1502:	08 95       	ret

00001504 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1504:	0f 93       	push	r16
    1506:	1f 93       	push	r17
    1508:	df 93       	push	r29
    150a:	cf 93       	push	r28
    150c:	00 d0       	rcall	.+0      	; 0x150e <mirf_config+0xa>
    150e:	cd b7       	in	r28, 0x3d	; 61
    1510:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    1512:	80 e0       	ldi	r24, 0x00	; 0
    1514:	6d e0       	ldi	r22, 0x0D	; 13
    1516:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    151a:	83 e0       	ldi	r24, 0x03	; 3
    151c:	61 e0       	ldi	r22, 0x01	; 1
    151e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    1522:	80 91 0b 04 	lds	r24, 0x040B
    1526:	90 91 0c 04 	lds	r25, 0x040C
    152a:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    152c:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    152e:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    1530:	80 e1       	ldi	r24, 0x10	; 16
    1532:	8e 01       	movw	r16, r28
    1534:	0f 5f       	subi	r16, 0xFF	; 255
    1536:	1f 4f       	sbci	r17, 0xFF	; 255
    1538:	b8 01       	movw	r22, r16
    153a:	43 e0       	ldi	r20, 0x03	; 3
    153c:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1540:	8a e0       	ldi	r24, 0x0A	; 10
    1542:	b8 01       	movw	r22, r16
    1544:	43 e0       	ldi	r20, 0x03	; 3
    1546:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    154a:	81 e0       	ldi	r24, 0x01	; 1
    154c:	61 e0       	ldi	r22, 0x01	; 1
    154e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1552:	82 e0       	ldi	r24, 0x02	; 2
    1554:	61 e0       	ldi	r22, 0x01	; 1
    1556:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    155a:	84 e0       	ldi	r24, 0x04	; 4
    155c:	62 e1       	ldi	r22, 0x12	; 18
    155e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1562:	85 e0       	ldi	r24, 0x05	; 5
    1564:	68 e2       	ldi	r22, 0x28	; 40
    1566:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    156a:	81 e1       	ldi	r24, 0x11	; 17
    156c:	6d e0       	ldi	r22, 0x0D	; 13
    156e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1572:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1574:	80 e5       	ldi	r24, 0x50	; 80
    1576:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    157a:	83 e7       	ldi	r24, 0x73	; 115
    157c:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    mirf_CSN_hi;
    1580:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1582:	8c e1       	ldi	r24, 0x1C	; 28
    1584:	61 e0       	ldi	r22, 0x01	; 1
    1586:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    158a:	8d e1       	ldi	r24, 0x1D	; 29
    158c:	66 e0       	ldi	r22, 0x06	; 6
    158e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    1592:	80 e0       	ldi	r24, 0x00	; 0
    1594:	6f e0       	ldi	r22, 0x0F	; 15
    1596:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    159a:	0f 90       	pop	r0
    159c:	0f 90       	pop	r0
    159e:	0f 90       	pop	r0
    15a0:	cf 91       	pop	r28
    15a2:	df 91       	pop	r29
    15a4:	1f 91       	pop	r17
    15a6:	0f 91       	pop	r16
    15a8:	08 95       	ret

000015aa <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    15aa:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    15ac:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    15ae:	0e 94 82 0a 	call	0x1504	; 0x1504 <mirf_config>
}
    15b2:	08 95       	ret

000015b4 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    15b4:	ff 92       	push	r15
    15b6:	0f 93       	push	r16
    15b8:	1f 93       	push	r17
    15ba:	8b 01       	movw	r16, r22
    15bc:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    15be:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    15c0:	8f 71       	andi	r24, 0x1F	; 31
    15c2:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    15c6:	c8 01       	movw	r24, r16
    15c8:	b8 01       	movw	r22, r16
    15ca:	4f 2d       	mov	r20, r15
    15cc:	0e 94 74 1b 	call	0x36e8	; 0x36e8 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    15d0:	28 9a       	sbi	0x05, 0	; 5
}
    15d2:	1f 91       	pop	r17
    15d4:	0f 91       	pop	r16
    15d6:	ff 90       	pop	r15
    15d8:	08 95       	ret

000015da <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    15da:	df 93       	push	r29
    15dc:	cf 93       	push	r28
    15de:	0f 92       	push	r0
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    15e4:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    15e6:	87 e1       	ldi	r24, 0x17	; 23
    15e8:	be 01       	movw	r22, r28
    15ea:	6f 5f       	subi	r22, 0xFF	; 255
    15ec:	7f 4f       	sbci	r23, 0xFF	; 255
    15ee:	41 e0       	ldi	r20, 0x01	; 1
    15f0:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <mirf_read_register>
    15f4:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    15f6:	81 70       	andi	r24, 0x01	; 1
    15f8:	0f 90       	pop	r0
    15fa:	cf 91       	pop	r28
    15fc:	df 91       	pop	r29
    15fe:	08 95       	ret

00001600 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    1600:	0f 93       	push	r16
    1602:	1f 93       	push	r17
    1604:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1606:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1608:	81 e6       	ldi	r24, 0x61	; 97
    160a:	0e 94 b3 1b 	call	0x3766	; 0x3766 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    160e:	c8 01       	movw	r24, r16
    1610:	b8 01       	movw	r22, r16
    1612:	4d e0       	ldi	r20, 0x0D	; 13
    1614:	0e 94 74 1b 	call	0x36e8	; 0x36e8 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1618:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    161a:	87 e0       	ldi	r24, 0x07	; 7
    161c:	60 e4       	ldi	r22, 0x40	; 64
    161e:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>
}
    1622:	1f 91       	pop	r17
    1624:	0f 91       	pop	r16
    1626:	08 95       	ret

00001628 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1628:	0f 93       	push	r16
    162a:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    162c:	0e 94 30 0a 	call	0x1460	; 0x1460 <mirf_data_ready>
    1630:	88 23       	and	r24, r24
    1632:	09 f4       	brne	.+2      	; 0x1636 <handleRFCommands+0xe>
    1634:	53 c3       	rjmp	.+1702   	; 0x1cdc <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1636:	80 91 0d 04 	lds	r24, 0x040D
    163a:	82 60       	ori	r24, 0x02	; 2
    163c:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    1640:	87 e0       	ldi	r24, 0x07	; 7
    1642:	60 e7       	ldi	r22, 0x70	; 112
    1644:	0e 94 1d 0a 	call	0x143a	; 0x143a <mirf_config_register>

		mirf_get_data(rfData);
    1648:	8f e5       	ldi	r24, 0x5F	; 95
    164a:	95 e0       	ldi	r25, 0x05	; 5
    164c:	0e 94 00 0b 	call	0x1600	; 0x1600 <mirf_get_data>
		flush_rx_fifo();
    1650:	0e 94 2a 0a 	call	0x1454	; 0x1454 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1654:	80 91 5f 05 	lds	r24, 0x055F
    1658:	88 23       	and	r24, r24
    165a:	b9 f4       	brne	.+46     	; 0x168a <handleRFCommands+0x62>
    165c:	80 91 60 05 	lds	r24, 0x0560
    1660:	88 23       	and	r24, r24
    1662:	99 f4       	brne	.+38     	; 0x168a <handleRFCommands+0x62>
    1664:	80 91 61 05 	lds	r24, 0x0561
    1668:	88 23       	and	r24, r24
    166a:	79 f4       	brne	.+30     	; 0x168a <handleRFCommands+0x62>
    166c:	80 91 62 05 	lds	r24, 0x0562
    1670:	88 30       	cpi	r24, 0x08	; 8
    1672:	59 f4       	brne	.+22     	; 0x168a <handleRFCommands+0x62>
    1674:	80 91 63 05 	lds	r24, 0x0563
    1678:	88 23       	and	r24, r24
    167a:	39 f4       	brne	.+14     	; 0x168a <handleRFCommands+0x62>
    167c:	80 91 64 05 	lds	r24, 0x0564
    1680:	88 23       	and	r24, r24
    1682:	19 f4       	brne	.+6      	; 0x168a <handleRFCommands+0x62>

			sleep(60);
    1684:	8c e3       	ldi	r24, 0x3C	; 60
    1686:	0e 94 73 1d 	call	0x3ae6	; 0x3ae6 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    168a:	20 91 63 05 	lds	r18, 0x0563
    168e:	82 2f       	mov	r24, r18
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	8f 77       	andi	r24, 0x7F	; 127
    1694:	90 70       	andi	r25, 0x00	; 0
    1696:	90 93 0a 04 	sts	0x040A, r25
    169a:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    169e:	e0 91 64 05 	lds	r30, 0x0564
    16a2:	4e 2f       	mov	r20, r30
    16a4:	50 e0       	ldi	r21, 0x00	; 0
    16a6:	4f 77       	andi	r20, 0x7F	; 127
    16a8:	50 70       	andi	r21, 0x00	; 0
    16aa:	50 93 08 04 	sts	0x0408, r21
    16ae:	40 93 07 04 	sts	0x0407, r20
    16b2:	bc 01       	movw	r22, r24
    16b4:	66 0f       	add	r22, r22
    16b6:	77 1f       	adc	r23, r23
    16b8:	66 0f       	add	r22, r22
    16ba:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    16bc:	27 ff       	sbrs	r18, 7
    16be:	05 c0       	rjmp	.+10     	; 0x16ca <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    16c0:	70 93 f8 03 	sts	0x03F8, r23
    16c4:	60 93 f7 03 	sts	0x03F7, r22
    16c8:	08 c0       	rjmp	.+16     	; 0x16da <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    16ca:	88 27       	eor	r24, r24
    16cc:	99 27       	eor	r25, r25
    16ce:	86 1b       	sub	r24, r22
    16d0:	97 0b       	sbc	r25, r23
    16d2:	90 93 f8 03 	sts	0x03F8, r25
    16d6:	80 93 f7 03 	sts	0x03F7, r24
    16da:	9a 01       	movw	r18, r20
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	22 0f       	add	r18, r18
    16e2:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    16e4:	e7 ff       	sbrs	r30, 7
    16e6:	05 c0       	rjmp	.+10     	; 0x16f2 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    16e8:	30 93 fa 03 	sts	0x03FA, r19
    16ec:	20 93 f9 03 	sts	0x03F9, r18
    16f0:	08 c0       	rjmp	.+16     	; 0x1702 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    16f2:	88 27       	eor	r24, r24
    16f4:	99 27       	eor	r25, r25
    16f6:	82 1b       	sub	r24, r18
    16f8:	93 0b       	sbc	r25, r19
    16fa:	90 93 fa 03 	sts	0x03FA, r25
    16fe:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1702:	80 91 f7 03 	lds	r24, 0x03F7
    1706:	90 91 f8 03 	lds	r25, 0x03F8
    170a:	81 50       	subi	r24, 0x01	; 1
    170c:	92 40       	sbci	r25, 0x02	; 2
    170e:	34 f0       	brlt	.+12     	; 0x171c <handleRFCommands+0xf4>
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	92 e0       	ldi	r25, 0x02	; 2
    1714:	90 93 f8 03 	sts	0x03F8, r25
    1718:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    171c:	80 91 f9 03 	lds	r24, 0x03F9
    1720:	90 91 fa 03 	lds	r25, 0x03FA
    1724:	81 50       	subi	r24, 0x01	; 1
    1726:	92 40       	sbci	r25, 0x02	; 2
    1728:	34 f0       	brlt	.+12     	; 0x1736 <handleRFCommands+0x10e>
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	92 e0       	ldi	r25, 0x02	; 2
    172e:	90 93 fa 03 	sts	0x03FA, r25
    1732:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1736:	80 91 f7 03 	lds	r24, 0x03F7
    173a:	90 91 f8 03 	lds	r25, 0x03F8
    173e:	80 50       	subi	r24, 0x00	; 0
    1740:	9e 4f       	sbci	r25, 0xFE	; 254
    1742:	34 f4       	brge	.+12     	; 0x1750 <handleRFCommands+0x128>
    1744:	80 e0       	ldi	r24, 0x00	; 0
    1746:	9e ef       	ldi	r25, 0xFE	; 254
    1748:	90 93 f8 03 	sts	0x03F8, r25
    174c:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1750:	80 91 f9 03 	lds	r24, 0x03F9
    1754:	90 91 fa 03 	lds	r25, 0x03FA
    1758:	80 50       	subi	r24, 0x00	; 0
    175a:	9e 4f       	sbci	r25, 0xFE	; 254
    175c:	34 f4       	brge	.+12     	; 0x176a <handleRFCommands+0x142>
    175e:	80 e0       	ldi	r24, 0x00	; 0
    1760:	9e ef       	ldi	r25, 0xFE	; 254
    1762:	90 93 fa 03 	sts	0x03FA, r25
    1766:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    176a:	80 91 5f 05 	lds	r24, 0x055F
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	90 93 58 05 	sts	0x0558, r25
    1774:	80 93 57 05 	sts	0x0557, r24
    1778:	20 91 60 05 	lds	r18, 0x0560
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	30 93 5a 05 	sts	0x055A, r19
    1782:	20 93 59 05 	sts	0x0559, r18
    1786:	e0 91 61 05 	lds	r30, 0x0561
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	f0 93 5c 05 	sts	0x055C, r31
    1790:	e0 93 5b 05 	sts	0x055B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    1794:	0f ef       	ldi	r16, 0xFF	; 255
    1796:	10 e0       	ldi	r17, 0x00	; 0
    1798:	ac 01       	movw	r20, r24
    179a:	40 9f       	mul	r20, r16
    179c:	c0 01       	movw	r24, r0
    179e:	41 9f       	mul	r20, r17
    17a0:	90 0d       	add	r25, r0
    17a2:	50 9f       	mul	r21, r16
    17a4:	90 0d       	add	r25, r0
    17a6:	11 24       	eor	r1, r1
    17a8:	64 e6       	ldi	r22, 0x64	; 100
    17aa:	70 e0       	ldi	r23, 0x00	; 0
    17ac:	0e 94 9c 21 	call	0x4338	; 0x4338 <__udivmodhi4>
    17b0:	46 2f       	mov	r20, r22
    17b2:	40 95       	com	r20
    17b4:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    17b8:	20 9f       	mul	r18, r16
    17ba:	c0 01       	movw	r24, r0
    17bc:	21 9f       	mul	r18, r17
    17be:	90 0d       	add	r25, r0
    17c0:	30 9f       	mul	r19, r16
    17c2:	90 0d       	add	r25, r0
    17c4:	11 24       	eor	r1, r1
    17c6:	64 e6       	ldi	r22, 0x64	; 100
    17c8:	70 e0       	ldi	r23, 0x00	; 0
    17ca:	0e 94 9c 21 	call	0x4338	; 0x4338 <__udivmodhi4>
    17ce:	60 95       	com	r22
    17d0:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    17d4:	e0 9f       	mul	r30, r16
    17d6:	c0 01       	movw	r24, r0
    17d8:	e1 9f       	mul	r30, r17
    17da:	90 0d       	add	r25, r0
    17dc:	f0 9f       	mul	r31, r16
    17de:	90 0d       	add	r25, r0
    17e0:	11 24       	eor	r1, r1
    17e2:	64 e6       	ldi	r22, 0x64	; 100
    17e4:	70 e0       	ldi	r23, 0x00	; 0
    17e6:	0e 94 9c 21 	call	0x4338	; 0x4338 <__udivmodhi4>
    17ea:	60 95       	com	r22
    17ec:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    17f0:	84 2f       	mov	r24, r20
    17f2:	0e 94 1a 09 	call	0x1234	; 0x1234 <updateRedLed>
		updateGreenLed(pwm_green);
    17f6:	80 91 0d 02 	lds	r24, 0x020D
    17fa:	0e 94 30 09 	call	0x1260	; 0x1260 <updateGreenLed>
		updateBlueLed(pwm_blue);
    17fe:	80 91 0e 02 	lds	r24, 0x020E
    1802:	0e 94 46 09 	call	0x128c	; 0x128c <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1806:	80 91 62 05 	lds	r24, 0x0562
    180a:	98 2f       	mov	r25, r24
    180c:	80 ff       	sbrs	r24, 0
    180e:	02 c0       	rjmp	.+4      	; 0x1814 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    1810:	44 98       	cbi	0x08, 4	; 8
    1812:	01 c0       	rjmp	.+2      	; 0x1816 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1814:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1816:	91 ff       	sbrs	r25, 1
    1818:	02 c0       	rjmp	.+4      	; 0x181e <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    181a:	45 98       	cbi	0x08, 5	; 8
    181c:	01 c0       	rjmp	.+2      	; 0x1820 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    181e:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    1820:	92 ff       	sbrs	r25, 2
    1822:	04 c0       	rjmp	.+8      	; 0x182c <handleRFCommands+0x204>
			irEnabled = 1;
    1824:	81 e0       	ldi	r24, 0x01	; 1
    1826:	80 93 11 02 	sts	0x0211, r24
    182a:	02 c0       	rjmp	.+4      	; 0x1830 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    182c:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    1830:	94 ff       	sbrs	r25, 4
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <handleRFCommands+0x210>
			calibrateSensors();
    1834:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1838:	90 91 62 05 	lds	r25, 0x0562
    183c:	96 ff       	sbrs	r25, 6
    183e:	04 c0       	rjmp	.+8      	; 0x1848 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    1840:	81 e0       	ldi	r24, 0x01	; 1
    1842:	80 93 3e 05 	sts	0x053E, r24
    1846:	02 c0       	rjmp	.+4      	; 0x184c <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1848:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    184c:	97 ff       	sbrs	r25, 7
    184e:	04 c0       	rjmp	.+8      	; 0x1858 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	80 93 3f 05 	sts	0x053F, r24
    1856:	02 c0       	rjmp	.+4      	; 0x185c <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    1858:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    185c:	80 91 65 05 	lds	r24, 0x0565
    1860:	80 ff       	sbrs	r24, 0
    1862:	04 c0       	rjmp	.+8      	; 0x186c <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1864:	80 91 0b 01 	lds	r24, 0x010B
    1868:	8e 7f       	andi	r24, 0xFE	; 254
    186a:	03 c0       	rjmp	.+6      	; 0x1872 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    186c:	80 91 0b 01 	lds	r24, 0x010B
    1870:	81 60       	ori	r24, 0x01	; 1
    1872:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1876:	80 91 65 05 	lds	r24, 0x0565
    187a:	81 ff       	sbrs	r24, 1
    187c:	04 c0       	rjmp	.+8      	; 0x1886 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    187e:	80 91 0b 01 	lds	r24, 0x010B
    1882:	8d 7f       	andi	r24, 0xFD	; 253
    1884:	03 c0       	rjmp	.+6      	; 0x188c <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1886:	80 91 0b 01 	lds	r24, 0x010B
    188a:	82 60       	ori	r24, 0x02	; 2
    188c:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    1890:	80 91 65 05 	lds	r24, 0x0565
    1894:	82 ff       	sbrs	r24, 2
    1896:	04 c0       	rjmp	.+8      	; 0x18a0 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1898:	80 91 0b 01 	lds	r24, 0x010B
    189c:	8b 7f       	andi	r24, 0xFB	; 251
    189e:	03 c0       	rjmp	.+6      	; 0x18a6 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    18a0:	80 91 0b 01 	lds	r24, 0x010B
    18a4:	84 60       	ori	r24, 0x04	; 4
    18a6:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    18aa:	80 91 65 05 	lds	r24, 0x0565
    18ae:	83 ff       	sbrs	r24, 3
    18b0:	02 c0       	rjmp	.+4      	; 0x18b6 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    18b2:	a3 98       	cbi	0x14, 3	; 20
    18b4:	01 c0       	rjmp	.+2      	; 0x18b8 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    18b6:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    18b8:	80 91 65 05 	lds	r24, 0x0565
    18bc:	84 ff       	sbrs	r24, 4
    18be:	04 c0       	rjmp	.+8      	; 0x18c8 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    18c0:	80 91 0b 01 	lds	r24, 0x010B
    18c4:	8f 7e       	andi	r24, 0xEF	; 239
    18c6:	03 c0       	rjmp	.+6      	; 0x18ce <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    18c8:	80 91 0b 01 	lds	r24, 0x010B
    18cc:	80 61       	ori	r24, 0x10	; 16
    18ce:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    18d2:	80 91 65 05 	lds	r24, 0x0565
    18d6:	85 ff       	sbrs	r24, 5
    18d8:	04 c0       	rjmp	.+8      	; 0x18e2 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    18da:	80 91 0b 01 	lds	r24, 0x010B
    18de:	8f 7d       	andi	r24, 0xDF	; 223
    18e0:	03 c0       	rjmp	.+6      	; 0x18e8 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    18e2:	80 91 0b 01 	lds	r24, 0x010B
    18e6:	80 62       	ori	r24, 0x20	; 32
    18e8:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    18ec:	80 91 65 05 	lds	r24, 0x0565
    18f0:	86 ff       	sbrs	r24, 6
    18f2:	04 c0       	rjmp	.+8      	; 0x18fc <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    18f4:	80 91 0b 01 	lds	r24, 0x010B
    18f8:	8f 7b       	andi	r24, 0xBF	; 191
    18fa:	03 c0       	rjmp	.+6      	; 0x1902 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    18fc:	80 91 0b 01 	lds	r24, 0x010B
    1900:	80 64       	ori	r24, 0x40	; 64
    1902:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1906:	80 91 65 05 	lds	r24, 0x0565
    190a:	87 ff       	sbrs	r24, 7
    190c:	04 c0       	rjmp	.+8      	; 0x1916 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    190e:	80 91 0b 01 	lds	r24, 0x010B
    1912:	8f 77       	andi	r24, 0x7F	; 127
    1914:	03 c0       	rjmp	.+6      	; 0x191c <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1916:	80 91 0b 01 	lds	r24, 0x010B
    191a:	80 68       	ori	r24, 0x80	; 128
    191c:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    1920:	80 91 0b 02 	lds	r24, 0x020B
    1924:	80 93 47 05 	sts	0x0547, r24

		switch(packetId) {
    1928:	85 30       	cpi	r24, 0x05	; 5
    192a:	09 f4       	brne	.+2      	; 0x192e <handleRFCommands+0x306>
    192c:	d2 c0       	rjmp	.+420    	; 0x1ad2 <handleRFCommands+0x4aa>
    192e:	86 30       	cpi	r24, 0x06	; 6
    1930:	30 f4       	brcc	.+12     	; 0x193e <handleRFCommands+0x316>
    1932:	83 30       	cpi	r24, 0x03	; 3
    1934:	59 f0       	breq	.+22     	; 0x194c <handleRFCommands+0x324>
    1936:	84 30       	cpi	r24, 0x04	; 4
    1938:	09 f0       	breq	.+2      	; 0x193c <handleRFCommands+0x314>
    193a:	cb c1       	rjmp	.+918    	; 0x1cd2 <handleRFCommands+0x6aa>
    193c:	77 c0       	rjmp	.+238    	; 0x1a2c <handleRFCommands+0x404>
    193e:	86 30       	cpi	r24, 0x06	; 6
    1940:	09 f4       	brne	.+2      	; 0x1944 <handleRFCommands+0x31c>
    1942:	21 c1       	rjmp	.+578    	; 0x1b86 <handleRFCommands+0x55e>
    1944:	87 30       	cpi	r24, 0x07	; 7
    1946:	09 f0       	breq	.+2      	; 0x194a <handleRFCommands+0x322>
    1948:	c4 c1       	rjmp	.+904    	; 0x1cd2 <handleRFCommands+0x6aa>
    194a:	70 c1       	rjmp	.+736    	; 0x1c2c <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    194c:	80 91 5f 03 	lds	r24, 0x035F
    1950:	90 91 60 03 	lds	r25, 0x0360
    1954:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[0]>>8;
    1958:	89 2f       	mov	r24, r25
    195a:	99 0f       	add	r25, r25
    195c:	99 0b       	sbc	r25, r25
    195e:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1962:	80 91 61 03 	lds	r24, 0x0361
    1966:	90 91 62 03 	lds	r25, 0x0362
    196a:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[1]>>8;
    196e:	89 2f       	mov	r24, r25
    1970:	99 0f       	add	r25, r25
    1972:	99 0b       	sbc	r25, r25
    1974:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1978:	80 91 63 03 	lds	r24, 0x0363
    197c:	90 91 64 03 	lds	r25, 0x0364
    1980:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[2]>>8;
    1984:	89 2f       	mov	r24, r25
    1986:	99 0f       	add	r25, r25
    1988:	99 0b       	sbc	r25, r25
    198a:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    198e:	80 91 65 03 	lds	r24, 0x0365
    1992:	90 91 66 03 	lds	r25, 0x0366
    1996:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[3]>>8;
    199a:	89 2f       	mov	r24, r25
    199c:	99 0f       	add	r25, r25
    199e:	99 0b       	sbc	r25, r25
    19a0:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    19a4:	80 91 69 03 	lds	r24, 0x0369
    19a8:	90 91 6a 03 	lds	r25, 0x036A
    19ac:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[5]>>8;
    19b0:	89 2f       	mov	r24, r25
    19b2:	99 0f       	add	r25, r25
    19b4:	99 0b       	sbc	r25, r25
    19b6:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    19ba:	80 91 6b 03 	lds	r24, 0x036B
    19be:	90 91 6c 03 	lds	r25, 0x036C
    19c2:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityResult[6]>>8;
    19c6:	89 2f       	mov	r24, r25
    19c8:	99 0f       	add	r25, r25
    19ca:	99 0b       	sbc	r25, r25
    19cc:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    19d0:	80 91 6d 03 	lds	r24, 0x036D
    19d4:	90 91 6e 03 	lds	r25, 0x036E
    19d8:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityResult[7]>>8;
    19dc:	89 2f       	mov	r24, r25
    19de:	99 0f       	add	r25, r25
    19e0:	99 0b       	sbc	r25, r25
    19e2:	80 93 55 05 	sts	0x0555, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    19e6:	20 91 03 01 	lds	r18, 0x0103
    19ea:	80 91 03 01 	lds	r24, 0x0103
    19ee:	40 91 03 01 	lds	r20, 0x0103
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	80 72       	andi	r24, 0x20	; 32
    19f6:	90 70       	andi	r25, 0x00	; 0
    19f8:	75 e0       	ldi	r23, 0x05	; 5
    19fa:	95 95       	asr	r25
    19fc:	87 95       	ror	r24
    19fe:	7a 95       	dec	r23
    1a00:	e1 f7       	brne	.-8      	; 0x19fa <handleRFCommands+0x3d2>
    1a02:	88 0f       	add	r24, r24
    1a04:	99 1f       	adc	r25, r25
    1a06:	44 1f       	adc	r20, r20
    1a08:	44 27       	eor	r20, r20
    1a0a:	44 1f       	adc	r20, r20
    1a0c:	44 0f       	add	r20, r20
    1a0e:	44 0f       	add	r20, r20
    1a10:	48 2b       	or	r20, r24
    1a12:	30 e0       	ldi	r19, 0x00	; 0
    1a14:	20 71       	andi	r18, 0x10	; 16
    1a16:	30 70       	andi	r19, 0x00	; 0
    1a18:	54 e0       	ldi	r21, 0x04	; 4
    1a1a:	35 95       	asr	r19
    1a1c:	27 95       	ror	r18
    1a1e:	5a 95       	dec	r21
    1a20:	e1 f7       	brne	.-8      	; 0x1a1a <handleRFCommands+0x3f2>
    1a22:	42 2b       	or	r20, r18
    1a24:	40 93 56 05 	sts	0x0556, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1a28:	84 e0       	ldi	r24, 0x04	; 4
    1a2a:	51 c1       	rjmp	.+674    	; 0x1cce <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1a2c:	80 91 67 03 	lds	r24, 0x0367
    1a30:	90 91 68 03 	lds	r25, 0x0368
    1a34:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[4]>>8;
    1a38:	89 2f       	mov	r24, r25
    1a3a:	99 0f       	add	r25, r25
    1a3c:	99 0b       	sbc	r25, r25
    1a3e:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1a42:	80 91 6f 03 	lds	r24, 0x036F
    1a46:	90 91 70 03 	lds	r25, 0x0370
    1a4a:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[8]>>8;
    1a4e:	89 2f       	mov	r24, r25
    1a50:	99 0f       	add	r25, r25
    1a52:	99 0b       	sbc	r25, r25
    1a54:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    1a58:	80 91 71 03 	lds	r24, 0x0371
    1a5c:	90 91 72 03 	lds	r25, 0x0372
    1a60:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[9]>>8;
    1a64:	89 2f       	mov	r24, r25
    1a66:	99 0f       	add	r25, r25
    1a68:	99 0b       	sbc	r25, r25
    1a6a:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    1a6e:	80 91 73 03 	lds	r24, 0x0373
    1a72:	90 91 74 03 	lds	r25, 0x0374
    1a76:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[10]>>8;
    1a7a:	89 2f       	mov	r24, r25
    1a7c:	99 0f       	add	r25, r25
    1a7e:	99 0b       	sbc	r25, r25
    1a80:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1a84:	80 91 75 03 	lds	r24, 0x0375
    1a88:	90 91 76 03 	lds	r25, 0x0376
    1a8c:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[11]>>8;
    1a90:	89 2f       	mov	r24, r25
    1a92:	99 0f       	add	r25, r25
    1a94:	99 0b       	sbc	r25, r25
    1a96:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1a9a:	80 91 1b 05 	lds	r24, 0x051B
    1a9e:	90 91 1c 05 	lds	r25, 0x051C
    1aa2:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accX>>8;
    1aa6:	89 2f       	mov	r24, r25
    1aa8:	99 0f       	add	r25, r25
    1aaa:	99 0b       	sbc	r25, r25
    1aac:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = accY&0xFF;
    1ab0:	80 91 1d 05 	lds	r24, 0x051D
    1ab4:	90 91 1e 05 	lds	r25, 0x051E
    1ab8:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = accY>>8;
    1abc:	89 2f       	mov	r24, r25
    1abe:	99 0f       	add	r25, r25
    1ac0:	99 0b       	sbc	r25, r25
    1ac2:	80 93 55 05 	sts	0x0555, r24
				ackPayload[15] = irCommand;
    1ac6:	80 91 16 05 	lds	r24, 0x0516
    1aca:	80 93 56 05 	sts	0x0556, r24
				packetId = 5;
    1ace:	85 e0       	ldi	r24, 0x05	; 5
    1ad0:	fe c0       	rjmp	.+508    	; 0x1cce <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1ad2:	80 91 2f 03 	lds	r24, 0x032F
    1ad6:	90 91 30 03 	lds	r25, 0x0330
    1ada:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[0]>>8;
    1ade:	80 91 2f 03 	lds	r24, 0x032F
    1ae2:	90 91 30 03 	lds	r25, 0x0330
    1ae6:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1aea:	80 91 33 03 	lds	r24, 0x0333
    1aee:	90 91 34 03 	lds	r25, 0x0334
    1af2:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1af6:	80 91 33 03 	lds	r24, 0x0333
    1afa:	90 91 34 03 	lds	r25, 0x0334
    1afe:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1b02:	80 91 37 03 	lds	r24, 0x0337
    1b06:	90 91 38 03 	lds	r25, 0x0338
    1b0a:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1b0e:	80 91 37 03 	lds	r24, 0x0337
    1b12:	90 91 38 03 	lds	r25, 0x0338
    1b16:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1b1a:	80 91 3b 03 	lds	r24, 0x033B
    1b1e:	90 91 3c 03 	lds	r25, 0x033C
    1b22:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1b26:	80 91 3b 03 	lds	r24, 0x033B
    1b2a:	90 91 3c 03 	lds	r25, 0x033C
    1b2e:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1b32:	80 91 43 03 	lds	r24, 0x0343
    1b36:	90 91 44 03 	lds	r25, 0x0344
    1b3a:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[10]>>8;
    1b3e:	80 91 43 03 	lds	r24, 0x0343
    1b42:	90 91 44 03 	lds	r25, 0x0344
    1b46:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1b4a:	80 91 47 03 	lds	r24, 0x0347
    1b4e:	90 91 48 03 	lds	r25, 0x0348
    1b52:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityValue[12]>>8;
    1b56:	80 91 47 03 	lds	r24, 0x0347
    1b5a:	90 91 48 03 	lds	r25, 0x0348
    1b5e:	90 93 53 05 	sts	0x0553, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1b62:	80 91 4b 03 	lds	r24, 0x034B
    1b66:	90 91 4c 03 	lds	r25, 0x034C
    1b6a:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityValue[14]>>8;
    1b6e:	80 91 4b 03 	lds	r24, 0x034B
    1b72:	90 91 4c 03 	lds	r25, 0x034C
    1b76:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = currentSelector;
    1b7a:	80 91 3a 05 	lds	r24, 0x053A
    1b7e:	80 93 56 05 	sts	0x0556, r24
				packetId = 6;
    1b82:	86 e0       	ldi	r24, 0x06	; 6
    1b84:	a4 c0       	rjmp	.+328    	; 0x1cce <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1b86:	80 91 3f 03 	lds	r24, 0x033F
    1b8a:	90 91 40 03 	lds	r25, 0x0340
    1b8e:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[8]>>8;
    1b92:	80 91 3f 03 	lds	r24, 0x033F
    1b96:	90 91 40 03 	lds	r25, 0x0340
    1b9a:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1b9e:	80 91 4f 03 	lds	r24, 0x034F
    1ba2:	90 91 50 03 	lds	r25, 0x0350
    1ba6:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1baa:	80 91 4f 03 	lds	r24, 0x034F
    1bae:	90 91 50 03 	lds	r25, 0x0350
    1bb2:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1bb6:	80 91 53 03 	lds	r24, 0x0353
    1bba:	90 91 54 03 	lds	r25, 0x0354
    1bbe:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1bc2:	80 91 53 03 	lds	r24, 0x0353
    1bc6:	90 91 54 03 	lds	r25, 0x0354
    1bca:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1bce:	80 91 57 03 	lds	r24, 0x0357
    1bd2:	90 91 58 03 	lds	r25, 0x0358
    1bd6:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1bda:	80 91 57 03 	lds	r24, 0x0357
    1bde:	90 91 58 03 	lds	r25, 0x0358
    1be2:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1be6:	80 91 5b 03 	lds	r24, 0x035B
    1bea:	90 91 5c 03 	lds	r25, 0x035C
    1bee:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[22]>>8;
    1bf2:	80 91 5b 03 	lds	r24, 0x035B
    1bf6:	90 91 5c 03 	lds	r25, 0x035C
    1bfa:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = accZ&0xFF;
    1bfe:	80 91 1f 05 	lds	r24, 0x051F
    1c02:	90 91 20 05 	lds	r25, 0x0520
    1c06:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accZ>>8;
    1c0a:	89 2f       	mov	r24, r25
    1c0c:	99 0f       	add	r25, r25
    1c0e:	99 0b       	sbc	r25, r25
    1c10:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = batteryLevel&0xFF;
    1c14:	80 91 c3 03 	lds	r24, 0x03C3
    1c18:	90 91 c4 03 	lds	r25, 0x03C4
    1c1c:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = batteryLevel>>8;
    1c20:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = 0;
    1c24:	10 92 56 05 	sts	0x0556, r1
				packetId = 7;
    1c28:	87 e0       	ldi	r24, 0x07	; 7
    1c2a:	51 c0       	rjmp	.+162    	; 0x1cce <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1c2c:	80 91 db 03 	lds	r24, 0x03DB
    1c30:	90 91 dc 03 	lds	r25, 0x03DC
    1c34:	a0 91 dd 03 	lds	r26, 0x03DD
    1c38:	b0 91 de 03 	lds	r27, 0x03DE
    1c3c:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = leftMotSteps>>8;
    1c40:	29 2f       	mov	r18, r25
    1c42:	3a 2f       	mov	r19, r26
    1c44:	4b 2f       	mov	r20, r27
    1c46:	55 27       	eor	r21, r21
    1c48:	47 fd       	sbrc	r20, 7
    1c4a:	5a 95       	dec	r21
    1c4c:	20 93 49 05 	sts	0x0549, r18
				ackPayload[3] = leftMotSteps>>16;
    1c50:	9d 01       	movw	r18, r26
    1c52:	55 27       	eor	r21, r21
    1c54:	37 fd       	sbrc	r19, 7
    1c56:	50 95       	com	r21
    1c58:	45 2f       	mov	r20, r21
    1c5a:	20 93 4a 05 	sts	0x054A, r18
				ackPayload[4] = leftMotSteps>>24;
    1c5e:	8b 2f       	mov	r24, r27
    1c60:	bb 27       	eor	r27, r27
    1c62:	87 fd       	sbrc	r24, 7
    1c64:	b0 95       	com	r27
    1c66:	9b 2f       	mov	r25, r27
    1c68:	ab 2f       	mov	r26, r27
    1c6a:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1c6e:	80 91 d7 03 	lds	r24, 0x03D7
    1c72:	90 91 d8 03 	lds	r25, 0x03D8
    1c76:	a0 91 d9 03 	lds	r26, 0x03D9
    1c7a:	b0 91 da 03 	lds	r27, 0x03DA
    1c7e:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = rightMotSteps>>8;
    1c82:	29 2f       	mov	r18, r25
    1c84:	3a 2f       	mov	r19, r26
    1c86:	4b 2f       	mov	r20, r27
    1c88:	55 27       	eor	r21, r21
    1c8a:	47 fd       	sbrc	r20, 7
    1c8c:	5a 95       	dec	r21
    1c8e:	20 93 4d 05 	sts	0x054D, r18
				ackPayload[7] = rightMotSteps>>16;
    1c92:	9d 01       	movw	r18, r26
    1c94:	55 27       	eor	r21, r21
    1c96:	37 fd       	sbrc	r19, 7
    1c98:	50 95       	com	r21
    1c9a:	45 2f       	mov	r20, r21
    1c9c:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[8] = rightMotSteps>>24;
    1ca0:	8b 2f       	mov	r24, r27
    1ca2:	bb 27       	eor	r27, r27
    1ca4:	87 fd       	sbrc	r24, 7
    1ca6:	b0 95       	com	r27
    1ca8:	9b 2f       	mov	r25, r27
    1caa:	ab 2f       	mov	r26, r27
    1cac:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = 0;
    1cb0:	10 92 50 05 	sts	0x0550, r1
				ackPayload[10] = 0;
    1cb4:	10 92 51 05 	sts	0x0551, r1
				ackPayload[11] = 0;
    1cb8:	10 92 52 05 	sts	0x0552, r1
				ackPayload[12] = 0;
    1cbc:	10 92 53 05 	sts	0x0553, r1
				ackPayload[13] = 0;
    1cc0:	10 92 54 05 	sts	0x0554, r1
				ackPayload[14] = 0;
    1cc4:	10 92 55 05 	sts	0x0555, r1
				ackPayload[15] = 0;
    1cc8:	10 92 56 05 	sts	0x0556, r1
				packetId = 3;
    1ccc:	83 e0       	ldi	r24, 0x03	; 3
    1cce:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1cd2:	87 e4       	ldi	r24, 0x47	; 71
    1cd4:	95 e0       	ldi	r25, 0x05	; 5
    1cd6:	60 e1       	ldi	r22, 0x10	; 16
    1cd8:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <writeAckPayload>

	}

}
    1cdc:	1f 91       	pop	r17
    1cde:	0f 91       	pop	r16
    1ce0:	08 95       	ret

00001ce2 <initMotors>:

#include "motors.h"

void initMotors() {
    1ce2:	0f 93       	push	r16
    1ce4:	1f 93       	push	r17
    1ce6:	cf 93       	push	r28
    1ce8:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1cea:	e0 e9       	ldi	r30, 0x90	; 144
    1cec:	f0 e0       	ldi	r31, 0x00	; 0
    1cee:	10 82       	st	Z, r1
	TCCR3B = 0;
    1cf0:	a1 e9       	ldi	r26, 0x91	; 145
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1cf6:	21 e7       	ldi	r18, 0x71	; 113
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	e9 01       	movw	r28, r18
    1cfc:	18 82       	st	Y, r1
	TCCR4A = 0;
    1cfe:	40 ea       	ldi	r20, 0xA0	; 160
    1d00:	50 e0       	ldi	r21, 0x00	; 0
    1d02:	ea 01       	movw	r28, r20
    1d04:	18 82       	st	Y, r1
	TCCR4B = 0;
    1d06:	61 ea       	ldi	r22, 0xA1	; 161
    1d08:	70 e0       	ldi	r23, 0x00	; 0
    1d0a:	eb 01       	movw	r28, r22
    1d0c:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1d0e:	02 e7       	ldi	r16, 0x72	; 114
    1d10:	10 e0       	ldi	r17, 0x00	; 0
    1d12:	e8 01       	movw	r28, r16
    1d14:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1d16:	80 81       	ld	r24, Z
    1d18:	83 68       	ori	r24, 0x83	; 131
    1d1a:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1d1c:	80 81       	ld	r24, Z
    1d1e:	83 60       	ori	r24, 0x03	; 3
    1d20:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1d22:	8c 91       	ld	r24, X
    1d24:	8b 60       	ori	r24, 0x0B	; 11
    1d26:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1d28:	80 91 f3 03 	lds	r24, 0x03F3
    1d2c:	90 91 f4 03 	lds	r25, 0x03F4
    1d30:	90 93 99 00 	sts	0x0099, r25
    1d34:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1d38:	10 92 9b 00 	sts	0x009B, r1
    1d3c:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1d40:	d9 01       	movw	r26, r18
    1d42:	8c 91       	ld	r24, X
    1d44:	81 60       	ori	r24, 0x01	; 1
    1d46:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1d48:	80 81       	ld	r24, Z
    1d4a:	8f 75       	andi	r24, 0x5F	; 95
    1d4c:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d4e:	8e b1       	in	r24, 0x0e	; 14
    1d50:	87 7e       	andi	r24, 0xE7	; 231
    1d52:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1d54:	ea 01       	movw	r28, r20
    1d56:	88 81       	ld	r24, Y
    1d58:	83 68       	ori	r24, 0x83	; 131
    1d5a:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1d5c:	fb 01       	movw	r30, r22
    1d5e:	80 81       	ld	r24, Z
    1d60:	8b 60       	ori	r24, 0x0B	; 11
    1d62:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1d64:	80 91 f5 03 	lds	r24, 0x03F5
    1d68:	90 91 f6 03 	lds	r25, 0x03F6
    1d6c:	90 93 a9 00 	sts	0x00A9, r25
    1d70:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1d74:	10 92 ab 00 	sts	0x00AB, r1
    1d78:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1d7c:	d8 01       	movw	r26, r16
    1d7e:	8c 91       	ld	r24, X
    1d80:	81 60       	ori	r24, 0x01	; 1
    1d82:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1d84:	88 81       	ld	r24, Y
    1d86:	8f 75       	andi	r24, 0x5F	; 95
    1d88:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d8a:	e2 e0       	ldi	r30, 0x02	; 2
    1d8c:	f1 e0       	ldi	r31, 0x01	; 1
    1d8e:	80 81       	ld	r24, Z
    1d90:	87 7e       	andi	r24, 0xE7	; 231
    1d92:	80 83       	st	Z, r24


}
    1d94:	df 91       	pop	r29
    1d96:	cf 91       	pop	r28
    1d98:	1f 91       	pop	r17
    1d9a:	0f 91       	pop	r16
    1d9c:	08 95       	ret

00001d9e <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1d9e:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1da0:	99 27       	eor	r25, r25
    1da2:	87 fd       	sbrc	r24, 7
    1da4:	90 95       	com	r25
    1da6:	97 ff       	sbrs	r25, 7
    1da8:	03 c0       	rjmp	.+6      	; 0x1db0 <setLeftSpeed+0x12>
    1daa:	90 95       	com	r25
    1dac:	81 95       	neg	r24
    1dae:	9f 4f       	sbci	r25, 0xFF	; 255
    1db0:	90 93 08 04 	sts	0x0408, r25
    1db4:	80 93 07 04 	sts	0x0407, r24
    1db8:	9c 01       	movw	r18, r24
    1dba:	22 0f       	add	r18, r18
    1dbc:	33 1f       	adc	r19, r19
    1dbe:	22 0f       	add	r18, r18
    1dc0:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1dc2:	47 fd       	sbrc	r20, 7
    1dc4:	05 c0       	rjmp	.+10     	; 0x1dd0 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1dc6:	30 93 fa 03 	sts	0x03FA, r19
    1dca:	20 93 f9 03 	sts	0x03F9, r18
    1dce:	08 c0       	rjmp	.+16     	; 0x1de0 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1dd0:	88 27       	eor	r24, r24
    1dd2:	99 27       	eor	r25, r25
    1dd4:	82 1b       	sub	r24, r18
    1dd6:	93 0b       	sbc	r25, r19
    1dd8:	90 93 fa 03 	sts	0x03FA, r25
    1ddc:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1de0:	80 91 f9 03 	lds	r24, 0x03F9
    1de4:	90 91 fa 03 	lds	r25, 0x03FA
    1de8:	81 50       	subi	r24, 0x01	; 1
    1dea:	92 40       	sbci	r25, 0x02	; 2
    1dec:	34 f0       	brlt	.+12     	; 0x1dfa <setLeftSpeed+0x5c>
    1dee:	80 e0       	ldi	r24, 0x00	; 0
    1df0:	92 e0       	ldi	r25, 0x02	; 2
    1df2:	90 93 fa 03 	sts	0x03FA, r25
    1df6:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1dfa:	80 91 f9 03 	lds	r24, 0x03F9
    1dfe:	90 91 fa 03 	lds	r25, 0x03FA
    1e02:	80 50       	subi	r24, 0x00	; 0
    1e04:	9e 4f       	sbci	r25, 0xFE	; 254
    1e06:	34 f4       	brge	.+12     	; 0x1e14 <setLeftSpeed+0x76>
    1e08:	80 e0       	ldi	r24, 0x00	; 0
    1e0a:	9e ef       	ldi	r25, 0xFE	; 254
    1e0c:	90 93 fa 03 	sts	0x03FA, r25
    1e10:	80 93 f9 03 	sts	0x03F9, r24
    1e14:	08 95       	ret

00001e16 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1e16:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1e18:	99 27       	eor	r25, r25
    1e1a:	87 fd       	sbrc	r24, 7
    1e1c:	90 95       	com	r25
    1e1e:	97 ff       	sbrs	r25, 7
    1e20:	03 c0       	rjmp	.+6      	; 0x1e28 <setRightSpeed+0x12>
    1e22:	90 95       	com	r25
    1e24:	81 95       	neg	r24
    1e26:	9f 4f       	sbci	r25, 0xFF	; 255
    1e28:	90 93 0a 04 	sts	0x040A, r25
    1e2c:	80 93 09 04 	sts	0x0409, r24
    1e30:	9c 01       	movw	r18, r24
    1e32:	22 0f       	add	r18, r18
    1e34:	33 1f       	adc	r19, r19
    1e36:	22 0f       	add	r18, r18
    1e38:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1e3a:	47 fd       	sbrc	r20, 7
    1e3c:	05 c0       	rjmp	.+10     	; 0x1e48 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1e3e:	30 93 f8 03 	sts	0x03F8, r19
    1e42:	20 93 f7 03 	sts	0x03F7, r18
    1e46:	08 c0       	rjmp	.+16     	; 0x1e58 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1e48:	88 27       	eor	r24, r24
    1e4a:	99 27       	eor	r25, r25
    1e4c:	82 1b       	sub	r24, r18
    1e4e:	93 0b       	sbc	r25, r19
    1e50:	90 93 f8 03 	sts	0x03F8, r25
    1e54:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1e58:	80 91 f7 03 	lds	r24, 0x03F7
    1e5c:	90 91 f8 03 	lds	r25, 0x03F8
    1e60:	81 50       	subi	r24, 0x01	; 1
    1e62:	92 40       	sbci	r25, 0x02	; 2
    1e64:	34 f0       	brlt	.+12     	; 0x1e72 <setRightSpeed+0x5c>
    1e66:	80 e0       	ldi	r24, 0x00	; 0
    1e68:	92 e0       	ldi	r25, 0x02	; 2
    1e6a:	90 93 f8 03 	sts	0x03F8, r25
    1e6e:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1e72:	80 91 f7 03 	lds	r24, 0x03F7
    1e76:	90 91 f8 03 	lds	r25, 0x03F8
    1e7a:	80 50       	subi	r24, 0x00	; 0
    1e7c:	9e 4f       	sbci	r25, 0xFE	; 254
    1e7e:	34 f4       	brge	.+12     	; 0x1e8c <setRightSpeed+0x76>
    1e80:	80 e0       	ldi	r24, 0x00	; 0
    1e82:	9e ef       	ldi	r25, 0xFE	; 254
    1e84:	90 93 f8 03 	sts	0x03F8, r25
    1e88:	80 93 f7 03 	sts	0x03F7, r24
    1e8c:	08 95       	ret

00001e8e <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1e8e:	1f 92       	push	r1
    1e90:	0f 92       	push	r0
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	0f 92       	push	r0
    1e96:	11 24       	eor	r1, r1
    1e98:	8f 93       	push	r24
    1e9a:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1e9c:	80 91 40 05 	lds	r24, 0x0540
    1ea0:	88 23       	and	r24, r24
    1ea2:	61 f0       	breq	.+24     	; 0x1ebc <__vector_45+0x2e>
		pwm_left = 0;
    1ea4:	10 92 f6 03 	sts	0x03F6, r1
    1ea8:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1eac:	10 92 a9 00 	sts	0x00A9, r1
    1eb0:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1eb4:	10 92 ab 00 	sts	0x00AB, r1
    1eb8:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1ebc:	10 92 e0 03 	sts	0x03E0, r1
    1ec0:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1ec4:	80 91 f5 03 	lds	r24, 0x03F5
    1ec8:	90 91 f6 03 	lds	r25, 0x03F6
    1ecc:	00 97       	sbiw	r24, 0x00	; 0
    1ece:	39 f5       	brne	.+78     	; 0x1f1e <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1ed0:	80 91 e9 03 	lds	r24, 0x03E9
    1ed4:	90 91 ea 03 	lds	r25, 0x03EA
    1ed8:	97 fd       	sbrc	r25, 7
    1eda:	05 c0       	rjmp	.+10     	; 0x1ee6 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    1ede:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1ee2:	8e e0       	ldi	r24, 0x0E	; 14
    1ee4:	04 c0       	rjmp	.+8      	; 0x1eee <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1ee6:	81 e0       	ldi	r24, 0x01	; 1
    1ee8:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1eec:	8f e0       	ldi	r24, 0x0F	; 15
    1eee:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1ef2:	81 e0       	ldi	r24, 0x01	; 1
    1ef4:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1ef8:	80 91 a0 00 	lds	r24, 0x00A0
    1efc:	8f 75       	andi	r24, 0x5F	; 95
    1efe:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1f02:	80 91 02 01 	lds	r24, 0x0102
    1f06:	87 7e       	andi	r24, 0xE7	; 231
    1f08:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1f0c:	80 91 72 00 	lds	r24, 0x0072
    1f10:	89 7f       	andi	r24, 0xF9	; 249
    1f12:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1f16:	89 b3       	in	r24, 0x19	; 25
    1f18:	86 60       	ori	r24, 0x06	; 6
    1f1a:	89 bb       	out	0x19, r24	; 25
    1f1c:	3e c0       	rjmp	.+124    	; 0x1f9a <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1f1e:	18 16       	cp	r1, r24
    1f20:	19 06       	cpc	r1, r25
    1f22:	ec f4       	brge	.+58     	; 0x1f5e <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1f24:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1f28:	8f e0       	ldi	r24, 0x0F	; 15
    1f2a:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1f2e:	80 91 a0 00 	lds	r24, 0x00A0
    1f32:	8f 7d       	andi	r24, 0xDF	; 223
    1f34:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1f38:	80 91 72 00 	lds	r24, 0x0072
    1f3c:	8b 7f       	andi	r24, 0xFB	; 251
    1f3e:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1f42:	80 91 02 01 	lds	r24, 0x0102
    1f46:	8f 7e       	andi	r24, 0xEF	; 239
    1f48:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1f4c:	80 91 a0 00 	lds	r24, 0x00A0
    1f50:	80 68       	ori	r24, 0x80	; 128
    1f52:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1f56:	80 91 72 00 	lds	r24, 0x0072
    1f5a:	82 60       	ori	r24, 0x02	; 2
    1f5c:	1c c0       	rjmp	.+56     	; 0x1f96 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1f5e:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1f62:	8e e0       	ldi	r24, 0x0E	; 14
    1f64:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1f68:	80 91 a0 00 	lds	r24, 0x00A0
    1f6c:	8f 77       	andi	r24, 0x7F	; 127
    1f6e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1f72:	80 91 72 00 	lds	r24, 0x0072
    1f76:	8d 7f       	andi	r24, 0xFD	; 253
    1f78:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1f7c:	80 91 02 01 	lds	r24, 0x0102
    1f80:	87 7f       	andi	r24, 0xF7	; 247
    1f82:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1f86:	80 91 a0 00 	lds	r24, 0x00A0
    1f8a:	80 62       	ori	r24, 0x20	; 32
    1f8c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1f90:	80 91 72 00 	lds	r24, 0x0072
    1f94:	84 60       	ori	r24, 0x04	; 4
    1f96:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1f9a:	9f 91       	pop	r25
    1f9c:	8f 91       	pop	r24
    1f9e:	0f 90       	pop	r0
    1fa0:	0f be       	out	0x3f, r0	; 63
    1fa2:	0f 90       	pop	r0
    1fa4:	1f 90       	pop	r1
    1fa6:	18 95       	reti

00001fa8 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1fa8:	1f 92       	push	r1
    1faa:	0f 92       	push	r0
    1fac:	0f b6       	in	r0, 0x3f	; 63
    1fae:	0f 92       	push	r0
    1fb0:	11 24       	eor	r1, r1
    1fb2:	8f 93       	push	r24
    1fb4:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1fb6:	91 e0       	ldi	r25, 0x01	; 1
    1fb8:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1fbc:	8e e0       	ldi	r24, 0x0E	; 14
    1fbe:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1fc2:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1fc6:	9f 91       	pop	r25
    1fc8:	8f 91       	pop	r24
    1fca:	0f 90       	pop	r0
    1fcc:	0f be       	out	0x3f, r0	; 63
    1fce:	0f 90       	pop	r0
    1fd0:	1f 90       	pop	r1
    1fd2:	18 95       	reti

00001fd4 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1fd4:	1f 92       	push	r1
    1fd6:	0f 92       	push	r0
    1fd8:	0f b6       	in	r0, 0x3f	; 63
    1fda:	0f 92       	push	r0
    1fdc:	11 24       	eor	r1, r1
    1fde:	8f 93       	push	r24
    1fe0:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1fe2:	91 e0       	ldi	r25, 0x01	; 1
    1fe4:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1fe8:	8f e0       	ldi	r24, 0x0F	; 15
    1fea:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1fee:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1ff2:	9f 91       	pop	r25
    1ff4:	8f 91       	pop	r24
    1ff6:	0f 90       	pop	r0
    1ff8:	0f be       	out	0x3f, r0	; 63
    1ffa:	0f 90       	pop	r0
    1ffc:	1f 90       	pop	r1
    1ffe:	18 95       	reti

00002000 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    2000:	1f 92       	push	r1
    2002:	0f 92       	push	r0
    2004:	0f b6       	in	r0, 0x3f	; 63
    2006:	0f 92       	push	r0
    2008:	11 24       	eor	r1, r1
    200a:	8f 93       	push	r24
    200c:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    200e:	80 91 40 05 	lds	r24, 0x0540
    2012:	88 23       	and	r24, r24
    2014:	61 f0       	breq	.+24     	; 0x202e <__vector_35+0x2e>
		pwm_right = 0;
    2016:	10 92 f4 03 	sts	0x03F4, r1
    201a:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    201e:	10 92 99 00 	sts	0x0099, r1
    2022:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2026:	10 92 9b 00 	sts	0x009B, r1
    202a:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    202e:	10 92 e2 03 	sts	0x03E2, r1
    2032:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    2036:	80 91 f3 03 	lds	r24, 0x03F3
    203a:	90 91 f4 03 	lds	r25, 0x03F4
    203e:	00 97       	sbiw	r24, 0x00	; 0
    2040:	29 f5       	brne	.+74     	; 0x208c <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    2042:	80 91 e7 03 	lds	r24, 0x03E7
    2046:	90 91 e8 03 	lds	r25, 0x03E8
    204a:	97 fd       	sbrc	r25, 7
    204c:	05 c0       	rjmp	.+10     	; 0x2058 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    204e:	81 e0       	ldi	r24, 0x01	; 1
    2050:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    2054:	8c e0       	ldi	r24, 0x0C	; 12
    2056:	04 c0       	rjmp	.+8      	; 0x2060 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    2058:	81 e0       	ldi	r24, 0x01	; 1
    205a:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    205e:	8d e0       	ldi	r24, 0x0D	; 13
    2060:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    206a:	80 91 90 00 	lds	r24, 0x0090
    206e:	8f 75       	andi	r24, 0x5F	; 95
    2070:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2074:	8e b1       	in	r24, 0x0e	; 14
    2076:	87 7e       	andi	r24, 0xE7	; 231
    2078:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    207a:	80 91 71 00 	lds	r24, 0x0071
    207e:	89 7f       	andi	r24, 0xF9	; 249
    2080:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    2084:	88 b3       	in	r24, 0x18	; 24
    2086:	86 60       	ori	r24, 0x06	; 6
    2088:	88 bb       	out	0x18, r24	; 24
    208a:	36 c0       	rjmp	.+108    	; 0x20f8 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    208c:	18 16       	cp	r1, r24
    208e:	19 06       	cpc	r1, r25
    2090:	cc f4       	brge	.+50     	; 0x20c4 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    2092:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    2096:	8d e0       	ldi	r24, 0x0D	; 13
    2098:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    209c:	80 91 90 00 	lds	r24, 0x0090
    20a0:	8f 7d       	andi	r24, 0xDF	; 223
    20a2:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    20a6:	80 91 71 00 	lds	r24, 0x0071
    20aa:	8b 7f       	andi	r24, 0xFB	; 251
    20ac:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    20b0:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    20b2:	80 91 90 00 	lds	r24, 0x0090
    20b6:	80 68       	ori	r24, 0x80	; 128
    20b8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    20bc:	80 91 71 00 	lds	r24, 0x0071
    20c0:	82 60       	ori	r24, 0x02	; 2
    20c2:	18 c0       	rjmp	.+48     	; 0x20f4 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    20c4:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    20c8:	8c e0       	ldi	r24, 0x0C	; 12
    20ca:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    20ce:	80 91 90 00 	lds	r24, 0x0090
    20d2:	8f 77       	andi	r24, 0x7F	; 127
    20d4:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    20d8:	80 91 71 00 	lds	r24, 0x0071
    20dc:	8d 7f       	andi	r24, 0xFD	; 253
    20de:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    20e2:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    20e4:	80 91 90 00 	lds	r24, 0x0090
    20e8:	80 62       	ori	r24, 0x20	; 32
    20ea:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    20ee:	80 91 71 00 	lds	r24, 0x0071
    20f2:	84 60       	ori	r24, 0x04	; 4
    20f4:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    20f8:	9f 91       	pop	r25
    20fa:	8f 91       	pop	r24
    20fc:	0f 90       	pop	r0
    20fe:	0f be       	out	0x3f, r0	; 63
    2100:	0f 90       	pop	r0
    2102:	1f 90       	pop	r1
    2104:	18 95       	reti

00002106 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2106:	1f 92       	push	r1
    2108:	0f 92       	push	r0
    210a:	0f b6       	in	r0, 0x3f	; 63
    210c:	0f 92       	push	r0
    210e:	11 24       	eor	r1, r1
    2110:	8f 93       	push	r24
    2112:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2114:	91 e0       	ldi	r25, 0x01	; 1
    2116:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    211a:	8c e0       	ldi	r24, 0x0C	; 12
    211c:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    2120:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    2124:	9f 91       	pop	r25
    2126:	8f 91       	pop	r24
    2128:	0f 90       	pop	r0
    212a:	0f be       	out	0x3f, r0	; 63
    212c:	0f 90       	pop	r0
    212e:	1f 90       	pop	r1
    2130:	18 95       	reti

00002132 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    2132:	1f 92       	push	r1
    2134:	0f 92       	push	r0
    2136:	0f b6       	in	r0, 0x3f	; 63
    2138:	0f 92       	push	r0
    213a:	11 24       	eor	r1, r1
    213c:	8f 93       	push	r24
    213e:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2140:	91 e0       	ldi	r25, 0x01	; 1
    2142:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2146:	8d e0       	ldi	r24, 0x0D	; 13
    2148:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    214c:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    2150:	9f 91       	pop	r25
    2152:	8f 91       	pop	r24
    2154:	0f 90       	pop	r0
    2156:	0f be       	out	0x3f, r0	; 63
    2158:	0f 90       	pop	r0
    215a:	1f 90       	pop	r1
    215c:	18 95       	reti

0000215e <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    215e:	80 91 07 02 	lds	r24, 0x0207
    2162:	88 23       	and	r24, r24
    2164:	09 f4       	brne	.+2      	; 0x2168 <handleMotorsWithNoController+0xa>
    2166:	41 c0       	rjmp	.+130    	; 0x21ea <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    2168:	80 91 eb 03 	lds	r24, 0x03EB
    216c:	90 91 ec 03 	lds	r25, 0x03EC
    2170:	96 95       	lsr	r25
    2172:	87 95       	ror	r24
    2174:	96 95       	lsr	r25
    2176:	87 95       	ror	r24
    2178:	90 93 f0 03 	sts	0x03F0, r25
    217c:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    2180:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2184:	10 92 ec 03 	sts	0x03EC, r1
    2188:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    218c:	20 91 f9 03 	lds	r18, 0x03F9
    2190:	30 91 fa 03 	lds	r19, 0x03FA
    2194:	fc 01       	movw	r30, r24
    2196:	63 e0       	ldi	r22, 0x03	; 3
    2198:	f5 95       	asr	r31
    219a:	e7 95       	ror	r30
    219c:	6a 95       	dec	r22
    219e:	e1 f7       	brne	.-8      	; 0x2198 <handleMotorsWithNoController+0x3a>
    21a0:	40 91 db 03 	lds	r20, 0x03DB
    21a4:	50 91 dc 03 	lds	r21, 0x03DC
    21a8:	60 91 dd 03 	lds	r22, 0x03DD
    21ac:	70 91 de 03 	lds	r23, 0x03DE
    21b0:	37 fd       	sbrc	r19, 7
    21b2:	0a c0       	rjmp	.+20     	; 0x21c8 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    21b4:	cf 01       	movw	r24, r30
    21b6:	aa 27       	eor	r26, r26
    21b8:	97 fd       	sbrc	r25, 7
    21ba:	a0 95       	com	r26
    21bc:	ba 2f       	mov	r27, r26
    21be:	48 0f       	add	r20, r24
    21c0:	59 1f       	adc	r21, r25
    21c2:	6a 1f       	adc	r22, r26
    21c4:	7b 1f       	adc	r23, r27
    21c6:	09 c0       	rjmp	.+18     	; 0x21da <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    21c8:	cf 01       	movw	r24, r30
    21ca:	aa 27       	eor	r26, r26
    21cc:	97 fd       	sbrc	r25, 7
    21ce:	a0 95       	com	r26
    21d0:	ba 2f       	mov	r27, r26
    21d2:	48 1b       	sub	r20, r24
    21d4:	59 0b       	sbc	r21, r25
    21d6:	6a 0b       	sbc	r22, r26
    21d8:	7b 0b       	sbc	r23, r27
    21da:	40 93 db 03 	sts	0x03DB, r20
    21de:	50 93 dc 03 	sts	0x03DC, r21
    21e2:	60 93 dd 03 	sts	0x03DD, r22
    21e6:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    21ea:	80 91 08 02 	lds	r24, 0x0208
    21ee:	88 23       	and	r24, r24
    21f0:	09 f4       	brne	.+2      	; 0x21f4 <handleMotorsWithNoController+0x96>
    21f2:	41 c0       	rjmp	.+130    	; 0x2276 <__stack+0x77>
		last_right_vel = right_vel_sum>>2;
    21f4:	80 91 ed 03 	lds	r24, 0x03ED
    21f8:	90 91 ee 03 	lds	r25, 0x03EE
    21fc:	96 95       	lsr	r25
    21fe:	87 95       	ror	r24
    2200:	96 95       	lsr	r25
    2202:	87 95       	ror	r24
    2204:	90 93 f2 03 	sts	0x03F2, r25
    2208:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    220c:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2210:	10 92 ee 03 	sts	0x03EE, r1
    2214:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2218:	20 91 f7 03 	lds	r18, 0x03F7
    221c:	30 91 f8 03 	lds	r19, 0x03F8
    2220:	fc 01       	movw	r30, r24
    2222:	43 e0       	ldi	r20, 0x03	; 3
    2224:	f5 95       	asr	r31
    2226:	e7 95       	ror	r30
    2228:	4a 95       	dec	r20
    222a:	e1 f7       	brne	.-8      	; 0x2224 <__stack+0x25>
    222c:	40 91 d7 03 	lds	r20, 0x03D7
    2230:	50 91 d8 03 	lds	r21, 0x03D8
    2234:	60 91 d9 03 	lds	r22, 0x03D9
    2238:	70 91 da 03 	lds	r23, 0x03DA
    223c:	37 fd       	sbrc	r19, 7
    223e:	0a c0       	rjmp	.+20     	; 0x2254 <__stack+0x55>
			rightMotSteps += (last_right_vel>>3);
    2240:	cf 01       	movw	r24, r30
    2242:	aa 27       	eor	r26, r26
    2244:	97 fd       	sbrc	r25, 7
    2246:	a0 95       	com	r26
    2248:	ba 2f       	mov	r27, r26
    224a:	48 0f       	add	r20, r24
    224c:	59 1f       	adc	r21, r25
    224e:	6a 1f       	adc	r22, r26
    2250:	7b 1f       	adc	r23, r27
    2252:	09 c0       	rjmp	.+18     	; 0x2266 <__stack+0x67>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2254:	cf 01       	movw	r24, r30
    2256:	aa 27       	eor	r26, r26
    2258:	97 fd       	sbrc	r25, 7
    225a:	a0 95       	com	r26
    225c:	ba 2f       	mov	r27, r26
    225e:	48 1b       	sub	r20, r24
    2260:	59 0b       	sbc	r21, r25
    2262:	6a 0b       	sbc	r22, r26
    2264:	7b 0b       	sbc	r23, r27
    2266:	40 93 d7 03 	sts	0x03D7, r20
    226a:	50 93 d8 03 	sts	0x03D8, r21
    226e:	60 93 d9 03 	sts	0x03D9, r22
    2272:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    2276:	80 91 f7 03 	lds	r24, 0x03F7
    227a:	90 91 f8 03 	lds	r25, 0x03F8
    227e:	90 93 04 04 	sts	0x0404, r25
    2282:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    2286:	80 91 f9 03 	lds	r24, 0x03F9
    228a:	90 91 fa 03 	lds	r25, 0x03FA
    228e:	90 93 06 04 	sts	0x0406, r25
    2292:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    2296:	80 91 3e 05 	lds	r24, 0x053E
    229a:	88 23       	and	r24, r24
    229c:	31 f0       	breq	.+12     	; 0x22aa <__stack+0xab>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    229e:	85 e0       	ldi	r24, 0x05	; 5
    22a0:	94 e0       	ldi	r25, 0x04	; 4
    22a2:	63 e0       	ldi	r22, 0x03	; 3
    22a4:	74 e0       	ldi	r23, 0x04	; 4
    22a6:	0e 94 28 04 	call	0x850	; 0x850 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22aa:	40 91 05 04 	lds	r20, 0x0405
    22ae:	50 91 06 04 	lds	r21, 0x0406
    22b2:	50 93 ea 03 	sts	0x03EA, r21
    22b6:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    22ba:	20 91 03 04 	lds	r18, 0x0403
    22be:	30 91 04 04 	lds	r19, 0x0404
    22c2:	30 93 e8 03 	sts	0x03E8, r19
    22c6:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    22ca:	50 93 f6 03 	sts	0x03F6, r21
    22ce:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    22d2:	30 93 f4 03 	sts	0x03F4, r19
    22d6:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    22da:	12 16       	cp	r1, r18
    22dc:	13 06       	cpc	r1, r19
    22de:	2c f4       	brge	.+10     	; 0x22ea <__stack+0xeb>
		OCR3A = (unsigned int)pwm_right;
    22e0:	30 93 99 00 	sts	0x0099, r19
    22e4:	20 93 98 00 	sts	0x0098, r18
    22e8:	14 c0       	rjmp	.+40     	; 0x2312 <__stack+0x113>
	} else if(pwm_right < 0) {
    22ea:	21 15       	cp	r18, r1
    22ec:	31 05       	cpc	r19, r1
    22ee:	49 f0       	breq	.+18     	; 0x2302 <__stack+0x103>
		OCR3B = (unsigned int)(-pwm_right);
    22f0:	88 27       	eor	r24, r24
    22f2:	99 27       	eor	r25, r25
    22f4:	82 1b       	sub	r24, r18
    22f6:	93 0b       	sbc	r25, r19
    22f8:	90 93 9b 00 	sts	0x009B, r25
    22fc:	80 93 9a 00 	sts	0x009A, r24
    2300:	08 c0       	rjmp	.+16     	; 0x2312 <__stack+0x113>
	} else {
		OCR3A = 0;
    2302:	10 92 99 00 	sts	0x0099, r1
    2306:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    230a:	10 92 9b 00 	sts	0x009B, r1
    230e:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    2312:	14 16       	cp	r1, r20
    2314:	15 06       	cpc	r1, r21
    2316:	2c f4       	brge	.+10     	; 0x2322 <__stack+0x123>
		OCR4A = (unsigned int)pwm_left;
    2318:	50 93 a9 00 	sts	0x00A9, r21
    231c:	40 93 a8 00 	sts	0x00A8, r20
    2320:	08 95       	ret
	} else if(pwm_left < 0) {
    2322:	41 15       	cp	r20, r1
    2324:	51 05       	cpc	r21, r1
    2326:	49 f0       	breq	.+18     	; 0x233a <__stack+0x13b>
		OCR4B =(unsigned int)( -pwm_left);
    2328:	88 27       	eor	r24, r24
    232a:	99 27       	eor	r25, r25
    232c:	84 1b       	sub	r24, r20
    232e:	95 0b       	sbc	r25, r21
    2330:	90 93 ab 00 	sts	0x00AB, r25
    2334:	80 93 aa 00 	sts	0x00AA, r24
    2338:	08 95       	ret
	} else {
		OCR4A = 0;
    233a:	10 92 a9 00 	sts	0x00A9, r1
    233e:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2342:	10 92 ab 00 	sts	0x00AB, r1
    2346:	10 92 aa 00 	sts	0x00AA, r1
    234a:	08 95       	ret

0000234c <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    234c:	80 91 f9 03 	lds	r24, 0x03F9
    2350:	90 91 fa 03 	lds	r25, 0x03FA
    2354:	90 93 06 04 	sts	0x0406, r25
    2358:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    235c:	80 91 f7 03 	lds	r24, 0x03F7
    2360:	90 91 f8 03 	lds	r25, 0x03F8
    2364:	90 93 04 04 	sts	0x0404, r25
    2368:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    236c:	80 91 3e 05 	lds	r24, 0x053E
    2370:	88 23       	and	r24, r24
    2372:	31 f0       	breq	.+12     	; 0x2380 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2374:	85 e0       	ldi	r24, 0x05	; 5
    2376:	94 e0       	ldi	r25, 0x04	; 4
    2378:	63 e0       	ldi	r22, 0x03	; 3
    237a:	74 e0       	ldi	r23, 0x04	; 4
    237c:	0e 94 28 04 	call	0x850	; 0x850 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2380:	e0 91 05 04 	lds	r30, 0x0405
    2384:	f0 91 06 04 	lds	r31, 0x0406
    2388:	f0 93 ea 03 	sts	0x03EA, r31
    238c:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    2390:	80 91 03 04 	lds	r24, 0x0403
    2394:	90 91 04 04 	lds	r25, 0x0404
    2398:	90 93 e8 03 	sts	0x03E8, r25
    239c:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    23a0:	80 91 07 02 	lds	r24, 0x0207
    23a4:	88 23       	and	r24, r24
    23a6:	09 f4       	brne	.+2      	; 0x23aa <handleMotorsWithSpeedController+0x5e>
    23a8:	6e c0       	rjmp	.+220    	; 0x2486 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    23aa:	80 91 eb 03 	lds	r24, 0x03EB
    23ae:	90 91 ec 03 	lds	r25, 0x03EC
    23b2:	96 95       	lsr	r25
    23b4:	87 95       	ror	r24
    23b6:	96 95       	lsr	r25
    23b8:	87 95       	ror	r24
    23ba:	90 93 f0 03 	sts	0x03F0, r25
    23be:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    23c2:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    23c6:	10 92 ec 03 	sts	0x03EC, r1
    23ca:	10 92 eb 03 	sts	0x03EB, r1
    23ce:	bc 01       	movw	r22, r24
    23d0:	83 e0       	ldi	r24, 0x03	; 3
    23d2:	75 95       	asr	r23
    23d4:	67 95       	ror	r22
    23d6:	8a 95       	dec	r24
    23d8:	e1 f7       	brne	.-8      	; 0x23d2 <handleMotorsWithSpeedController+0x86>
    23da:	20 91 db 03 	lds	r18, 0x03DB
    23de:	30 91 dc 03 	lds	r19, 0x03DC
    23e2:	40 91 dd 03 	lds	r20, 0x03DD
    23e6:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    23ea:	f7 fd       	sbrc	r31, 7
    23ec:	0a c0       	rjmp	.+20     	; 0x2402 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    23ee:	cb 01       	movw	r24, r22
    23f0:	aa 27       	eor	r26, r26
    23f2:	97 fd       	sbrc	r25, 7
    23f4:	a0 95       	com	r26
    23f6:	ba 2f       	mov	r27, r26
    23f8:	28 0f       	add	r18, r24
    23fa:	39 1f       	adc	r19, r25
    23fc:	4a 1f       	adc	r20, r26
    23fe:	5b 1f       	adc	r21, r27
    2400:	09 c0       	rjmp	.+18     	; 0x2414 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2402:	cb 01       	movw	r24, r22
    2404:	aa 27       	eor	r26, r26
    2406:	97 fd       	sbrc	r25, 7
    2408:	a0 95       	com	r26
    240a:	ba 2f       	mov	r27, r26
    240c:	28 1b       	sub	r18, r24
    240e:	39 0b       	sbc	r19, r25
    2410:	4a 0b       	sbc	r20, r26
    2412:	5b 0b       	sbc	r21, r27
    2414:	20 93 db 03 	sts	0x03DB, r18
    2418:	30 93 dc 03 	sts	0x03DC, r19
    241c:	40 93 dd 03 	sts	0x03DD, r20
    2420:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    2424:	80 91 16 02 	lds	r24, 0x0216
    2428:	81 30       	cpi	r24, 0x01	; 1
    242a:	29 f4       	brne	.+10     	; 0x2436 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    242c:	85 e0       	ldi	r24, 0x05	; 5
    242e:	94 e0       	ldi	r25, 0x04	; 4
    2430:	0e 94 83 1a 	call	0x3506	; 0x3506 <start_horizontal_speed_control_left>
    2434:	04 c0       	rjmp	.+8      	; 0x243e <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2436:	85 e0       	ldi	r24, 0x05	; 5
    2438:	94 e0       	ldi	r25, 0x04	; 4
    243a:	0e 94 7b 17 	call	0x2ef6	; 0x2ef6 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    243e:	20 91 05 04 	lds	r18, 0x0405
    2442:	30 91 06 04 	lds	r19, 0x0406
    2446:	30 93 f6 03 	sts	0x03F6, r19
    244a:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    244e:	12 16       	cp	r1, r18
    2450:	13 06       	cpc	r1, r19
    2452:	2c f4       	brge	.+10     	; 0x245e <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    2454:	30 93 a9 00 	sts	0x00A9, r19
    2458:	20 93 a8 00 	sts	0x00A8, r18
    245c:	14 c0       	rjmp	.+40     	; 0x2486 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    245e:	21 15       	cp	r18, r1
    2460:	31 05       	cpc	r19, r1
    2462:	49 f0       	breq	.+18     	; 0x2476 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2464:	88 27       	eor	r24, r24
    2466:	99 27       	eor	r25, r25
    2468:	82 1b       	sub	r24, r18
    246a:	93 0b       	sbc	r25, r19
    246c:	90 93 ab 00 	sts	0x00AB, r25
    2470:	80 93 aa 00 	sts	0x00AA, r24
    2474:	08 c0       	rjmp	.+16     	; 0x2486 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    2476:	10 92 a9 00 	sts	0x00A9, r1
    247a:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    247e:	10 92 ab 00 	sts	0x00AB, r1
    2482:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2486:	80 91 08 02 	lds	r24, 0x0208
    248a:	88 23       	and	r24, r24
    248c:	09 f4       	brne	.+2      	; 0x2490 <handleMotorsWithSpeedController+0x144>
    248e:	72 c0       	rjmp	.+228    	; 0x2574 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    2490:	80 91 ed 03 	lds	r24, 0x03ED
    2494:	90 91 ee 03 	lds	r25, 0x03EE
    2498:	96 95       	lsr	r25
    249a:	87 95       	ror	r24
    249c:	96 95       	lsr	r25
    249e:	87 95       	ror	r24
    24a0:	90 93 f2 03 	sts	0x03F2, r25
    24a4:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    24a8:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    24ac:	10 92 ee 03 	sts	0x03EE, r1
    24b0:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    24b4:	20 91 e7 03 	lds	r18, 0x03E7
    24b8:	30 91 e8 03 	lds	r19, 0x03E8
    24bc:	fc 01       	movw	r30, r24
    24be:	a3 e0       	ldi	r26, 0x03	; 3
    24c0:	f5 95       	asr	r31
    24c2:	e7 95       	ror	r30
    24c4:	aa 95       	dec	r26
    24c6:	e1 f7       	brne	.-8      	; 0x24c0 <handleMotorsWithSpeedController+0x174>
    24c8:	40 91 d7 03 	lds	r20, 0x03D7
    24cc:	50 91 d8 03 	lds	r21, 0x03D8
    24d0:	60 91 d9 03 	lds	r22, 0x03D9
    24d4:	70 91 da 03 	lds	r23, 0x03DA
    24d8:	37 fd       	sbrc	r19, 7
    24da:	0a c0       	rjmp	.+20     	; 0x24f0 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    24dc:	cf 01       	movw	r24, r30
    24de:	aa 27       	eor	r26, r26
    24e0:	97 fd       	sbrc	r25, 7
    24e2:	a0 95       	com	r26
    24e4:	ba 2f       	mov	r27, r26
    24e6:	48 0f       	add	r20, r24
    24e8:	59 1f       	adc	r21, r25
    24ea:	6a 1f       	adc	r22, r26
    24ec:	7b 1f       	adc	r23, r27
    24ee:	09 c0       	rjmp	.+18     	; 0x2502 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    24f0:	cf 01       	movw	r24, r30
    24f2:	aa 27       	eor	r26, r26
    24f4:	97 fd       	sbrc	r25, 7
    24f6:	a0 95       	com	r26
    24f8:	ba 2f       	mov	r27, r26
    24fa:	48 1b       	sub	r20, r24
    24fc:	59 0b       	sbc	r21, r25
    24fe:	6a 0b       	sbc	r22, r26
    2500:	7b 0b       	sbc	r23, r27
    2502:	40 93 d7 03 	sts	0x03D7, r20
    2506:	50 93 d8 03 	sts	0x03D8, r21
    250a:	60 93 d9 03 	sts	0x03D9, r22
    250e:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    2512:	80 91 16 02 	lds	r24, 0x0216
    2516:	81 30       	cpi	r24, 0x01	; 1
    2518:	29 f4       	brne	.+10     	; 0x2524 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    251a:	83 e0       	ldi	r24, 0x03	; 3
    251c:	94 e0       	ldi	r25, 0x04	; 4
    251e:	0e 94 b1 19 	call	0x3362	; 0x3362 <start_horizontal_speed_control_right>
    2522:	04 c0       	rjmp	.+8      	; 0x252c <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2524:	83 e0       	ldi	r24, 0x03	; 3
    2526:	94 e0       	ldi	r25, 0x04	; 4
    2528:	0e 94 96 18 	call	0x312c	; 0x312c <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    252c:	20 91 03 04 	lds	r18, 0x0403
    2530:	30 91 04 04 	lds	r19, 0x0404
    2534:	30 93 f4 03 	sts	0x03F4, r19
    2538:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    253c:	12 16       	cp	r1, r18
    253e:	13 06       	cpc	r1, r19
    2540:	2c f4       	brge	.+10     	; 0x254c <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2542:	30 93 99 00 	sts	0x0099, r19
    2546:	20 93 98 00 	sts	0x0098, r18
    254a:	08 95       	ret
		} else if(pwm_right < 0) {
    254c:	21 15       	cp	r18, r1
    254e:	31 05       	cpc	r19, r1
    2550:	49 f0       	breq	.+18     	; 0x2564 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    2552:	88 27       	eor	r24, r24
    2554:	99 27       	eor	r25, r25
    2556:	82 1b       	sub	r24, r18
    2558:	93 0b       	sbc	r25, r19
    255a:	90 93 9b 00 	sts	0x009B, r25
    255e:	80 93 9a 00 	sts	0x009A, r24
    2562:	08 95       	ret
		} else {
			OCR3A = 0;
    2564:	10 92 99 00 	sts	0x0099, r1
    2568:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    256c:	10 92 9b 00 	sts	0x009B, r1
    2570:	10 92 9a 00 	sts	0x009A, r1
    2574:	08 95       	ret

00002576 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2576:	85 b7       	in	r24, 0x35	; 53
    2578:	80 61       	ori	r24, 0x10	; 16
    257a:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    257c:	9f ef       	ldi	r25, 0xFF	; 255
    257e:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2580:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2582:	87 ef       	ldi	r24, 0xF7	; 247
    2584:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2586:	80 ee       	ldi	r24, 0xE0	; 224
    2588:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    258a:	80 ef       	ldi	r24, 0xF0	; 240
    258c:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    258e:	80 eb       	ldi	r24, 0xB0	; 176
    2590:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    2592:	8c ef       	ldi	r24, 0xFC	; 252
    2594:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    2596:	83 e0       	ldi	r24, 0x03	; 3
    2598:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    259a:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    259c:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    259e:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    25a0:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    25a2:	90 91 3d 05 	lds	r25, 0x053D
    25a6:	99 23       	and	r25, r25
    25a8:	11 f0       	breq	.+4      	; 0x25ae <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    25aa:	91 30       	cpi	r25, 0x01	; 1
    25ac:	11 f4       	brne	.+4      	; 0x25b2 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    25ae:	14 ba       	out	0x14, r1	; 20
    25b0:	04 c0       	rjmp	.+8      	; 0x25ba <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    25b2:	92 30       	cpi	r25, 0x02	; 2
    25b4:	11 f4       	brne	.+4      	; 0x25ba <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    25b6:	88 e0       	ldi	r24, 0x08	; 8
    25b8:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    25ba:	8f ef       	ldi	r24, 0xFF	; 255
    25bc:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    25c0:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    25c4:	8f e0       	ldi	r24, 0x0F	; 15
    25c6:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    25ca:	99 23       	and	r25, r25
    25cc:	29 f4       	brne	.+10     	; 0x25d8 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    25ce:	80 91 05 01 	lds	r24, 0x0105
    25d2:	10 92 05 01 	sts	0x0105, r1
    25d6:	06 c0       	rjmp	.+12     	; 0x25e4 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    25d8:	91 30       	cpi	r25, 0x01	; 1
    25da:	11 f0       	breq	.+4      	; 0x25e0 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    25dc:	92 30       	cpi	r25, 0x02	; 2
    25de:	11 f4       	brne	.+4      	; 0x25e4 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    25e0:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    25e4:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    25e8:	8f ef       	ldi	r24, 0xFF	; 255
    25ea:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    25ee:	99 23       	and	r25, r25
    25f0:	11 f0       	breq	.+4      	; 0x25f6 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    25f2:	91 30       	cpi	r25, 0x01	; 1
    25f4:	19 f4       	brne	.+6      	; 0x25fc <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    25f6:	10 92 0b 01 	sts	0x010B, r1
    25fa:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    25fc:	92 30       	cpi	r25, 0x02	; 2
    25fe:	19 f4       	brne	.+6      	; 0x2606 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    2600:	87 ef       	ldi	r24, 0xF7	; 247
    2602:	80 93 0b 01 	sts	0x010B, r24
    2606:	08 95       	ret

00002608 <computeAngle>:

	}

}

void computeAngle() {
    2608:	ef 92       	push	r14
    260a:	ff 92       	push	r15
    260c:	0f 93       	push	r16
    260e:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2610:	80 91 1f 05 	lds	r24, 0x051F
    2614:	90 91 20 05 	lds	r25, 0x0520
    2618:	97 ff       	sbrs	r25, 7
    261a:	03 c0       	rjmp	.+6      	; 0x2622 <computeAngle+0x1a>
    261c:	90 95       	com	r25
    261e:	81 95       	neg	r24
    2620:	9f 4f       	sbci	r25, 0xFF	; 255
    2622:	40 97       	sbiw	r24, 0x10	; 16
    2624:	20 f4       	brcc	.+8      	; 0x262e <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2626:	81 e0       	ldi	r24, 0x01	; 1
    2628:	80 93 15 02 	sts	0x0215, r24
    262c:	02 c0       	rjmp	.+4      	; 0x2632 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    262e:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    2632:	80 91 14 02 	lds	r24, 0x0214
    2636:	90 91 15 02 	lds	r25, 0x0215
    263a:	89 17       	cp	r24, r25
    263c:	61 f4       	brne	.+24     	; 0x2656 <computeAngle+0x4e>
		timesInSamePos++;
    263e:	80 91 2f 05 	lds	r24, 0x052F
    2642:	8f 5f       	subi	r24, 0xFF	; 255
    2644:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2648:	85 30       	cpi	r24, 0x05	; 5
    264a:	38 f0       	brcs	.+14     	; 0x265a <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    264c:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    2650:	90 93 16 02 	sts	0x0216, r25
    2654:	02 c0       	rjmp	.+4      	; 0x265a <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    2656:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    265a:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    265e:	60 91 1b 05 	lds	r22, 0x051B
    2662:	70 91 1c 05 	lds	r23, 0x051C
    2666:	88 27       	eor	r24, r24
    2668:	77 fd       	sbrc	r23, 7
    266a:	80 95       	com	r24
    266c:	98 2f       	mov	r25, r24
    266e:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <__floatsisf>
    2672:	7b 01       	movw	r14, r22
    2674:	8c 01       	movw	r16, r24
    2676:	60 91 1d 05 	lds	r22, 0x051D
    267a:	70 91 1e 05 	lds	r23, 0x051E
    267e:	88 27       	eor	r24, r24
    2680:	77 fd       	sbrc	r23, 7
    2682:	80 95       	com	r24
    2684:	98 2f       	mov	r25, r24
    2686:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <__floatsisf>
    268a:	9b 01       	movw	r18, r22
    268c:	ac 01       	movw	r20, r24
    268e:	c8 01       	movw	r24, r16
    2690:	b7 01       	movw	r22, r14
    2692:	0e 94 74 22 	call	0x44e8	; 0x44e8 <atan2>
    2696:	21 ee       	ldi	r18, 0xE1	; 225
    2698:	3e e2       	ldi	r19, 0x2E	; 46
    269a:	45 e6       	ldi	r20, 0x65	; 101
    269c:	52 e4       	ldi	r21, 0x42	; 66
    269e:	0e 94 35 1e 	call	0x3c6a	; 0x3c6a <__mulsf3>
    26a2:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <__fixsfsi>
    26a6:	cb 01       	movw	r24, r22
    26a8:	70 93 2e 05 	sts	0x052E, r23
    26ac:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    26b0:	77 ff       	sbrs	r23, 7
    26b2:	06 c0       	rjmp	.+12     	; 0x26c0 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    26b4:	88 59       	subi	r24, 0x98	; 152
    26b6:	9e 4f       	sbci	r25, 0xFE	; 254
    26b8:	90 93 2e 05 	sts	0x052E, r25
    26bc:	80 93 2d 05 	sts	0x052D, r24
	}

}
    26c0:	1f 91       	pop	r17
    26c2:	0f 91       	pop	r16
    26c4:	ff 90       	pop	r15
    26c6:	ef 90       	pop	r14
    26c8:	08 95       	ret

000026ca <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    26ca:	80 91 1a 05 	lds	r24, 0x051A
    26ce:	88 23       	and	r24, r24
    26d0:	09 f0       	breq	.+2      	; 0x26d4 <readAccelXYZ_2+0xa>
    26d2:	70 c0       	rjmp	.+224    	; 0x27b4 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    26d4:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    26d8:	80 93 32 05 	sts	0x0532, r24
    26dc:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    26e0:	80 93 33 05 	sts	0x0533, r24
    26e4:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    26e8:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    26ec:	0e 94 3a 1c 	call	0x3874	; 0x3874 <i2c_readNak>
    26f0:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    26f4:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    26f8:	80 91 6e 05 	lds	r24, 0x056E
    26fc:	40 91 33 05 	lds	r20, 0x0533
    2700:	70 91 32 05 	lds	r23, 0x0532
    2704:	50 91 35 05 	lds	r21, 0x0535
    2708:	60 91 34 05 	lds	r22, 0x0534
    270c:	88 23       	and	r24, r24
    270e:	19 f1       	breq	.+70     	; 0x2756 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2710:	80 91 31 05 	lds	r24, 0x0531
    2714:	99 27       	eor	r25, r25
    2716:	87 fd       	sbrc	r24, 7
    2718:	90 95       	com	r25
    271a:	98 2f       	mov	r25, r24
    271c:	88 27       	eor	r24, r24
    271e:	20 91 30 05 	lds	r18, 0x0530
    2722:	33 27       	eor	r19, r19
    2724:	27 fd       	sbrc	r18, 7
    2726:	30 95       	com	r19
    2728:	82 2b       	or	r24, r18
    272a:	93 2b       	or	r25, r19
    272c:	90 93 1c 05 	sts	0x051C, r25
    2730:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2734:	84 2f       	mov	r24, r20
    2736:	99 27       	eor	r25, r25
    2738:	87 fd       	sbrc	r24, 7
    273a:	90 95       	com	r25
    273c:	98 2f       	mov	r25, r24
    273e:	88 27       	eor	r24, r24
    2740:	27 2f       	mov	r18, r23
    2742:	33 27       	eor	r19, r19
    2744:	27 fd       	sbrc	r18, 7
    2746:	30 95       	com	r19
    2748:	82 2b       	or	r24, r18
    274a:	93 2b       	or	r25, r19
    274c:	90 93 1e 05 	sts	0x051E, r25
    2750:	80 93 1d 05 	sts	0x051D, r24
    2754:	6d c0       	rjmp	.+218    	; 0x2830 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2756:	20 91 31 05 	lds	r18, 0x0531
    275a:	33 27       	eor	r19, r19
    275c:	27 fd       	sbrc	r18, 7
    275e:	30 95       	com	r19
    2760:	32 2f       	mov	r19, r18
    2762:	22 27       	eor	r18, r18
    2764:	80 91 30 05 	lds	r24, 0x0530
    2768:	99 27       	eor	r25, r25
    276a:	87 fd       	sbrc	r24, 7
    276c:	90 95       	com	r25
    276e:	28 2b       	or	r18, r24
    2770:	39 2b       	or	r19, r25
    2772:	80 91 21 05 	lds	r24, 0x0521
    2776:	90 91 22 05 	lds	r25, 0x0522
    277a:	28 1b       	sub	r18, r24
    277c:	39 0b       	sbc	r19, r25
    277e:	30 93 1c 05 	sts	0x051C, r19
    2782:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2786:	84 2f       	mov	r24, r20
    2788:	99 27       	eor	r25, r25
    278a:	87 fd       	sbrc	r24, 7
    278c:	90 95       	com	r25
    278e:	98 2f       	mov	r25, r24
    2790:	88 27       	eor	r24, r24
    2792:	27 2f       	mov	r18, r23
    2794:	33 27       	eor	r19, r19
    2796:	27 fd       	sbrc	r18, 7
    2798:	30 95       	com	r19
    279a:	82 2b       	or	r24, r18
    279c:	93 2b       	or	r25, r19
    279e:	20 91 23 05 	lds	r18, 0x0523
    27a2:	30 91 24 05 	lds	r19, 0x0524
    27a6:	82 1b       	sub	r24, r18
    27a8:	93 0b       	sbc	r25, r19
    27aa:	90 93 1e 05 	sts	0x051E, r25
    27ae:	80 93 1d 05 	sts	0x051D, r24
    27b2:	7a c0       	rjmp	.+244    	; 0x28a8 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    27b4:	81 30       	cpi	r24, 0x01	; 1
    27b6:	09 f0       	breq	.+2      	; 0x27ba <readAccelXYZ_2+0xf0>
    27b8:	8e c0       	rjmp	.+284    	; 0x28d6 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    27ba:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    27be:	80 93 33 05 	sts	0x0533, r24
    27c2:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    27c6:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    27ca:	0e 94 3a 1c 	call	0x3874	; 0x3874 <i2c_readNak>
    27ce:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    27d2:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    27d6:	80 91 6e 05 	lds	r24, 0x056E
    27da:	40 91 33 05 	lds	r20, 0x0533
    27de:	50 91 35 05 	lds	r21, 0x0535
    27e2:	60 91 34 05 	lds	r22, 0x0534
    27e6:	88 23       	and	r24, r24
    27e8:	81 f1       	breq	.+96     	; 0x284a <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    27ea:	80 91 31 05 	lds	r24, 0x0531
    27ee:	99 27       	eor	r25, r25
    27f0:	87 fd       	sbrc	r24, 7
    27f2:	90 95       	com	r25
    27f4:	98 2f       	mov	r25, r24
    27f6:	88 27       	eor	r24, r24
    27f8:	20 91 30 05 	lds	r18, 0x0530
    27fc:	33 27       	eor	r19, r19
    27fe:	27 fd       	sbrc	r18, 7
    2800:	30 95       	com	r19
    2802:	82 2b       	or	r24, r18
    2804:	93 2b       	or	r25, r19
    2806:	90 93 1c 05 	sts	0x051C, r25
    280a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    280e:	24 2f       	mov	r18, r20
    2810:	33 27       	eor	r19, r19
    2812:	27 fd       	sbrc	r18, 7
    2814:	30 95       	com	r19
    2816:	32 2f       	mov	r19, r18
    2818:	22 27       	eor	r18, r18
    281a:	80 91 32 05 	lds	r24, 0x0532
    281e:	99 27       	eor	r25, r25
    2820:	87 fd       	sbrc	r24, 7
    2822:	90 95       	com	r25
    2824:	28 2b       	or	r18, r24
    2826:	39 2b       	or	r19, r25
    2828:	30 93 1e 05 	sts	0x051E, r19
    282c:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    2830:	85 2f       	mov	r24, r21
    2832:	99 27       	eor	r25, r25
    2834:	87 fd       	sbrc	r24, 7
    2836:	90 95       	com	r25
    2838:	98 2f       	mov	r25, r24
    283a:	88 27       	eor	r24, r24
    283c:	26 2f       	mov	r18, r22
    283e:	33 27       	eor	r19, r19
    2840:	27 fd       	sbrc	r18, 7
    2842:	30 95       	com	r19
    2844:	82 2b       	or	r24, r18
    2846:	93 2b       	or	r25, r19
    2848:	41 c0       	rjmp	.+130    	; 0x28cc <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    284a:	20 91 31 05 	lds	r18, 0x0531
    284e:	33 27       	eor	r19, r19
    2850:	27 fd       	sbrc	r18, 7
    2852:	30 95       	com	r19
    2854:	32 2f       	mov	r19, r18
    2856:	22 27       	eor	r18, r18
    2858:	80 91 30 05 	lds	r24, 0x0530
    285c:	99 27       	eor	r25, r25
    285e:	87 fd       	sbrc	r24, 7
    2860:	90 95       	com	r25
    2862:	28 2b       	or	r18, r24
    2864:	39 2b       	or	r19, r25
    2866:	80 91 21 05 	lds	r24, 0x0521
    286a:	90 91 22 05 	lds	r25, 0x0522
    286e:	28 1b       	sub	r18, r24
    2870:	39 0b       	sbc	r19, r25
    2872:	30 93 1c 05 	sts	0x051C, r19
    2876:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    287a:	24 2f       	mov	r18, r20
    287c:	33 27       	eor	r19, r19
    287e:	27 fd       	sbrc	r18, 7
    2880:	30 95       	com	r19
    2882:	32 2f       	mov	r19, r18
    2884:	22 27       	eor	r18, r18
    2886:	80 91 32 05 	lds	r24, 0x0532
    288a:	99 27       	eor	r25, r25
    288c:	87 fd       	sbrc	r24, 7
    288e:	90 95       	com	r25
    2890:	28 2b       	or	r18, r24
    2892:	39 2b       	or	r19, r25
    2894:	80 91 23 05 	lds	r24, 0x0523
    2898:	90 91 24 05 	lds	r25, 0x0524
    289c:	28 1b       	sub	r18, r24
    289e:	39 0b       	sbc	r19, r25
    28a0:	30 93 1e 05 	sts	0x051E, r19
    28a4:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    28a8:	85 2f       	mov	r24, r21
    28aa:	99 27       	eor	r25, r25
    28ac:	87 fd       	sbrc	r24, 7
    28ae:	90 95       	com	r25
    28b0:	98 2f       	mov	r25, r24
    28b2:	88 27       	eor	r24, r24
    28b4:	26 2f       	mov	r18, r22
    28b6:	33 27       	eor	r19, r19
    28b8:	27 fd       	sbrc	r18, 7
    28ba:	30 95       	com	r19
    28bc:	82 2b       	or	r24, r18
    28be:	93 2b       	or	r25, r19
    28c0:	20 91 25 05 	lds	r18, 0x0525
    28c4:	30 91 26 05 	lds	r19, 0x0526
    28c8:	82 1b       	sub	r24, r18
    28ca:	93 0b       	sbc	r25, r19
    28cc:	90 93 20 05 	sts	0x0520, r25
    28d0:	80 93 1f 05 	sts	0x051F, r24
    28d4:	08 95       	ret
		}

	} else {

		accX = 0;
    28d6:	10 92 1c 05 	sts	0x051C, r1
    28da:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    28de:	10 92 1e 05 	sts	0x051E, r1
    28e2:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    28e6:	10 92 20 05 	sts	0x0520, r1
    28ea:	10 92 1f 05 	sts	0x051F, r1
    28ee:	08 95       	ret

000028f0 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28f0:	80 91 13 02 	lds	r24, 0x0213
    28f4:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28f8:	88 23       	and	r24, r24
    28fa:	e1 f4       	brne	.+56     	; 0x2934 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    28fc:	8d e2       	ldi	r24, 0x2D	; 45
    28fe:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_write(0x08);	// measurement mode
    2902:	88 e0       	ldi	r24, 0x08	; 8
    2904:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2908:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    290c:	80 91 13 02 	lds	r24, 0x0213
    2910:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2914:	88 23       	and	r24, r24
    2916:	71 f4       	brne	.+28     	; 0x2934 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2918:	81 e3       	ldi	r24, 0x31	; 49
    291a:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    291e:	80 e0       	ldi	r24, 0x00	; 0
    2920:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2924:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2928:	80 91 13 02 	lds	r24, 0x0213
    292c:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2930:	88 23       	and	r24, r24
    2932:	21 f0       	breq	.+8      	; 0x293c <initADXL345+0x4c>
        i2c_stop();
    2934:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    2938:	81 e0       	ldi	r24, 0x01	; 1
    293a:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    293c:	8c e2       	ldi	r24, 0x2C	; 44
    293e:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2942:	89 e0       	ldi	r24, 0x09	; 9
    2944:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2948:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    294c:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    294e:	08 95       	ret

00002950 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2950:	80 91 13 02 	lds	r24, 0x0213
    2954:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2958:	88 23       	and	r24, r24
    295a:	21 f0       	breq	.+8      	; 0x2964 <initMMA7455L+0x14>
        i2c_stop();
    295c:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    2960:	81 e0       	ldi	r24, 0x01	; 1
    2962:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2964:	86 e1       	ldi	r24, 0x16	; 22
    2966:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    296a:	85 e4       	ldi	r24, 0x45	; 69
    296c:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2970:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>
    2974:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2976:	08 95       	ret

00002978 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2978:	80 91 1a 05 	lds	r24, 0x051A
    297c:	88 23       	and	r24, r24
    297e:	a9 f4       	brne	.+42     	; 0x29aa <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2980:	80 91 13 02 	lds	r24, 0x0213
    2984:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2988:	80 e0       	ldi	r24, 0x00	; 0
    298a:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    298e:	80 91 13 02 	lds	r24, 0x0213
    2992:	8f 5f       	subi	r24, 0xFF	; 255
    2994:	0e 94 13 1c 	call	0x3826	; 0x3826 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2998:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    299c:	80 93 30 05 	sts	0x0530, r24
    29a0:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    29a4:	80 93 31 05 	sts	0x0531, r24
    29a8:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    29aa:	81 30       	cpi	r24, 0x01	; 1
    29ac:	c9 f4       	brne	.+50     	; 0x29e0 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29ae:	80 91 13 02 	lds	r24, 0x0213
    29b2:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29b6:	82 e3       	ldi	r24, 0x32	; 50
    29b8:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29bc:	80 91 13 02 	lds	r24, 0x0213
    29c0:	8f 5f       	subi	r24, 0xFF	; 255
    29c2:	0e 94 13 1c 	call	0x3826	; 0x3826 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    29c6:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    29ca:	80 93 30 05 	sts	0x0530, r24
    29ce:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    29d2:	80 93 31 05 	sts	0x0531, r24
    29d6:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    29da:	80 93 32 05 	sts	0x0532, r24
    29de:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    29e0:	10 92 1c 05 	sts	0x051C, r1
    29e4:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    29e8:	10 92 1e 05 	sts	0x051E, r1
    29ec:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    29f0:	10 92 20 05 	sts	0x0520, r1
    29f4:	10 92 1f 05 	sts	0x051F, r1
    29f8:	08 95       	ret

000029fa <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    29fa:	ef 92       	push	r14
    29fc:	ff 92       	push	r15
    29fe:	0f 93       	push	r16
    2a00:	1f 93       	push	r17
    2a02:	df 93       	push	r29
    2a04:	cf 93       	push	r28
    2a06:	00 d0       	rcall	.+0      	; 0x2a08 <readAccelXYZ+0xe>
    2a08:	00 d0       	rcall	.+0      	; 0x2a0a <readAccelXYZ+0x10>
    2a0a:	cd b7       	in	r28, 0x3d	; 61
    2a0c:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2a0e:	80 91 1a 05 	lds	r24, 0x051A
    2a12:	88 23       	and	r24, r24
    2a14:	71 f5       	brne	.+92     	; 0x2a72 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2a16:	80 91 13 02 	lds	r24, 0x0213
    2a1a:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2a1e:	80 e0       	ldi	r24, 0x00	; 0
    2a20:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a24:	80 91 13 02 	lds	r24, 0x0213
    2a28:	8f 5f       	subi	r24, 0xFF	; 255
    2a2a:	0e 94 13 1c 	call	0x3826	; 0x3826 <i2c_rep_start>
    2a2e:	8e 01       	movw	r16, r28
    2a30:	0f 5f       	subi	r16, 0xFF	; 255
    2a32:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a34:	96 e0       	ldi	r25, 0x06	; 6
    2a36:	e9 2e       	mov	r14, r25
    2a38:	f1 2c       	mov	r15, r1
    2a3a:	ec 0e       	add	r14, r28
    2a3c:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2a3e:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    2a42:	f8 01       	movw	r30, r16
    2a44:	81 93       	st	Z+, r24
    2a46:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a48:	ee 15       	cp	r30, r14
    2a4a:	ff 05       	cpc	r31, r15
    2a4c:	c1 f7       	brne	.-16     	; 0x2a3e <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a4e:	0e 94 3a 1c 	call	0x3874	; 0x3874 <i2c_readNak>
    2a52:	18 2f       	mov	r17, r24
    2a54:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a56:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a5a:	80 91 6e 05 	lds	r24, 0x056E
    2a5e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a60:	29 81       	ldd	r18, Y+1	; 0x01
    2a62:	4c 81       	ldd	r20, Y+4	; 0x04
    2a64:	5b 81       	ldd	r21, Y+3	; 0x03
    2a66:	61 2f       	mov	r22, r17
    2a68:	77 27       	eor	r23, r23
    2a6a:	67 fd       	sbrc	r22, 7
    2a6c:	70 95       	com	r23
    2a6e:	ed 81       	ldd	r30, Y+5	; 0x05
    2a70:	30 c0       	rjmp	.+96     	; 0x2ad2 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2a72:	81 30       	cpi	r24, 0x01	; 1
    2a74:	09 f0       	breq	.+2      	; 0x2a78 <readAccelXYZ+0x7e>
    2a76:	95 c0       	rjmp	.+298    	; 0x2ba2 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2a78:	80 91 13 02 	lds	r24, 0x0213
    2a7c:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2a80:	82 e3       	ldi	r24, 0x32	; 50
    2a82:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a86:	80 91 13 02 	lds	r24, 0x0213
    2a8a:	8f 5f       	subi	r24, 0xFF	; 255
    2a8c:	0e 94 13 1c 	call	0x3826	; 0x3826 <i2c_rep_start>
    2a90:	8e 01       	movw	r16, r28
    2a92:	0f 5f       	subi	r16, 0xFF	; 255
    2a94:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a96:	86 e0       	ldi	r24, 0x06	; 6
    2a98:	e8 2e       	mov	r14, r24
    2a9a:	f1 2c       	mov	r15, r1
    2a9c:	ec 0e       	add	r14, r28
    2a9e:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2aa0:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    2aa4:	f8 01       	movw	r30, r16
    2aa6:	81 93       	st	Z+, r24
    2aa8:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2aaa:	ee 15       	cp	r30, r14
    2aac:	ff 05       	cpc	r31, r15
    2aae:	c1 f7       	brne	.-16     	; 0x2aa0 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2ab0:	0e 94 3a 1c 	call	0x3874	; 0x3874 <i2c_readNak>
    2ab4:	18 2f       	mov	r17, r24
    2ab6:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2ab8:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2abc:	80 91 6e 05 	lds	r24, 0x056E
    2ac0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac2:	29 81       	ldd	r18, Y+1	; 0x01
    2ac4:	4c 81       	ldd	r20, Y+4	; 0x04
    2ac6:	5b 81       	ldd	r21, Y+3	; 0x03
    2ac8:	ed 81       	ldd	r30, Y+5	; 0x05
    2aca:	61 2f       	mov	r22, r17
    2acc:	77 27       	eor	r23, r23
    2ace:	67 fd       	sbrc	r22, 7
    2ad0:	70 95       	com	r23
    2ad2:	88 23       	and	r24, r24
    2ad4:	41 f1       	breq	.+80     	; 0x2b26 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2ad6:	89 2f       	mov	r24, r25
    2ad8:	99 27       	eor	r25, r25
    2ada:	87 fd       	sbrc	r24, 7
    2adc:	90 95       	com	r25
    2ade:	98 2f       	mov	r25, r24
    2ae0:	88 27       	eor	r24, r24
    2ae2:	33 27       	eor	r19, r19
    2ae4:	27 fd       	sbrc	r18, 7
    2ae6:	30 95       	com	r19
    2ae8:	82 2b       	or	r24, r18
    2aea:	93 2b       	or	r25, r19
    2aec:	90 93 1c 05 	sts	0x051C, r25
    2af0:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2af4:	84 2f       	mov	r24, r20
    2af6:	99 27       	eor	r25, r25
    2af8:	87 fd       	sbrc	r24, 7
    2afa:	90 95       	com	r25
    2afc:	98 2f       	mov	r25, r24
    2afe:	88 27       	eor	r24, r24
    2b00:	25 2f       	mov	r18, r21
    2b02:	33 27       	eor	r19, r19
    2b04:	27 fd       	sbrc	r18, 7
    2b06:	30 95       	com	r19
    2b08:	82 2b       	or	r24, r18
    2b0a:	93 2b       	or	r25, r19
    2b0c:	90 93 1e 05 	sts	0x051E, r25
    2b10:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2b14:	96 2f       	mov	r25, r22
    2b16:	88 27       	eor	r24, r24
    2b18:	2e 2f       	mov	r18, r30
    2b1a:	33 27       	eor	r19, r19
    2b1c:	27 fd       	sbrc	r18, 7
    2b1e:	30 95       	com	r19
    2b20:	82 2b       	or	r24, r18
    2b22:	93 2b       	or	r25, r19
    2b24:	39 c0       	rjmp	.+114    	; 0x2b98 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2b26:	89 2f       	mov	r24, r25
    2b28:	99 27       	eor	r25, r25
    2b2a:	87 fd       	sbrc	r24, 7
    2b2c:	90 95       	com	r25
    2b2e:	98 2f       	mov	r25, r24
    2b30:	88 27       	eor	r24, r24
    2b32:	33 27       	eor	r19, r19
    2b34:	27 fd       	sbrc	r18, 7
    2b36:	30 95       	com	r19
    2b38:	82 2b       	or	r24, r18
    2b3a:	93 2b       	or	r25, r19
    2b3c:	20 91 21 05 	lds	r18, 0x0521
    2b40:	30 91 22 05 	lds	r19, 0x0522
    2b44:	82 1b       	sub	r24, r18
    2b46:	93 0b       	sbc	r25, r19
    2b48:	90 93 1c 05 	sts	0x051C, r25
    2b4c:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2b50:	84 2f       	mov	r24, r20
    2b52:	99 27       	eor	r25, r25
    2b54:	87 fd       	sbrc	r24, 7
    2b56:	90 95       	com	r25
    2b58:	98 2f       	mov	r25, r24
    2b5a:	88 27       	eor	r24, r24
    2b5c:	25 2f       	mov	r18, r21
    2b5e:	33 27       	eor	r19, r19
    2b60:	27 fd       	sbrc	r18, 7
    2b62:	30 95       	com	r19
    2b64:	82 2b       	or	r24, r18
    2b66:	93 2b       	or	r25, r19
    2b68:	20 91 23 05 	lds	r18, 0x0523
    2b6c:	30 91 24 05 	lds	r19, 0x0524
    2b70:	82 1b       	sub	r24, r18
    2b72:	93 0b       	sbc	r25, r19
    2b74:	90 93 1e 05 	sts	0x051E, r25
    2b78:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2b7c:	96 2f       	mov	r25, r22
    2b7e:	88 27       	eor	r24, r24
    2b80:	2e 2f       	mov	r18, r30
    2b82:	33 27       	eor	r19, r19
    2b84:	27 fd       	sbrc	r18, 7
    2b86:	30 95       	com	r19
    2b88:	82 2b       	or	r24, r18
    2b8a:	93 2b       	or	r25, r19
    2b8c:	20 91 25 05 	lds	r18, 0x0525
    2b90:	30 91 26 05 	lds	r19, 0x0526
    2b94:	82 1b       	sub	r24, r18
    2b96:	93 0b       	sbc	r25, r19
    2b98:	90 93 20 05 	sts	0x0520, r25
    2b9c:	80 93 1f 05 	sts	0x051F, r24
    2ba0:	0c c0       	rjmp	.+24     	; 0x2bba <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2ba2:	10 92 1c 05 	sts	0x051C, r1
    2ba6:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2baa:	10 92 1e 05 	sts	0x051E, r1
    2bae:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2bb2:	10 92 20 05 	sts	0x0520, r1
    2bb6:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2bba:	26 96       	adiw	r28, 0x06	; 6
    2bbc:	0f b6       	in	r0, 0x3f	; 63
    2bbe:	f8 94       	cli
    2bc0:	de bf       	out	0x3e, r29	; 62
    2bc2:	0f be       	out	0x3f, r0	; 63
    2bc4:	cd bf       	out	0x3d, r28	; 61
    2bc6:	cf 91       	pop	r28
    2bc8:	df 91       	pop	r29
    2bca:	1f 91       	pop	r17
    2bcc:	0f 91       	pop	r16
    2bce:	ff 90       	pop	r15
    2bd0:	ef 90       	pop	r14
    2bd2:	08 95       	ret

00002bd4 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2bd4:	ef 92       	push	r14
    2bd6:	ff 92       	push	r15
    2bd8:	0f 93       	push	r16
    2bda:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2bdc:	80 91 1a 05 	lds	r24, 0x051A
    2be0:	88 23       	and	r24, r24
    2be2:	31 f4       	brne	.+12     	; 0x2bf0 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2be4:	80 91 13 02 	lds	r24, 0x0213
    2be8:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2bec:	80 e0       	ldi	r24, 0x00	; 0
    2bee:	08 c0       	rjmp	.+16     	; 0x2c00 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2bf0:	81 30       	cpi	r24, 0x01	; 1
    2bf2:	09 f0       	breq	.+2      	; 0x2bf6 <readAccelXY+0x22>
    2bf4:	58 c0       	rjmp	.+176    	; 0x2ca6 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2bf6:	80 91 13 02 	lds	r24, 0x0213
    2bfa:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2bfe:	82 e3       	ldi	r24, 0x32	; 50
    2c00:	0e 94 1e 1c 	call	0x383c	; 0x383c <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2c04:	80 91 13 02 	lds	r24, 0x0213
    2c08:	8f 5f       	subi	r24, 0xFF	; 255
    2c0a:	0e 94 13 1c 	call	0x3826	; 0x3826 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2c0e:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    2c12:	e8 2e       	mov	r14, r24
    2c14:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    2c18:	08 2f       	mov	r16, r24
    2c1a:	0e 94 30 1c 	call	0x3860	; 0x3860 <i2c_readAck>
    2c1e:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2c20:	0e 94 3a 1c 	call	0x3874	; 0x3874 <i2c_readNak>
    2c24:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2c26:	0e 94 16 1c 	call	0x382c	; 0x382c <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2c2a:	80 91 6e 05 	lds	r24, 0x056E
    2c2e:	20 2f       	mov	r18, r16
    2c30:	33 27       	eor	r19, r19
    2c32:	27 fd       	sbrc	r18, 7
    2c34:	30 95       	com	r19
    2c36:	4e 2d       	mov	r20, r14
    2c38:	55 27       	eor	r21, r21
    2c3a:	47 fd       	sbrc	r20, 7
    2c3c:	50 95       	com	r21
    2c3e:	61 2f       	mov	r22, r17
    2c40:	77 27       	eor	r23, r23
    2c42:	67 fd       	sbrc	r22, 7
    2c44:	70 95       	com	r23
    2c46:	ef 2d       	mov	r30, r15
    2c48:	ff 27       	eor	r31, r31
    2c4a:	e7 fd       	sbrc	r30, 7
    2c4c:	f0 95       	com	r31
    2c4e:	88 23       	and	r24, r24
    2c50:	69 f0       	breq	.+26     	; 0x2c6c <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2c52:	92 2f       	mov	r25, r18
    2c54:	88 27       	eor	r24, r24
    2c56:	84 2b       	or	r24, r20
    2c58:	95 2b       	or	r25, r21
    2c5a:	90 93 1c 05 	sts	0x051C, r25
    2c5e:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2c62:	96 2f       	mov	r25, r22
    2c64:	88 27       	eor	r24, r24
    2c66:	8e 2b       	or	r24, r30
    2c68:	9f 2b       	or	r25, r31
    2c6a:	18 c0       	rjmp	.+48     	; 0x2c9c <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2c6c:	92 2f       	mov	r25, r18
    2c6e:	88 27       	eor	r24, r24
    2c70:	84 2b       	or	r24, r20
    2c72:	95 2b       	or	r25, r21
    2c74:	20 91 21 05 	lds	r18, 0x0521
    2c78:	30 91 22 05 	lds	r19, 0x0522
    2c7c:	82 1b       	sub	r24, r18
    2c7e:	93 0b       	sbc	r25, r19
    2c80:	90 93 1c 05 	sts	0x051C, r25
    2c84:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2c88:	96 2f       	mov	r25, r22
    2c8a:	88 27       	eor	r24, r24
    2c8c:	8e 2b       	or	r24, r30
    2c8e:	9f 2b       	or	r25, r31
    2c90:	20 91 23 05 	lds	r18, 0x0523
    2c94:	30 91 24 05 	lds	r19, 0x0524
    2c98:	82 1b       	sub	r24, r18
    2c9a:	93 0b       	sbc	r25, r19
    2c9c:	90 93 1e 05 	sts	0x051E, r25
    2ca0:	80 93 1d 05 	sts	0x051D, r24
    2ca4:	08 c0       	rjmp	.+16     	; 0x2cb6 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2ca6:	10 92 1c 05 	sts	0x051C, r1
    2caa:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2cae:	10 92 1e 05 	sts	0x051E, r1
    2cb2:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2cb6:	1f 91       	pop	r17
    2cb8:	0f 91       	pop	r16
    2cba:	ff 90       	pop	r15
    2cbc:	ef 90       	pop	r14
    2cbe:	08 95       	ret

00002cc0 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2cc0:	0e 94 bd 1b 	call	0x377a	; 0x377a <i2c_init>

	ret = initMMA7455L();
    2cc4:	0e 94 a8 14 	call	0x2950	; 0x2950 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2cc8:	88 23       	and	r24, r24
    2cca:	89 f0       	breq	.+34     	; 0x2cee <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2ccc:	86 ea       	ldi	r24, 0xA6	; 166
    2cce:	90 e0       	ldi	r25, 0x00	; 0
    2cd0:	90 93 14 02 	sts	0x0214, r25
    2cd4:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2cd8:	0e 94 78 14 	call	0x28f0	; 0x28f0 <initADXL345>
		if(ret) {	// accelerometer not available
    2cdc:	88 23       	and	r24, r24
    2cde:	21 f0       	breq	.+8      	; 0x2ce8 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2ce0:	82 e0       	ldi	r24, 0x02	; 2
    2ce2:	80 93 1a 05 	sts	0x051A, r24
    2ce6:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2ce8:	81 e0       	ldi	r24, 0x01	; 1
    2cea:	80 93 1a 05 	sts	0x051A, r24
    2cee:	08 95       	ret

00002cf0 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2cf0:	0f 93       	push	r16
    2cf2:	1f 93       	push	r17
    2cf4:	cf 93       	push	r28
    2cf6:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2cf8:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2cfc:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2d00:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2d04:	80 e0       	ldi	r24, 0x00	; 0
    2d06:	0e 94 1a 09 	call	0x1234	; 0x1234 <updateRedLed>
	updateGreenLed(pwm_green);
    2d0a:	80 91 0d 02 	lds	r24, 0x020D
    2d0e:	0e 94 30 09 	call	0x1260	; 0x1260 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2d12:	80 91 0e 02 	lds	r24, 0x020E
    2d16:	0e 94 46 09 	call	0x128c	; 0x128c <updateBlueLed>

	calibrationCycle = 0;
    2d1a:	10 92 3c 05 	sts	0x053C, r1
    2d1e:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2d22:	81 e0       	ldi	r24, 0x01	; 1
    2d24:	80 93 6e 05 	sts	0x056E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2d28:	01 e0       	ldi	r16, 0x01	; 1
    2d2a:	10 e0       	ldi	r17, 0x00	; 0
    2d2c:	c8 c0       	rjmp	.+400    	; 0x2ebe <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2d2e:	0e 94 fd 14 	call	0x29fa	; 0x29fa <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2d32:	60 91 3b 05 	lds	r22, 0x053B
    2d36:	70 91 3c 05 	lds	r23, 0x053C
    2d3a:	61 31       	cpi	r22, 0x11	; 17
    2d3c:	71 05       	cpc	r23, r1
    2d3e:	0c f0       	brlt	.+2      	; 0x2d42 <calibrateSensors+0x52>
    2d40:	74 c0       	rjmp	.+232    	; 0x2e2a <calibrateSensors+0x13a>

			if(proxUpdated) {
    2d42:	80 91 c6 03 	lds	r24, 0x03C6
    2d46:	88 23       	and	r24, r24
    2d48:	09 f4       	brne	.+2      	; 0x2d4c <calibrateSensors+0x5c>
    2d4a:	b9 c0       	rjmp	.+370    	; 0x2ebe <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2d4c:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2d50:	61 15       	cp	r22, r1
    2d52:	71 05       	cpc	r23, r1
    2d54:	f9 f4       	brne	.+62     	; 0x2d94 <calibrateSensors+0xa4>
    2d56:	ef e8       	ldi	r30, 0x8F	; 143
    2d58:	f3 e0       	ldi	r31, 0x03	; 3
    2d5a:	a7 e7       	ldi	r26, 0x77	; 119
    2d5c:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2d5e:	11 92       	st	Z+, r1
    2d60:	11 92       	st	Z+, r1
    2d62:	11 92       	st	Z+, r1
    2d64:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2d66:	1d 92       	st	X+, r1
    2d68:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2d6a:	83 e0       	ldi	r24, 0x03	; 3
    2d6c:	ef 3b       	cpi	r30, 0xBF	; 191
    2d6e:	f8 07       	cpc	r31, r24
    2d70:	b1 f7       	brne	.-20     	; 0x2d5e <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2d72:	10 92 28 05 	sts	0x0528, r1
    2d76:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2d7a:	10 92 2a 05 	sts	0x052A, r1
    2d7e:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2d82:	10 92 2c 05 	sts	0x052C, r1
    2d86:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2d8a:	10 93 3c 05 	sts	0x053C, r17
    2d8e:	00 93 3b 05 	sts	0x053B, r16
    2d92:	95 c0       	rjmp	.+298    	; 0x2ebe <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2d94:	ef e8       	ldi	r30, 0x8F	; 143
    2d96:	f3 e0       	ldi	r31, 0x03	; 3
    2d98:	cf e5       	ldi	r28, 0x5F	; 95
    2d9a:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2d9c:	29 91       	ld	r18, Y+
    2d9e:	39 91       	ld	r19, Y+
    2da0:	44 27       	eor	r20, r20
    2da2:	37 fd       	sbrc	r19, 7
    2da4:	40 95       	com	r20
    2da6:	54 2f       	mov	r21, r20
    2da8:	80 81       	ld	r24, Z
    2daa:	91 81       	ldd	r25, Z+1	; 0x01
    2dac:	a2 81       	ldd	r26, Z+2	; 0x02
    2dae:	b3 81       	ldd	r27, Z+3	; 0x03
    2db0:	82 0f       	add	r24, r18
    2db2:	93 1f       	adc	r25, r19
    2db4:	a4 1f       	adc	r26, r20
    2db6:	b5 1f       	adc	r27, r21
    2db8:	81 93       	st	Z+, r24
    2dba:	91 93       	st	Z+, r25
    2dbc:	a1 93       	st	Z+, r26
    2dbe:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2dc0:	83 e0       	ldi	r24, 0x03	; 3
    2dc2:	ef 3b       	cpi	r30, 0xBF	; 191
    2dc4:	f8 07       	cpc	r31, r24
    2dc6:	51 f7       	brne	.-44     	; 0x2d9c <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2dc8:	80 91 27 05 	lds	r24, 0x0527
    2dcc:	90 91 28 05 	lds	r25, 0x0528
    2dd0:	20 91 1b 05 	lds	r18, 0x051B
    2dd4:	30 91 1c 05 	lds	r19, 0x051C
    2dd8:	82 0f       	add	r24, r18
    2dda:	93 1f       	adc	r25, r19
    2ddc:	90 93 28 05 	sts	0x0528, r25
    2de0:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2de4:	80 91 29 05 	lds	r24, 0x0529
    2de8:	90 91 2a 05 	lds	r25, 0x052A
    2dec:	20 91 1d 05 	lds	r18, 0x051D
    2df0:	30 91 1e 05 	lds	r19, 0x051E
    2df4:	82 0f       	add	r24, r18
    2df6:	93 1f       	adc	r25, r19
    2df8:	90 93 2a 05 	sts	0x052A, r25
    2dfc:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2e00:	80 91 2b 05 	lds	r24, 0x052B
    2e04:	90 91 2c 05 	lds	r25, 0x052C
    2e08:	20 91 1f 05 	lds	r18, 0x051F
    2e0c:	30 91 20 05 	lds	r19, 0x0520
    2e10:	82 0f       	add	r24, r18
    2e12:	93 1f       	adc	r25, r19
    2e14:	90 93 2c 05 	sts	0x052C, r25
    2e18:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2e1c:	6f 5f       	subi	r22, 0xFF	; 255
    2e1e:	7f 4f       	sbci	r23, 0xFF	; 255
    2e20:	70 93 3c 05 	sts	0x053C, r23
    2e24:	60 93 3b 05 	sts	0x053B, r22
    2e28:	4a c0       	rjmp	.+148    	; 0x2ebe <calibrateSensors+0x1ce>
    2e2a:	ef e8       	ldi	r30, 0x8F	; 143
    2e2c:	f3 e0       	ldi	r31, 0x03	; 3
    2e2e:	c7 e7       	ldi	r28, 0x77	; 119
    2e30:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2e32:	81 91       	ld	r24, Z+
    2e34:	91 91       	ld	r25, Z+
    2e36:	a1 91       	ld	r26, Z+
    2e38:	b1 91       	ld	r27, Z+
    2e3a:	54 e0       	ldi	r21, 0x04	; 4
    2e3c:	b6 95       	lsr	r27
    2e3e:	a7 95       	ror	r26
    2e40:	97 95       	ror	r25
    2e42:	87 95       	ror	r24
    2e44:	5a 95       	dec	r21
    2e46:	d1 f7       	brne	.-12     	; 0x2e3c <calibrateSensors+0x14c>
    2e48:	89 93       	st	Y+, r24
    2e4a:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2e4c:	83 e0       	ldi	r24, 0x03	; 3
    2e4e:	ef 3b       	cpi	r30, 0xBF	; 191
    2e50:	f8 07       	cpc	r31, r24
    2e52:	79 f7       	brne	.-34     	; 0x2e32 <calibrateSensors+0x142>
    2e54:	e7 e8       	ldi	r30, 0x87	; 135
    2e56:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2e58:	80 81       	ld	r24, Z
    2e5a:	91 81       	ldd	r25, Z+1	; 0x01
    2e5c:	80 50       	subi	r24, 0x00	; 0
    2e5e:	92 40       	sbci	r25, 0x02	; 2
    2e60:	81 93       	st	Z+, r24
    2e62:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2e64:	83 e0       	ldi	r24, 0x03	; 3
    2e66:	ef 38       	cpi	r30, 0x8F	; 143
    2e68:	f8 07       	cpc	r31, r24
    2e6a:	b1 f7       	brne	.-20     	; 0x2e58 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2e6c:	80 91 27 05 	lds	r24, 0x0527
    2e70:	90 91 28 05 	lds	r25, 0x0528
    2e74:	44 e0       	ldi	r20, 0x04	; 4
    2e76:	95 95       	asr	r25
    2e78:	87 95       	ror	r24
    2e7a:	4a 95       	dec	r20
    2e7c:	e1 f7       	brne	.-8      	; 0x2e76 <calibrateSensors+0x186>
    2e7e:	90 93 22 05 	sts	0x0522, r25
    2e82:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2e86:	80 91 29 05 	lds	r24, 0x0529
    2e8a:	90 91 2a 05 	lds	r25, 0x052A
    2e8e:	34 e0       	ldi	r19, 0x04	; 4
    2e90:	95 95       	asr	r25
    2e92:	87 95       	ror	r24
    2e94:	3a 95       	dec	r19
    2e96:	e1 f7       	brne	.-8      	; 0x2e90 <calibrateSensors+0x1a0>
    2e98:	90 93 24 05 	sts	0x0524, r25
    2e9c:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2ea0:	80 91 2b 05 	lds	r24, 0x052B
    2ea4:	90 91 2c 05 	lds	r25, 0x052C
    2ea8:	24 e0       	ldi	r18, 0x04	; 4
    2eaa:	95 95       	asr	r25
    2eac:	87 95       	ror	r24
    2eae:	2a 95       	dec	r18
    2eb0:	e1 f7       	brne	.-8      	; 0x2eaa <calibrateSensors+0x1ba>
    2eb2:	90 93 26 05 	sts	0x0526, r25
    2eb6:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2eba:	10 92 6e 05 	sts	0x056E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2ebe:	80 91 6e 05 	lds	r24, 0x056E
    2ec2:	88 23       	and	r24, r24
    2ec4:	09 f0       	breq	.+2      	; 0x2ec8 <calibrateSensors+0x1d8>
    2ec6:	33 cf       	rjmp	.-410    	; 0x2d2e <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2ec8:	8f ef       	ldi	r24, 0xFF	; 255
    2eca:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2ece:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2ed2:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2ed6:	0e 94 1a 09 	call	0x1234	; 0x1234 <updateRedLed>
	updateGreenLed(pwm_green);
    2eda:	80 91 0d 02 	lds	r24, 0x020D
    2ede:	0e 94 30 09 	call	0x1260	; 0x1260 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2ee2:	80 91 0e 02 	lds	r24, 0x020E
    2ee6:	0e 94 46 09 	call	0x128c	; 0x128c <updateBlueLed>

}
    2eea:	df 91       	pop	r29
    2eec:	cf 91       	pop	r28
    2eee:	1f 91       	pop	r17
    2ef0:	0f 91       	pop	r16
    2ef2:	08 95       	ret

00002ef4 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2ef4:	08 95       	ret

00002ef6 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2ef6:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2ef8:	8d 91       	ld	r24, X+
    2efa:	9c 91       	ld	r25, X
    2efc:	11 97       	sbiw	r26, 0x01	; 1
    2efe:	00 97       	sbiw	r24, 0x00	; 0
    2f00:	69 f4       	brne	.+26     	; 0x2f1c <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2f02:	10 92 00 04 	sts	0x0400, r1
    2f06:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2f0a:	10 92 44 05 	sts	0x0544, r1
    2f0e:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    2f12:	10 92 5e 05 	sts	0x055E, r1
    2f16:	10 92 5d 05 	sts	0x055D, r1
    2f1a:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2f1c:	40 91 2d 05 	lds	r20, 0x052D
    2f20:	50 91 2e 05 	lds	r21, 0x052E
    2f24:	21 e0       	ldi	r18, 0x01	; 1
    2f26:	4e 30       	cpi	r20, 0x0E	; 14
    2f28:	52 07       	cpc	r21, r18
    2f2a:	4c f0       	brlt	.+18     	; 0x2f3e <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2f2c:	18 16       	cp	r1, r24
    2f2e:	19 06       	cpc	r1, r25
    2f30:	1c f4       	brge	.+6      	; 0x2f38 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2f32:	28 e6       	ldi	r18, 0x68	; 104
    2f34:	31 e0       	ldi	r19, 0x01	; 1
    2f36:	18 c0       	rjmp	.+48     	; 0x2f68 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2f38:	88 e6       	ldi	r24, 0x68	; 104
    2f3a:	91 e0       	ldi	r25, 0x01	; 1
    2f3c:	0b c0       	rjmp	.+22     	; 0x2f54 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2f3e:	44 3b       	cpi	r20, 0xB4	; 180
    2f40:	51 05       	cpc	r21, r1
    2f42:	1c f4       	brge	.+6      	; 0x2f4a <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2f44:	4a 35       	cpi	r20, 0x5A	; 90
    2f46:	51 05       	cpc	r21, r1
    2f48:	b4 f0       	brlt	.+44     	; 0x2f76 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2f4a:	18 16       	cp	r1, r24
    2f4c:	19 06       	cpc	r1, r25
    2f4e:	54 f4       	brge	.+20     	; 0x2f64 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2f50:	84 eb       	ldi	r24, 0xB4	; 180
    2f52:	90 e0       	ldi	r25, 0x00	; 0
    2f54:	84 1b       	sub	r24, r20
    2f56:	95 0b       	sbc	r25, r21
    2f58:	95 95       	asr	r25
    2f5a:	87 95       	ror	r24
    2f5c:	95 95       	asr	r25
    2f5e:	87 95       	ror	r24
    2f60:	49 96       	adiw	r24, 0x19	; 25
    2f62:	1c c0       	rjmp	.+56     	; 0x2f9c <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2f64:	24 eb       	ldi	r18, 0xB4	; 180
    2f66:	30 e0       	ldi	r19, 0x00	; 0
    2f68:	24 1b       	sub	r18, r20
    2f6a:	35 0b       	sbc	r19, r21
    2f6c:	35 95       	asr	r19
    2f6e:	27 95       	ror	r18
    2f70:	35 95       	asr	r19
    2f72:	27 95       	ror	r18
    2f74:	0f c0       	rjmp	.+30     	; 0x2f94 <start_vertical_speed_control_left+0x9e>
    2f76:	9a 01       	movw	r18, r20
    2f78:	35 95       	asr	r19
    2f7a:	27 95       	ror	r18
    2f7c:	35 95       	asr	r19
    2f7e:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2f80:	18 16       	cp	r1, r24
    2f82:	19 06       	cpc	r1, r25
    2f84:	3c f4       	brge	.+14     	; 0x2f94 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2f86:	27 5e       	subi	r18, 0xE7	; 231
    2f88:	3f 4f       	sbci	r19, 0xFF	; 255
    2f8a:	30 93 04 02 	sts	0x0204, r19
    2f8e:	20 93 03 02 	sts	0x0203, r18
    2f92:	08 c0       	rjmp	.+16     	; 0x2fa4 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2f94:	89 e1       	ldi	r24, 0x19	; 25
    2f96:	90 e0       	ldi	r25, 0x00	; 0
    2f98:	82 1b       	sub	r24, r18
    2f9a:	93 0b       	sbc	r25, r19
    2f9c:	90 93 04 02 	sts	0x0204, r25
    2fa0:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2fa4:	e0 91 43 05 	lds	r30, 0x0543
    2fa8:	f0 91 44 05 	lds	r31, 0x0544
    2fac:	f0 93 5e 05 	sts	0x055E, r31
    2fb0:	e0 93 5d 05 	sts	0x055D, r30
	if(*pwm_left >= 0) {
    2fb4:	8d 91       	ld	r24, X+
    2fb6:	9c 91       	ld	r25, X
    2fb8:	11 97       	sbiw	r26, 0x01	; 1
    2fba:	20 91 ef 03 	lds	r18, 0x03EF
    2fbe:	30 91 f0 03 	lds	r19, 0x03F0
    2fc2:	97 fd       	sbrc	r25, 7
    2fc4:	03 c0       	rjmp	.+6      	; 0x2fcc <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2fc6:	82 1b       	sub	r24, r18
    2fc8:	93 0b       	sbc	r25, r19
    2fca:	02 c0       	rjmp	.+4      	; 0x2fd0 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2fcc:	82 0f       	add	r24, r18
    2fce:	93 1f       	adc	r25, r19
    2fd0:	90 93 44 05 	sts	0x0544, r25
    2fd4:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2fd8:	60 91 43 05 	lds	r22, 0x0543
    2fdc:	70 91 44 05 	lds	r23, 0x0544
    2fe0:	80 91 ff 03 	lds	r24, 0x03FF
    2fe4:	90 91 00 04 	lds	r25, 0x0400
    2fe8:	86 0f       	add	r24, r22
    2fea:	97 1f       	adc	r25, r23
    2fec:	90 93 00 04 	sts	0x0400, r25
    2ff0:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2ff4:	26 e0       	ldi	r18, 0x06	; 6
    2ff6:	81 34       	cpi	r24, 0x41	; 65
    2ff8:	92 07       	cpc	r25, r18
    2ffa:	1c f0       	brlt	.+6      	; 0x3002 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2ffc:	80 e4       	ldi	r24, 0x40	; 64
    2ffe:	96 e0       	ldi	r25, 0x06	; 6
    3000:	05 c0       	rjmp	.+10     	; 0x300c <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    3002:	80 5c       	subi	r24, 0xC0	; 192
    3004:	99 4f       	sbci	r25, 0xF9	; 249
    3006:	34 f4       	brge	.+12     	; 0x3014 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    3008:	80 ec       	ldi	r24, 0xC0	; 192
    300a:	99 ef       	ldi	r25, 0xF9	; 249
    300c:	90 93 00 04 	sts	0x0400, r25
    3010:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    3014:	80 91 ff 03 	lds	r24, 0x03FF
    3018:	90 91 00 04 	lds	r25, 0x0400
    301c:	ac 01       	movw	r20, r24
    301e:	44 0f       	add	r20, r20
    3020:	55 1f       	adc	r21, r21
    3022:	48 0f       	add	r20, r24
    3024:	59 1f       	adc	r21, r25
    3026:	cb 01       	movw	r24, r22
    3028:	88 0f       	add	r24, r24
    302a:	99 1f       	adc	r25, r25
    302c:	9b 01       	movw	r18, r22
    302e:	22 0f       	add	r18, r18
    3030:	33 1f       	adc	r19, r19
    3032:	22 0f       	add	r18, r18
    3034:	33 1f       	adc	r19, r19
    3036:	22 0f       	add	r18, r18
    3038:	33 1f       	adc	r19, r19
    303a:	82 0f       	add	r24, r18
    303c:	93 1f       	adc	r25, r19
    303e:	48 0f       	add	r20, r24
    3040:	59 1f       	adc	r21, r25
    3042:	e6 1b       	sub	r30, r22
    3044:	f7 0b       	sbc	r31, r23
    3046:	ee 0f       	add	r30, r30
    3048:	ff 1f       	adc	r31, r31
    304a:	4e 0f       	add	r20, r30
    304c:	5f 1f       	adc	r21, r31
    304e:	2d 91       	ld	r18, X+
    3050:	3c 91       	ld	r19, X
    3052:	11 97       	sbiw	r26, 0x01	; 1
    3054:	80 91 03 02 	lds	r24, 0x0203
    3058:	90 91 04 02 	lds	r25, 0x0204
    305c:	bc 01       	movw	r22, r24
    305e:	26 9f       	mul	r18, r22
    3060:	c0 01       	movw	r24, r0
    3062:	27 9f       	mul	r18, r23
    3064:	90 0d       	add	r25, r0
    3066:	36 9f       	mul	r19, r22
    3068:	90 0d       	add	r25, r0
    306a:	11 24       	eor	r1, r1
    306c:	48 0f       	add	r20, r24
    306e:	59 1f       	adc	r21, r25
    3070:	50 93 fe 03 	sts	0x03FE, r21
    3074:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3078:	57 ff       	sbrs	r21, 7
    307a:	0f c0       	rjmp	.+30     	; 0x309a <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    307c:	11 96       	adiw	r26, 0x01	; 1
    307e:	8c 91       	ld	r24, X
    3080:	11 97       	sbiw	r26, 0x01	; 1
    3082:	99 27       	eor	r25, r25
    3084:	87 fd       	sbrc	r24, 7
    3086:	90 95       	com	r25
    3088:	99 0f       	add	r25, r25
    308a:	88 0b       	sbc	r24, r24
    308c:	98 2f       	mov	r25, r24
    308e:	84 23       	and	r24, r20
    3090:	95 23       	and	r25, r21
    3092:	90 93 fe 03 	sts	0x03FE, r25
    3096:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    309a:	80 91 fd 03 	lds	r24, 0x03FD
    309e:	90 91 fe 03 	lds	r25, 0x03FE
    30a2:	18 16       	cp	r1, r24
    30a4:	19 06       	cpc	r1, r25
    30a6:	4c f4       	brge	.+18     	; 0x30ba <start_vertical_speed_control_left+0x1c4>
    30a8:	8d 91       	ld	r24, X+
    30aa:	9c 91       	ld	r25, X
    30ac:	11 97       	sbiw	r26, 0x01	; 1
    30ae:	97 ff       	sbrs	r25, 7
    30b0:	04 c0       	rjmp	.+8      	; 0x30ba <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    30b2:	10 92 fe 03 	sts	0x03FE, r1
    30b6:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    30ba:	80 91 fd 03 	lds	r24, 0x03FD
    30be:	90 91 fe 03 	lds	r25, 0x03FE
    30c2:	81 5c       	subi	r24, 0xC1	; 193
    30c4:	9d 45       	sbci	r25, 0x5D	; 93
    30c6:	34 f0       	brlt	.+12     	; 0x30d4 <start_vertical_speed_control_left+0x1de>
    30c8:	80 ec       	ldi	r24, 0xC0	; 192
    30ca:	9d e5       	ldi	r25, 0x5D	; 93
    30cc:	90 93 fe 03 	sts	0x03FE, r25
    30d0:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    30d4:	80 91 fd 03 	lds	r24, 0x03FD
    30d8:	90 91 fe 03 	lds	r25, 0x03FE
    30dc:	80 54       	subi	r24, 0x40	; 64
    30de:	92 4a       	sbci	r25, 0xA2	; 162
    30e0:	34 f4       	brge	.+12     	; 0x30ee <start_vertical_speed_control_left+0x1f8>
    30e2:	80 e4       	ldi	r24, 0x40	; 64
    30e4:	92 ea       	ldi	r25, 0xA2	; 162
    30e6:	90 93 fe 03 	sts	0x03FE, r25
    30ea:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    30ee:	80 91 fd 03 	lds	r24, 0x03FD
    30f2:	90 91 fe 03 	lds	r25, 0x03FE
    30f6:	24 e0       	ldi	r18, 0x04	; 4
    30f8:	95 95       	asr	r25
    30fa:	87 95       	ror	r24
    30fc:	2a 95       	dec	r18
    30fe:	e1 f7       	brne	.-8      	; 0x30f8 <start_vertical_speed_control_left+0x202>
    3100:	11 96       	adiw	r26, 0x01	; 1
    3102:	9c 93       	st	X, r25
    3104:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3106:	81 50       	subi	r24, 0x01	; 1
    3108:	92 40       	sbci	r25, 0x02	; 2
    310a:	2c f0       	brlt	.+10     	; 0x3116 <start_vertical_speed_control_left+0x220>
    310c:	80 e0       	ldi	r24, 0x00	; 0
    310e:	92 e0       	ldi	r25, 0x02	; 2
    3110:	11 96       	adiw	r26, 0x01	; 1
    3112:	9c 93       	st	X, r25
    3114:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3116:	8d 91       	ld	r24, X+
    3118:	9c 91       	ld	r25, X
    311a:	11 97       	sbiw	r26, 0x01	; 1
    311c:	80 50       	subi	r24, 0x00	; 0
    311e:	9e 4f       	sbci	r25, 0xFE	; 254
    3120:	24 f4       	brge	.+8      	; 0x312a <start_vertical_speed_control_left+0x234>
    3122:	80 e0       	ldi	r24, 0x00	; 0
    3124:	9e ef       	ldi	r25, 0xFE	; 254
    3126:	8d 93       	st	X+, r24
    3128:	9c 93       	st	X, r25
    312a:	08 95       	ret

0000312c <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    312c:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    312e:	8d 91       	ld	r24, X+
    3130:	9c 91       	ld	r25, X
    3132:	11 97       	sbiw	r26, 0x01	; 1
    3134:	00 97       	sbiw	r24, 0x00	; 0
    3136:	69 f4       	brne	.+26     	; 0x3152 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3138:	10 92 02 04 	sts	0x0402, r1
    313c:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    3140:	10 92 6d 05 	sts	0x056D, r1
    3144:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    3148:	10 92 46 05 	sts	0x0546, r1
    314c:	10 92 45 05 	sts	0x0545, r1
    3150:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3152:	40 91 2d 05 	lds	r20, 0x052D
    3156:	50 91 2e 05 	lds	r21, 0x052E
    315a:	21 e0       	ldi	r18, 0x01	; 1
    315c:	4e 30       	cpi	r20, 0x0E	; 14
    315e:	52 07       	cpc	r21, r18
    3160:	4c f0       	brlt	.+18     	; 0x3174 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3162:	18 16       	cp	r1, r24
    3164:	19 06       	cpc	r1, r25
    3166:	1c f4       	brge	.+6      	; 0x316e <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    3168:	28 e6       	ldi	r18, 0x68	; 104
    316a:	31 e0       	ldi	r19, 0x01	; 1
    316c:	18 c0       	rjmp	.+48     	; 0x319e <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    316e:	88 e6       	ldi	r24, 0x68	; 104
    3170:	91 e0       	ldi	r25, 0x01	; 1
    3172:	0b c0       	rjmp	.+22     	; 0x318a <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3174:	44 3b       	cpi	r20, 0xB4	; 180
    3176:	51 05       	cpc	r21, r1
    3178:	1c f4       	brge	.+6      	; 0x3180 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    317a:	4a 35       	cpi	r20, 0x5A	; 90
    317c:	51 05       	cpc	r21, r1
    317e:	b4 f0       	brlt	.+44     	; 0x31ac <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3180:	18 16       	cp	r1, r24
    3182:	19 06       	cpc	r1, r25
    3184:	54 f4       	brge	.+20     	; 0x319a <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3186:	84 eb       	ldi	r24, 0xB4	; 180
    3188:	90 e0       	ldi	r25, 0x00	; 0
    318a:	84 1b       	sub	r24, r20
    318c:	95 0b       	sbc	r25, r21
    318e:	95 95       	asr	r25
    3190:	87 95       	ror	r24
    3192:	95 95       	asr	r25
    3194:	87 95       	ror	r24
    3196:	49 96       	adiw	r24, 0x19	; 25
    3198:	1c c0       	rjmp	.+56     	; 0x31d2 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    319a:	24 eb       	ldi	r18, 0xB4	; 180
    319c:	30 e0       	ldi	r19, 0x00	; 0
    319e:	24 1b       	sub	r18, r20
    31a0:	35 0b       	sbc	r19, r21
    31a2:	35 95       	asr	r19
    31a4:	27 95       	ror	r18
    31a6:	35 95       	asr	r19
    31a8:	27 95       	ror	r18
    31aa:	0f c0       	rjmp	.+30     	; 0x31ca <start_vertical_speed_control_right+0x9e>
    31ac:	9a 01       	movw	r18, r20
    31ae:	35 95       	asr	r19
    31b0:	27 95       	ror	r18
    31b2:	35 95       	asr	r19
    31b4:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    31b6:	18 16       	cp	r1, r24
    31b8:	19 06       	cpc	r1, r25
    31ba:	3c f4       	brge	.+14     	; 0x31ca <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    31bc:	27 5e       	subi	r18, 0xE7	; 231
    31be:	3f 4f       	sbci	r19, 0xFF	; 255
    31c0:	30 93 06 02 	sts	0x0206, r19
    31c4:	20 93 05 02 	sts	0x0205, r18
    31c8:	08 c0       	rjmp	.+16     	; 0x31da <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    31ca:	89 e1       	ldi	r24, 0x19	; 25
    31cc:	90 e0       	ldi	r25, 0x00	; 0
    31ce:	82 1b       	sub	r24, r18
    31d0:	93 0b       	sbc	r25, r19
    31d2:	90 93 06 02 	sts	0x0206, r25
    31d6:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    31da:	e0 91 6c 05 	lds	r30, 0x056C
    31de:	f0 91 6d 05 	lds	r31, 0x056D
    31e2:	f0 93 46 05 	sts	0x0546, r31
    31e6:	e0 93 45 05 	sts	0x0545, r30
	if(*pwm_right >= 0) {
    31ea:	8d 91       	ld	r24, X+
    31ec:	9c 91       	ld	r25, X
    31ee:	11 97       	sbiw	r26, 0x01	; 1
    31f0:	20 91 f1 03 	lds	r18, 0x03F1
    31f4:	30 91 f2 03 	lds	r19, 0x03F2
    31f8:	97 fd       	sbrc	r25, 7
    31fa:	03 c0       	rjmp	.+6      	; 0x3202 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    31fc:	82 1b       	sub	r24, r18
    31fe:	93 0b       	sbc	r25, r19
    3200:	02 c0       	rjmp	.+4      	; 0x3206 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3202:	82 0f       	add	r24, r18
    3204:	93 1f       	adc	r25, r19
    3206:	90 93 6d 05 	sts	0x056D, r25
    320a:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    320e:	60 91 6c 05 	lds	r22, 0x056C
    3212:	70 91 6d 05 	lds	r23, 0x056D
    3216:	80 91 01 04 	lds	r24, 0x0401
    321a:	90 91 02 04 	lds	r25, 0x0402
    321e:	86 0f       	add	r24, r22
    3220:	97 1f       	adc	r25, r23
    3222:	90 93 02 04 	sts	0x0402, r25
    3226:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    322a:	26 e0       	ldi	r18, 0x06	; 6
    322c:	81 34       	cpi	r24, 0x41	; 65
    322e:	92 07       	cpc	r25, r18
    3230:	1c f0       	brlt	.+6      	; 0x3238 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    3232:	80 e4       	ldi	r24, 0x40	; 64
    3234:	96 e0       	ldi	r25, 0x06	; 6
    3236:	05 c0       	rjmp	.+10     	; 0x3242 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3238:	80 5c       	subi	r24, 0xC0	; 192
    323a:	99 4f       	sbci	r25, 0xF9	; 249
    323c:	34 f4       	brge	.+12     	; 0x324a <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    323e:	80 ec       	ldi	r24, 0xC0	; 192
    3240:	99 ef       	ldi	r25, 0xF9	; 249
    3242:	90 93 02 04 	sts	0x0402, r25
    3246:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    324a:	80 91 01 04 	lds	r24, 0x0401
    324e:	90 91 02 04 	lds	r25, 0x0402
    3252:	ac 01       	movw	r20, r24
    3254:	44 0f       	add	r20, r20
    3256:	55 1f       	adc	r21, r21
    3258:	48 0f       	add	r20, r24
    325a:	59 1f       	adc	r21, r25
    325c:	cb 01       	movw	r24, r22
    325e:	88 0f       	add	r24, r24
    3260:	99 1f       	adc	r25, r25
    3262:	9b 01       	movw	r18, r22
    3264:	22 0f       	add	r18, r18
    3266:	33 1f       	adc	r19, r19
    3268:	22 0f       	add	r18, r18
    326a:	33 1f       	adc	r19, r19
    326c:	22 0f       	add	r18, r18
    326e:	33 1f       	adc	r19, r19
    3270:	82 0f       	add	r24, r18
    3272:	93 1f       	adc	r25, r19
    3274:	48 0f       	add	r20, r24
    3276:	59 1f       	adc	r21, r25
    3278:	e6 1b       	sub	r30, r22
    327a:	f7 0b       	sbc	r31, r23
    327c:	ee 0f       	add	r30, r30
    327e:	ff 1f       	adc	r31, r31
    3280:	4e 0f       	add	r20, r30
    3282:	5f 1f       	adc	r21, r31
    3284:	2d 91       	ld	r18, X+
    3286:	3c 91       	ld	r19, X
    3288:	11 97       	sbiw	r26, 0x01	; 1
    328a:	80 91 05 02 	lds	r24, 0x0205
    328e:	90 91 06 02 	lds	r25, 0x0206
    3292:	bc 01       	movw	r22, r24
    3294:	26 9f       	mul	r18, r22
    3296:	c0 01       	movw	r24, r0
    3298:	27 9f       	mul	r18, r23
    329a:	90 0d       	add	r25, r0
    329c:	36 9f       	mul	r19, r22
    329e:	90 0d       	add	r25, r0
    32a0:	11 24       	eor	r1, r1
    32a2:	48 0f       	add	r20, r24
    32a4:	59 1f       	adc	r21, r25
    32a6:	50 93 fc 03 	sts	0x03FC, r21
    32aa:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    32ae:	57 ff       	sbrs	r21, 7
    32b0:	0f c0       	rjmp	.+30     	; 0x32d0 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    32b2:	11 96       	adiw	r26, 0x01	; 1
    32b4:	8c 91       	ld	r24, X
    32b6:	11 97       	sbiw	r26, 0x01	; 1
    32b8:	99 27       	eor	r25, r25
    32ba:	87 fd       	sbrc	r24, 7
    32bc:	90 95       	com	r25
    32be:	99 0f       	add	r25, r25
    32c0:	88 0b       	sbc	r24, r24
    32c2:	98 2f       	mov	r25, r24
    32c4:	84 23       	and	r24, r20
    32c6:	95 23       	and	r25, r21
    32c8:	90 93 fc 03 	sts	0x03FC, r25
    32cc:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    32d0:	80 91 fb 03 	lds	r24, 0x03FB
    32d4:	90 91 fc 03 	lds	r25, 0x03FC
    32d8:	18 16       	cp	r1, r24
    32da:	19 06       	cpc	r1, r25
    32dc:	4c f4       	brge	.+18     	; 0x32f0 <start_vertical_speed_control_right+0x1c4>
    32de:	8d 91       	ld	r24, X+
    32e0:	9c 91       	ld	r25, X
    32e2:	11 97       	sbiw	r26, 0x01	; 1
    32e4:	97 ff       	sbrs	r25, 7
    32e6:	04 c0       	rjmp	.+8      	; 0x32f0 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    32e8:	10 92 fc 03 	sts	0x03FC, r1
    32ec:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    32f0:	80 91 fb 03 	lds	r24, 0x03FB
    32f4:	90 91 fc 03 	lds	r25, 0x03FC
    32f8:	81 5c       	subi	r24, 0xC1	; 193
    32fa:	9d 45       	sbci	r25, 0x5D	; 93
    32fc:	34 f0       	brlt	.+12     	; 0x330a <start_vertical_speed_control_right+0x1de>
    32fe:	80 ec       	ldi	r24, 0xC0	; 192
    3300:	9d e5       	ldi	r25, 0x5D	; 93
    3302:	90 93 fc 03 	sts	0x03FC, r25
    3306:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    330a:	80 91 fb 03 	lds	r24, 0x03FB
    330e:	90 91 fc 03 	lds	r25, 0x03FC
    3312:	80 54       	subi	r24, 0x40	; 64
    3314:	92 4a       	sbci	r25, 0xA2	; 162
    3316:	34 f4       	brge	.+12     	; 0x3324 <start_vertical_speed_control_right+0x1f8>
    3318:	80 e4       	ldi	r24, 0x40	; 64
    331a:	92 ea       	ldi	r25, 0xA2	; 162
    331c:	90 93 fc 03 	sts	0x03FC, r25
    3320:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3324:	80 91 fb 03 	lds	r24, 0x03FB
    3328:	90 91 fc 03 	lds	r25, 0x03FC
    332c:	74 e0       	ldi	r23, 0x04	; 4
    332e:	95 95       	asr	r25
    3330:	87 95       	ror	r24
    3332:	7a 95       	dec	r23
    3334:	e1 f7       	brne	.-8      	; 0x332e <start_vertical_speed_control_right+0x202>
    3336:	11 96       	adiw	r26, 0x01	; 1
    3338:	9c 93       	st	X, r25
    333a:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    333c:	81 50       	subi	r24, 0x01	; 1
    333e:	92 40       	sbci	r25, 0x02	; 2
    3340:	2c f0       	brlt	.+10     	; 0x334c <start_vertical_speed_control_right+0x220>
    3342:	80 e0       	ldi	r24, 0x00	; 0
    3344:	92 e0       	ldi	r25, 0x02	; 2
    3346:	11 96       	adiw	r26, 0x01	; 1
    3348:	9c 93       	st	X, r25
    334a:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    334c:	8d 91       	ld	r24, X+
    334e:	9c 91       	ld	r25, X
    3350:	11 97       	sbiw	r26, 0x01	; 1
    3352:	80 50       	subi	r24, 0x00	; 0
    3354:	9e 4f       	sbci	r25, 0xFE	; 254
    3356:	24 f4       	brge	.+8      	; 0x3360 <start_vertical_speed_control_right+0x234>
    3358:	80 e0       	ldi	r24, 0x00	; 0
    335a:	9e ef       	ldi	r25, 0xFE	; 254
    335c:	8d 93       	st	X+, r24
    335e:	9c 93       	st	X, r25
    3360:	08 95       	ret

00003362 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3362:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3364:	80 81       	ld	r24, Z
    3366:	91 81       	ldd	r25, Z+1	; 0x01
    3368:	89 2b       	or	r24, r25
    336a:	69 f4       	brne	.+26     	; 0x3386 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    336c:	10 92 02 04 	sts	0x0402, r1
    3370:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    3374:	10 92 6d 05 	sts	0x056D, r1
    3378:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    337c:	10 92 46 05 	sts	0x0546, r1
    3380:	10 92 45 05 	sts	0x0545, r1
    3384:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3386:	60 91 6c 05 	lds	r22, 0x056C
    338a:	70 91 6d 05 	lds	r23, 0x056D
    338e:	70 93 46 05 	sts	0x0546, r23
    3392:	60 93 45 05 	sts	0x0545, r22
	if(*pwm_right >= 0) {
    3396:	80 81       	ld	r24, Z
    3398:	91 81       	ldd	r25, Z+1	; 0x01
    339a:	40 91 f1 03 	lds	r20, 0x03F1
    339e:	50 91 f2 03 	lds	r21, 0x03F2
    33a2:	97 fd       	sbrc	r25, 7
    33a4:	03 c0       	rjmp	.+6      	; 0x33ac <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    33a6:	84 1b       	sub	r24, r20
    33a8:	95 0b       	sbc	r25, r21
    33aa:	02 c0       	rjmp	.+4      	; 0x33b0 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    33ac:	84 0f       	add	r24, r20
    33ae:	95 1f       	adc	r25, r21
    33b0:	90 93 6d 05 	sts	0x056D, r25
    33b4:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    33b8:	20 91 6c 05 	lds	r18, 0x056C
    33bc:	30 91 6d 05 	lds	r19, 0x056D
    33c0:	80 91 01 04 	lds	r24, 0x0401
    33c4:	90 91 02 04 	lds	r25, 0x0402
    33c8:	82 0f       	add	r24, r18
    33ca:	93 1f       	adc	r25, r19
    33cc:	90 93 02 04 	sts	0x0402, r25
    33d0:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    33d4:	46 e0       	ldi	r20, 0x06	; 6
    33d6:	81 34       	cpi	r24, 0x41	; 65
    33d8:	94 07       	cpc	r25, r20
    33da:	1c f0       	brlt	.+6      	; 0x33e2 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    33dc:	80 e4       	ldi	r24, 0x40	; 64
    33de:	96 e0       	ldi	r25, 0x06	; 6
    33e0:	05 c0       	rjmp	.+10     	; 0x33ec <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    33e2:	80 5c       	subi	r24, 0xC0	; 192
    33e4:	99 4f       	sbci	r25, 0xF9	; 249
    33e6:	34 f4       	brge	.+12     	; 0x33f4 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    33e8:	80 ec       	ldi	r24, 0xC0	; 192
    33ea:	99 ef       	ldi	r25, 0xF9	; 249
    33ec:	90 93 02 04 	sts	0x0402, r25
    33f0:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    33f4:	40 91 01 04 	lds	r20, 0x0401
    33f8:	50 91 02 04 	lds	r21, 0x0402
    33fc:	44 0f       	add	r20, r20
    33fe:	55 1f       	adc	r21, r21
    3400:	89 e1       	ldi	r24, 0x19	; 25
    3402:	90 e0       	ldi	r25, 0x00	; 0
    3404:	dc 01       	movw	r26, r24
    3406:	2a 9f       	mul	r18, r26
    3408:	c0 01       	movw	r24, r0
    340a:	2b 9f       	mul	r18, r27
    340c:	90 0d       	add	r25, r0
    340e:	3a 9f       	mul	r19, r26
    3410:	90 0d       	add	r25, r0
    3412:	11 24       	eor	r1, r1
    3414:	48 0f       	add	r20, r24
    3416:	59 1f       	adc	r21, r25
    3418:	cb 01       	movw	r24, r22
    341a:	82 1b       	sub	r24, r18
    341c:	93 0b       	sbc	r25, r19
    341e:	9c 01       	movw	r18, r24
    3420:	88 0f       	add	r24, r24
    3422:	99 1f       	adc	r25, r25
    3424:	82 0f       	add	r24, r18
    3426:	93 1f       	adc	r25, r19
    3428:	48 0f       	add	r20, r24
    342a:	59 1f       	adc	r21, r25
    342c:	80 81       	ld	r24, Z
    342e:	91 81       	ldd	r25, Z+1	; 0x01
    3430:	b3 e0       	ldi	r27, 0x03	; 3
    3432:	88 0f       	add	r24, r24
    3434:	99 1f       	adc	r25, r25
    3436:	ba 95       	dec	r27
    3438:	e1 f7       	brne	.-8      	; 0x3432 <start_horizontal_speed_control_right+0xd0>
    343a:	48 0f       	add	r20, r24
    343c:	59 1f       	adc	r21, r25
    343e:	50 93 fc 03 	sts	0x03FC, r21
    3442:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3446:	57 ff       	sbrs	r21, 7
    3448:	0d c0       	rjmp	.+26     	; 0x3464 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    344a:	81 81       	ldd	r24, Z+1	; 0x01
    344c:	99 27       	eor	r25, r25
    344e:	87 fd       	sbrc	r24, 7
    3450:	90 95       	com	r25
    3452:	99 0f       	add	r25, r25
    3454:	88 0b       	sbc	r24, r24
    3456:	98 2f       	mov	r25, r24
    3458:	84 23       	and	r24, r20
    345a:	95 23       	and	r25, r21
    345c:	90 93 fc 03 	sts	0x03FC, r25
    3460:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3464:	80 91 fb 03 	lds	r24, 0x03FB
    3468:	90 91 fc 03 	lds	r25, 0x03FC
    346c:	18 16       	cp	r1, r24
    346e:	19 06       	cpc	r1, r25
    3470:	44 f4       	brge	.+16     	; 0x3482 <start_horizontal_speed_control_right+0x120>
    3472:	80 81       	ld	r24, Z
    3474:	91 81       	ldd	r25, Z+1	; 0x01
    3476:	97 ff       	sbrs	r25, 7
    3478:	04 c0       	rjmp	.+8      	; 0x3482 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    347a:	10 92 fc 03 	sts	0x03FC, r1
    347e:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3482:	80 91 fb 03 	lds	r24, 0x03FB
    3486:	90 91 fc 03 	lds	r25, 0x03FC
    348a:	81 5c       	subi	r24, 0xC1	; 193
    348c:	9d 45       	sbci	r25, 0x5D	; 93
    348e:	34 f0       	brlt	.+12     	; 0x349c <start_horizontal_speed_control_right+0x13a>
    3490:	80 ec       	ldi	r24, 0xC0	; 192
    3492:	9d e5       	ldi	r25, 0x5D	; 93
    3494:	90 93 fc 03 	sts	0x03FC, r25
    3498:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    349c:	80 91 fb 03 	lds	r24, 0x03FB
    34a0:	90 91 fc 03 	lds	r25, 0x03FC
    34a4:	80 54       	subi	r24, 0x40	; 64
    34a6:	92 4a       	sbci	r25, 0xA2	; 162
    34a8:	34 f4       	brge	.+12     	; 0x34b6 <start_horizontal_speed_control_right+0x154>
    34aa:	80 e4       	ldi	r24, 0x40	; 64
    34ac:	92 ea       	ldi	r25, 0xA2	; 162
    34ae:	90 93 fc 03 	sts	0x03FC, r25
    34b2:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    34b6:	80 91 fb 03 	lds	r24, 0x03FB
    34ba:	90 91 fc 03 	lds	r25, 0x03FC
    34be:	74 e0       	ldi	r23, 0x04	; 4
    34c0:	95 95       	asr	r25
    34c2:	87 95       	ror	r24
    34c4:	7a 95       	dec	r23
    34c6:	e1 f7       	brne	.-8      	; 0x34c0 <start_horizontal_speed_control_right+0x15e>
    34c8:	91 83       	std	Z+1, r25	; 0x01
    34ca:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    34cc:	18 16       	cp	r1, r24
    34ce:	19 06       	cpc	r1, r25
    34d0:	14 f4       	brge	.+4      	; 0x34d6 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    34d2:	4e 96       	adiw	r24, 0x1e	; 30
    34d4:	03 c0       	rjmp	.+6      	; 0x34dc <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    34d6:	00 97       	sbiw	r24, 0x00	; 0
    34d8:	19 f0       	breq	.+6      	; 0x34e0 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    34da:	4e 97       	sbiw	r24, 0x1e	; 30
    34dc:	91 83       	std	Z+1, r25	; 0x01
    34de:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    34e0:	80 81       	ld	r24, Z
    34e2:	91 81       	ldd	r25, Z+1	; 0x01
    34e4:	81 50       	subi	r24, 0x01	; 1
    34e6:	92 40       	sbci	r25, 0x02	; 2
    34e8:	24 f0       	brlt	.+8      	; 0x34f2 <start_horizontal_speed_control_right+0x190>
    34ea:	80 e0       	ldi	r24, 0x00	; 0
    34ec:	92 e0       	ldi	r25, 0x02	; 2
    34ee:	91 83       	std	Z+1, r25	; 0x01
    34f0:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    34f2:	80 81       	ld	r24, Z
    34f4:	91 81       	ldd	r25, Z+1	; 0x01
    34f6:	80 50       	subi	r24, 0x00	; 0
    34f8:	9e 4f       	sbci	r25, 0xFE	; 254
    34fa:	24 f4       	brge	.+8      	; 0x3504 <start_horizontal_speed_control_right+0x1a2>
    34fc:	80 e0       	ldi	r24, 0x00	; 0
    34fe:	9e ef       	ldi	r25, 0xFE	; 254
    3500:	91 83       	std	Z+1, r25	; 0x01
    3502:	80 83       	st	Z, r24
    3504:	08 95       	ret

00003506 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3506:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3508:	80 81       	ld	r24, Z
    350a:	91 81       	ldd	r25, Z+1	; 0x01
    350c:	89 2b       	or	r24, r25
    350e:	69 f4       	brne	.+26     	; 0x352a <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3510:	10 92 00 04 	sts	0x0400, r1
    3514:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3518:	10 92 44 05 	sts	0x0544, r1
    351c:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    3520:	10 92 5e 05 	sts	0x055E, r1
    3524:	10 92 5d 05 	sts	0x055D, r1
    3528:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    352a:	60 91 43 05 	lds	r22, 0x0543
    352e:	70 91 44 05 	lds	r23, 0x0544
    3532:	70 93 5e 05 	sts	0x055E, r23
    3536:	60 93 5d 05 	sts	0x055D, r22
	if(*pwm_left >= 0) {
    353a:	80 81       	ld	r24, Z
    353c:	91 81       	ldd	r25, Z+1	; 0x01
    353e:	40 91 ef 03 	lds	r20, 0x03EF
    3542:	50 91 f0 03 	lds	r21, 0x03F0
    3546:	97 fd       	sbrc	r25, 7
    3548:	03 c0       	rjmp	.+6      	; 0x3550 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    354a:	84 1b       	sub	r24, r20
    354c:	95 0b       	sbc	r25, r21
    354e:	02 c0       	rjmp	.+4      	; 0x3554 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    3550:	84 0f       	add	r24, r20
    3552:	95 1f       	adc	r25, r21
    3554:	90 93 44 05 	sts	0x0544, r25
    3558:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    355c:	20 91 43 05 	lds	r18, 0x0543
    3560:	30 91 44 05 	lds	r19, 0x0544
    3564:	80 91 ff 03 	lds	r24, 0x03FF
    3568:	90 91 00 04 	lds	r25, 0x0400
    356c:	82 0f       	add	r24, r18
    356e:	93 1f       	adc	r25, r19
    3570:	90 93 00 04 	sts	0x0400, r25
    3574:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3578:	46 e0       	ldi	r20, 0x06	; 6
    357a:	81 34       	cpi	r24, 0x41	; 65
    357c:	94 07       	cpc	r25, r20
    357e:	1c f0       	brlt	.+6      	; 0x3586 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3580:	80 e4       	ldi	r24, 0x40	; 64
    3582:	96 e0       	ldi	r25, 0x06	; 6
    3584:	05 c0       	rjmp	.+10     	; 0x3590 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3586:	80 5c       	subi	r24, 0xC0	; 192
    3588:	99 4f       	sbci	r25, 0xF9	; 249
    358a:	34 f4       	brge	.+12     	; 0x3598 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    358c:	80 ec       	ldi	r24, 0xC0	; 192
    358e:	99 ef       	ldi	r25, 0xF9	; 249
    3590:	90 93 00 04 	sts	0x0400, r25
    3594:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3598:	40 91 ff 03 	lds	r20, 0x03FF
    359c:	50 91 00 04 	lds	r21, 0x0400
    35a0:	44 0f       	add	r20, r20
    35a2:	55 1f       	adc	r21, r21
    35a4:	89 e1       	ldi	r24, 0x19	; 25
    35a6:	90 e0       	ldi	r25, 0x00	; 0
    35a8:	dc 01       	movw	r26, r24
    35aa:	2a 9f       	mul	r18, r26
    35ac:	c0 01       	movw	r24, r0
    35ae:	2b 9f       	mul	r18, r27
    35b0:	90 0d       	add	r25, r0
    35b2:	3a 9f       	mul	r19, r26
    35b4:	90 0d       	add	r25, r0
    35b6:	11 24       	eor	r1, r1
    35b8:	48 0f       	add	r20, r24
    35ba:	59 1f       	adc	r21, r25
    35bc:	cb 01       	movw	r24, r22
    35be:	82 1b       	sub	r24, r18
    35c0:	93 0b       	sbc	r25, r19
    35c2:	9c 01       	movw	r18, r24
    35c4:	88 0f       	add	r24, r24
    35c6:	99 1f       	adc	r25, r25
    35c8:	82 0f       	add	r24, r18
    35ca:	93 1f       	adc	r25, r19
    35cc:	48 0f       	add	r20, r24
    35ce:	59 1f       	adc	r21, r25
    35d0:	80 81       	ld	r24, Z
    35d2:	91 81       	ldd	r25, Z+1	; 0x01
    35d4:	33 e0       	ldi	r19, 0x03	; 3
    35d6:	88 0f       	add	r24, r24
    35d8:	99 1f       	adc	r25, r25
    35da:	3a 95       	dec	r19
    35dc:	e1 f7       	brne	.-8      	; 0x35d6 <start_horizontal_speed_control_left+0xd0>
    35de:	48 0f       	add	r20, r24
    35e0:	59 1f       	adc	r21, r25
    35e2:	50 93 fe 03 	sts	0x03FE, r21
    35e6:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    35ea:	57 ff       	sbrs	r21, 7
    35ec:	0d c0       	rjmp	.+26     	; 0x3608 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    35ee:	81 81       	ldd	r24, Z+1	; 0x01
    35f0:	99 27       	eor	r25, r25
    35f2:	87 fd       	sbrc	r24, 7
    35f4:	90 95       	com	r25
    35f6:	99 0f       	add	r25, r25
    35f8:	88 0b       	sbc	r24, r24
    35fa:	98 2f       	mov	r25, r24
    35fc:	84 23       	and	r24, r20
    35fe:	95 23       	and	r25, r21
    3600:	90 93 fe 03 	sts	0x03FE, r25
    3604:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3608:	80 91 fd 03 	lds	r24, 0x03FD
    360c:	90 91 fe 03 	lds	r25, 0x03FE
    3610:	18 16       	cp	r1, r24
    3612:	19 06       	cpc	r1, r25
    3614:	44 f4       	brge	.+16     	; 0x3626 <start_horizontal_speed_control_left+0x120>
    3616:	80 81       	ld	r24, Z
    3618:	91 81       	ldd	r25, Z+1	; 0x01
    361a:	97 ff       	sbrs	r25, 7
    361c:	04 c0       	rjmp	.+8      	; 0x3626 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    361e:	10 92 fe 03 	sts	0x03FE, r1
    3622:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3626:	80 91 fd 03 	lds	r24, 0x03FD
    362a:	90 91 fe 03 	lds	r25, 0x03FE
    362e:	81 5c       	subi	r24, 0xC1	; 193
    3630:	9d 45       	sbci	r25, 0x5D	; 93
    3632:	34 f0       	brlt	.+12     	; 0x3640 <start_horizontal_speed_control_left+0x13a>
    3634:	80 ec       	ldi	r24, 0xC0	; 192
    3636:	9d e5       	ldi	r25, 0x5D	; 93
    3638:	90 93 fe 03 	sts	0x03FE, r25
    363c:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3640:	80 91 fd 03 	lds	r24, 0x03FD
    3644:	90 91 fe 03 	lds	r25, 0x03FE
    3648:	80 54       	subi	r24, 0x40	; 64
    364a:	92 4a       	sbci	r25, 0xA2	; 162
    364c:	34 f4       	brge	.+12     	; 0x365a <start_horizontal_speed_control_left+0x154>
    364e:	80 e4       	ldi	r24, 0x40	; 64
    3650:	92 ea       	ldi	r25, 0xA2	; 162
    3652:	90 93 fe 03 	sts	0x03FE, r25
    3656:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    365a:	80 91 fd 03 	lds	r24, 0x03FD
    365e:	90 91 fe 03 	lds	r25, 0x03FE
    3662:	b4 e0       	ldi	r27, 0x04	; 4
    3664:	95 95       	asr	r25
    3666:	87 95       	ror	r24
    3668:	ba 95       	dec	r27
    366a:	e1 f7       	brne	.-8      	; 0x3664 <start_horizontal_speed_control_left+0x15e>
    366c:	91 83       	std	Z+1, r25	; 0x01
    366e:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    3670:	18 16       	cp	r1, r24
    3672:	19 06       	cpc	r1, r25
    3674:	14 f4       	brge	.+4      	; 0x367a <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3676:	4e 96       	adiw	r24, 0x1e	; 30
    3678:	03 c0       	rjmp	.+6      	; 0x3680 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    367a:	00 97       	sbiw	r24, 0x00	; 0
    367c:	19 f0       	breq	.+6      	; 0x3684 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    367e:	4e 97       	sbiw	r24, 0x1e	; 30
    3680:	91 83       	std	Z+1, r25	; 0x01
    3682:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3684:	80 81       	ld	r24, Z
    3686:	91 81       	ldd	r25, Z+1	; 0x01
    3688:	81 50       	subi	r24, 0x01	; 1
    368a:	92 40       	sbci	r25, 0x02	; 2
    368c:	24 f0       	brlt	.+8      	; 0x3696 <start_horizontal_speed_control_left+0x190>
    368e:	80 e0       	ldi	r24, 0x00	; 0
    3690:	92 e0       	ldi	r25, 0x02	; 2
    3692:	91 83       	std	Z+1, r25	; 0x01
    3694:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3696:	80 81       	ld	r24, Z
    3698:	91 81       	ldd	r25, Z+1	; 0x01
    369a:	80 50       	subi	r24, 0x00	; 0
    369c:	9e 4f       	sbci	r25, 0xFE	; 254
    369e:	24 f4       	brge	.+8      	; 0x36a8 <start_horizontal_speed_control_left+0x1a2>
    36a0:	80 e0       	ldi	r24, 0x00	; 0
    36a2:	9e ef       	ldi	r25, 0xFE	; 254
    36a4:	91 83       	std	Z+1, r25	; 0x01
    36a6:	80 83       	st	Z, r24
    36a8:	08 95       	ret

000036aa <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    36aa:	20 91 0e 04 	lds	r18, 0x040E
    36ae:	80 e0       	ldi	r24, 0x00	; 0
    36b0:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    36b2:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    36b4:	37 e2       	ldi	r19, 0x27	; 39
    36b6:	80 31       	cpi	r24, 0x10	; 16
    36b8:	93 07       	cpc	r25, r19
    36ba:	08 f0       	brcs	.+2      	; 0x36be <SPI_WAIT+0x14>
    36bc:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    36be:	0d b4       	in	r0, 0x2d	; 45
    36c0:	07 fe       	sbrs	r0, 7
    36c2:	f7 cf       	rjmp	.-18     	; 0x36b2 <SPI_WAIT+0x8>
    36c4:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    36c8:	08 95       	ret

000036ca <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    36ca:	84 b1       	in	r24, 0x04	; 4
    36cc:	80 7f       	andi	r24, 0xF0	; 240
    36ce:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    36d0:	84 b1       	in	r24, 0x04	; 4
    36d2:	87 60       	ori	r24, 0x07	; 7
    36d4:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    36d6:	80 e5       	ldi	r24, 0x50	; 80
    36d8:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    36da:	8d b5       	in	r24, 0x2d	; 45
    36dc:	81 60       	ori	r24, 0x01	; 1
    36de:	8d bd       	out	0x2d, r24	; 45

}
    36e0:	08 95       	ret

000036e2 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    36e2:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    36e4:	1d bc       	out	0x2d, r1	; 45
}
    36e6:	08 95       	ret

000036e8 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    36e8:	df 92       	push	r13
    36ea:	ef 92       	push	r14
    36ec:	ff 92       	push	r15
    36ee:	0f 93       	push	r16
    36f0:	1f 93       	push	r17
    36f2:	cf 93       	push	r28
    36f4:	df 93       	push	r29
    36f6:	7c 01       	movw	r14, r24
    36f8:	d4 2e       	mov	r13, r20
    36fa:	8b 01       	movw	r16, r22
    36fc:	c0 e0       	ldi	r28, 0x00	; 0
    36fe:	d0 e0       	ldi	r29, 0x00	; 0
    3700:	10 c0       	rjmp	.+32     	; 0x3722 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3702:	f7 01       	movw	r30, r14
    3704:	ec 0f       	add	r30, r28
    3706:	fd 1f       	adc	r31, r29
    3708:	80 81       	ld	r24, Z
    370a:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    370c:	0e 94 55 1b 	call	0x36aa	; 0x36aa <SPI_WAIT>
		  if(spiCommError) {
    3710:	80 91 0e 04 	lds	r24, 0x040E
    3714:	88 23       	and	r24, r24
    3716:	39 f4       	brne	.+14     	; 0x3726 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3718:	8e b5       	in	r24, 0x2e	; 46
    371a:	f8 01       	movw	r30, r16
    371c:	81 93       	st	Z+, r24
    371e:	8f 01       	movw	r16, r30
    3720:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3722:	cd 15       	cp	r28, r13
    3724:	70 f3       	brcs	.-36     	; 0x3702 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3726:	df 91       	pop	r29
    3728:	cf 91       	pop	r28
    372a:	1f 91       	pop	r17
    372c:	0f 91       	pop	r16
    372e:	ff 90       	pop	r15
    3730:	ef 90       	pop	r14
    3732:	df 90       	pop	r13
    3734:	08 95       	ret

00003736 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3736:	0f 93       	push	r16
    3738:	1f 93       	push	r17
    373a:	cf 93       	push	r28
    373c:	df 93       	push	r29
    373e:	06 2f       	mov	r16, r22
    3740:	ec 01       	movw	r28, r24
    3742:	10 e0       	ldi	r17, 0x00	; 0
    3744:	09 c0       	rjmp	.+18     	; 0x3758 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3746:	89 91       	ld	r24, Y+
    3748:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    374a:	0e 94 55 1b 	call	0x36aa	; 0x36aa <SPI_WAIT>
		  if(spiCommError) {
    374e:	80 91 0e 04 	lds	r24, 0x040E
    3752:	88 23       	and	r24, r24
    3754:	19 f4       	brne	.+6      	; 0x375c <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3756:	1f 5f       	subi	r17, 0xFF	; 255
    3758:	10 17       	cp	r17, r16
    375a:	a8 f3       	brcs	.-22     	; 0x3746 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    375c:	df 91       	pop	r29
    375e:	cf 91       	pop	r28
    3760:	1f 91       	pop	r17
    3762:	0f 91       	pop	r16
    3764:	08 95       	ret

00003766 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3766:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3768:	0e 94 55 1b 	call	0x36aa	; 0x36aa <SPI_WAIT>
    return SPDR;
    376c:	8e b5       	in	r24, 0x2e	; 46
}
    376e:	08 95       	ret

00003770 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    3770:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3774:	10 92 bc 00 	sts	0x00BC, r1
}
    3778:	08 95       	ret

0000377a <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    377a:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    377c:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    377e:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3782:	81 e0       	ldi	r24, 0x01	; 1
    3784:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3788:	08 95       	ret

0000378a <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    378a:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    378c:	84 ea       	ldi	r24, 0xA4	; 164
    378e:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3792:	80 91 bc 00 	lds	r24, 0x00BC
    3796:	87 ff       	sbrs	r24, 7
    3798:	fc cf       	rjmp	.-8      	; 0x3792 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    379a:	80 91 b9 00 	lds	r24, 0x00B9
    379e:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    37a0:	88 30       	cpi	r24, 0x08	; 8
    37a2:	21 f0       	breq	.+8      	; 0x37ac <i2c_start+0x22>
    37a4:	80 31       	cpi	r24, 0x10	; 16
    37a6:	11 f0       	breq	.+4      	; 0x37ac <i2c_start+0x22>
    37a8:	81 e0       	ldi	r24, 0x01	; 1
    37aa:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    37ac:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    37b0:	84 e8       	ldi	r24, 0x84	; 132
    37b2:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    37b6:	80 91 bc 00 	lds	r24, 0x00BC
    37ba:	87 ff       	sbrs	r24, 7
    37bc:	fc cf       	rjmp	.-8      	; 0x37b6 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    37be:	90 91 b9 00 	lds	r25, 0x00B9
    37c2:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    37c4:	98 31       	cpi	r25, 0x18	; 24
    37c6:	11 f4       	brne	.+4      	; 0x37cc <i2c_start+0x42>
    37c8:	80 e0       	ldi	r24, 0x00	; 0
    37ca:	08 95       	ret
    37cc:	80 e0       	ldi	r24, 0x00	; 0
    37ce:	90 34       	cpi	r25, 0x40	; 64
    37d0:	09 f0       	breq	.+2      	; 0x37d4 <i2c_start+0x4a>
    37d2:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    37d4:	08 95       	ret

000037d6 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    37d6:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    37d8:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    37da:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37dc:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    37de:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    37e2:	80 91 bc 00 	lds	r24, 0x00BC
    37e6:	87 ff       	sbrs	r24, 7
    37e8:	fc cf       	rjmp	.-8      	; 0x37e2 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    37ea:	80 91 b9 00 	lds	r24, 0x00B9
    37ee:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    37f0:	88 30       	cpi	r24, 0x08	; 8
    37f2:	11 f0       	breq	.+4      	; 0x37f8 <i2c_start_wait+0x22>
    37f4:	80 31       	cpi	r24, 0x10	; 16
    37f6:	99 f7       	brne	.-26     	; 0x37de <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    37f8:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    37fc:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3800:	80 91 bc 00 	lds	r24, 0x00BC
    3804:	87 ff       	sbrs	r24, 7
    3806:	fc cf       	rjmp	.-8      	; 0x3800 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3808:	80 91 b9 00 	lds	r24, 0x00B9
    380c:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    380e:	80 32       	cpi	r24, 0x20	; 32
    3810:	11 f0       	breq	.+4      	; 0x3816 <i2c_start_wait+0x40>
    3812:	88 35       	cpi	r24, 0x58	; 88
    3814:	39 f4       	brne	.+14     	; 0x3824 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3816:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    381a:	80 91 bc 00 	lds	r24, 0x00BC
    381e:	84 fd       	sbrc	r24, 4
    3820:	fc cf       	rjmp	.-8      	; 0x381a <i2c_start_wait+0x44>
    3822:	dd cf       	rjmp	.-70     	; 0x37de <i2c_start_wait+0x8>
    3824:	08 95       	ret

00003826 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3826:	0e 94 c5 1b 	call	0x378a	; 0x378a <i2c_start>

}/* i2c_rep_start */
    382a:	08 95       	ret

0000382c <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    382c:	84 e9       	ldi	r24, 0x94	; 148
    382e:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    3832:	80 91 bc 00 	lds	r24, 0x00BC
    3836:	84 fd       	sbrc	r24, 4
    3838:	fc cf       	rjmp	.-8      	; 0x3832 <i2c_stop+0x6>

}/* i2c_stop */
    383a:	08 95       	ret

0000383c <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    383c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    3840:	84 e8       	ldi	r24, 0x84	; 132
    3842:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3846:	80 91 bc 00 	lds	r24, 0x00BC
    384a:	87 ff       	sbrs	r24, 7
    384c:	fc cf       	rjmp	.-8      	; 0x3846 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    384e:	80 91 b9 00 	lds	r24, 0x00B9
    3852:	90 e0       	ldi	r25, 0x00	; 0
    3854:	88 7f       	andi	r24, 0xF8	; 248
    3856:	88 32       	cpi	r24, 0x28	; 40
    3858:	09 f0       	breq	.+2      	; 0x385c <i2c_write+0x20>
    385a:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    385c:	89 2f       	mov	r24, r25
    385e:	08 95       	ret

00003860 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    3860:	84 ec       	ldi	r24, 0xC4	; 196
    3862:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3866:	80 91 bc 00 	lds	r24, 0x00BC
    386a:	87 ff       	sbrs	r24, 7
    386c:	fc cf       	rjmp	.-8      	; 0x3866 <i2c_readAck+0x6>

    return TWDR;
    386e:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3872:	08 95       	ret

00003874 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3874:	84 e8       	ldi	r24, 0x84	; 132
    3876:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    387a:	80 91 bc 00 	lds	r24, 0x00BC
    387e:	87 ff       	sbrs	r24, 7
    3880:	fc cf       	rjmp	.-8      	; 0x387a <i2c_readNak+0x6>
	
    return TWDR;
    3882:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3886:	08 95       	ret

00003888 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3888:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    388c:	80 e1       	ldi	r24, 0x10	; 16
    388e:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    3892:	e0 ec       	ldi	r30, 0xC0	; 192
    3894:	f0 e0       	ldi	r31, 0x00	; 0
    3896:	80 81       	ld	r24, Z
    3898:	82 60       	ori	r24, 0x02	; 2
    389a:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    389c:	e1 ec       	ldi	r30, 0xC1	; 193
    389e:	f0 e0       	ldi	r31, 0x00	; 0
    38a0:	80 81       	ld	r24, Z
    38a2:	88 69       	ori	r24, 0x98	; 152
    38a4:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    38a6:	e2 ec       	ldi	r30, 0xC2	; 194
    38a8:	f0 e0       	ldi	r31, 0x00	; 0
    38aa:	80 81       	ld	r24, Z
    38ac:	86 60       	ori	r24, 0x06	; 6
    38ae:	80 83       	st	Z, r24



}
    38b0:	08 95       	ret

000038b2 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    38b2:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    38b6:	80 e1       	ldi	r24, 0x10	; 16
    38b8:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    38bc:	e8 ec       	ldi	r30, 0xC8	; 200
    38be:	f0 e0       	ldi	r31, 0x00	; 0
    38c0:	80 81       	ld	r24, Z
    38c2:	82 60       	ori	r24, 0x02	; 2
    38c4:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    38c6:	e9 ec       	ldi	r30, 0xC9	; 201
    38c8:	f0 e0       	ldi	r31, 0x00	; 0
    38ca:	80 81       	ld	r24, Z
    38cc:	88 61       	ori	r24, 0x18	; 24
    38ce:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    38d0:	ea ec       	ldi	r30, 0xCA	; 202
    38d2:	f0 e0       	ldi	r31, 0x00	; 0
    38d4:	80 81       	ld	r24, Z
    38d6:	86 60       	ori	r24, 0x06	; 6
    38d8:	80 83       	st	Z, r24

}
    38da:	08 95       	ret

000038dc <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    38dc:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    38e0:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    38e4:	10 92 c2 00 	sts	0x00C2, r1

}
    38e8:	08 95       	ret

000038ea <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    38ea:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    38ec:	80 91 c0 00 	lds	r24, 0x00C0
    38f0:	85 ff       	sbrs	r24, 5
    38f2:	fc cf       	rjmp	.-8      	; 0x38ec <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    38f4:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    38f8:	66 23       	and	r22, r22
    38fa:	21 f0       	breq	.+8      	; 0x3904 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    38fc:	80 91 c0 00 	lds	r24, 0x00C0
    3900:	86 ff       	sbrs	r24, 6
    3902:	fc cf       	rjmp	.-8      	; 0x38fc <usart0Transmit+0x12>
    3904:	08 95       	ret

00003906 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3906:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3908:	80 91 c8 00 	lds	r24, 0x00C8
    390c:	85 ff       	sbrs	r24, 5
    390e:	fc cf       	rjmp	.-8      	; 0x3908 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    3910:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3914:	66 23       	and	r22, r22
    3916:	21 f0       	breq	.+8      	; 0x3920 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3918:	80 91 c8 00 	lds	r24, 0x00C8
    391c:	86 ff       	sbrs	r24, 6
    391e:	fc cf       	rjmp	.-8      	; 0x3918 <usart1Transmit+0x12>
    3920:	08 95       	ret

00003922 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3922:	80 91 c0 00 	lds	r24, 0x00C0
    3926:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3928:	88 1f       	adc	r24, r24
    392a:	88 27       	eor	r24, r24
    392c:	88 1f       	adc	r24, r24
    392e:	08 95       	ret

00003930 <usart0Receive>:

unsigned char usart0Receive() {
    3930:	20 e0       	ldi	r18, 0x00	; 0
    3932:	30 e0       	ldi	r19, 0x00	; 0
    3934:	05 c0       	rjmp	.+10     	; 0x3940 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3936:	81 e0       	ldi	r24, 0x01	; 1
    3938:	80 93 11 04 	sts	0x0411, r24
    393c:	80 e0       	ldi	r24, 0x00	; 0
    393e:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3940:	80 91 c0 00 	lds	r24, 0x00C0
    3944:	87 ff       	sbrs	r24, 7
    3946:	03 c0       	rjmp	.+6      	; 0x394e <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3948:	80 91 c6 00 	lds	r24, 0x00C6

}
    394c:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    394e:	2f 5f       	subi	r18, 0xFF	; 255
    3950:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    3952:	27 39       	cpi	r18, 0x97	; 151
    3954:	31 05       	cpc	r19, r1
    3956:	a1 f7       	brne	.-24     	; 0x3940 <usart0Receive+0x10>
    3958:	ee cf       	rjmp	.-36     	; 0x3936 <usart0Receive+0x6>

0000395a <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    395a:	1f 92       	push	r1
    395c:	0f 92       	push	r0
    395e:	0f b6       	in	r0, 0x3f	; 63
    3960:	0f 92       	push	r0
    3962:	0b b6       	in	r0, 0x3b	; 59
    3964:	0f 92       	push	r0
    3966:	11 24       	eor	r1, r1
    3968:	2f 93       	push	r18
    396a:	8f 93       	push	r24
    396c:	9f 93       	push	r25
    396e:	ef 93       	push	r30
    3970:	ff 93       	push	r31
	byteCount++;
    3972:	80 91 12 04 	lds	r24, 0x0412
    3976:	90 91 13 04 	lds	r25, 0x0413
    397a:	01 96       	adiw	r24, 0x01	; 1
    397c:	90 93 13 04 	sts	0x0413, r25
    3980:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3984:	81 50       	subi	r24, 0x01	; 1
    3986:	91 40       	sbci	r25, 0x01	; 1
    3988:	60 f4       	brcc	.+24     	; 0x39a2 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    398a:	80 91 14 05 	lds	r24, 0x0514
    398e:	90 91 c6 00 	lds	r25, 0x00C6
    3992:	e8 2f       	mov	r30, r24
    3994:	f0 e0       	ldi	r31, 0x00	; 0
    3996:	ec 5e       	subi	r30, 0xEC	; 236
    3998:	fb 4f       	sbci	r31, 0xFB	; 251
    399a:	90 83       	st	Z, r25
		nextByteIndex++;
    399c:	8f 5f       	subi	r24, 0xFF	; 255
    399e:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    39a2:	ff 91       	pop	r31
    39a4:	ef 91       	pop	r30
    39a6:	9f 91       	pop	r25
    39a8:	8f 91       	pop	r24
    39aa:	2f 91       	pop	r18
    39ac:	0f 90       	pop	r0
    39ae:	0b be       	out	0x3b, r0	; 59
    39b0:	0f 90       	pop	r0
    39b2:	0f be       	out	0x3f, r0	; 63
    39b4:	0f 90       	pop	r0
    39b6:	1f 90       	pop	r1
    39b8:	18 95       	reti

000039ba <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    39ba:	86 b1       	in	r24, 0x06	; 6
    39bc:	46 b1       	in	r20, 0x06	; 6
    39be:	26 b1       	in	r18, 0x06	; 6
    39c0:	66 b1       	in	r22, 0x06	; 6
    39c2:	30 e0       	ldi	r19, 0x00	; 0
    39c4:	28 70       	andi	r18, 0x08	; 8
    39c6:	30 70       	andi	r19, 0x00	; 0
    39c8:	f3 e0       	ldi	r31, 0x03	; 3
    39ca:	35 95       	asr	r19
    39cc:	27 95       	ror	r18
    39ce:	fa 95       	dec	r31
    39d0:	e1 f7       	brne	.-8      	; 0x39ca <getSelector+0x10>
    39d2:	22 0f       	add	r18, r18
    39d4:	33 1f       	adc	r19, r19
    39d6:	50 e0       	ldi	r21, 0x00	; 0
    39d8:	44 70       	andi	r20, 0x04	; 4
    39da:	50 70       	andi	r21, 0x00	; 0
    39dc:	55 95       	asr	r21
    39de:	47 95       	ror	r20
    39e0:	55 95       	asr	r21
    39e2:	47 95       	ror	r20
    39e4:	24 0f       	add	r18, r20
    39e6:	35 1f       	adc	r19, r21
    39e8:	22 0f       	add	r18, r18
    39ea:	33 1f       	adc	r19, r19
    39ec:	70 e0       	ldi	r23, 0x00	; 0
    39ee:	62 70       	andi	r22, 0x02	; 2
    39f0:	70 70       	andi	r23, 0x00	; 0
    39f2:	75 95       	asr	r23
    39f4:	67 95       	ror	r22
    39f6:	26 0f       	add	r18, r22
    39f8:	37 1f       	adc	r19, r23
    39fa:	22 0f       	add	r18, r18
    39fc:	33 1f       	adc	r19, r19
    39fe:	81 70       	andi	r24, 0x01	; 1
}
    3a00:	82 0f       	add	r24, r18
    3a02:	08 95       	ret

00003a04 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3a04:	1f 92       	push	r1
    3a06:	0f 92       	push	r0
    3a08:	0f b6       	in	r0, 0x3f	; 63
    3a0a:	0f 92       	push	r0
    3a0c:	11 24       	eor	r1, r1

}
    3a0e:	0f 90       	pop	r0
    3a10:	0f be       	out	0x3f, r0	; 63
    3a12:	0f 90       	pop	r0
    3a14:	1f 90       	pop	r1
    3a16:	18 95       	reti

00003a18 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3a18:	60 91 36 05 	lds	r22, 0x0536
    3a1c:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    3a20:	80 91 38 05 	lds	r24, 0x0538
    3a24:	90 91 39 05 	lds	r25, 0x0539
    3a28:	08 95       	ret

00003a2a <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3a2a:	81 e0       	ldi	r24, 0x01	; 1
    3a2c:	80 93 c5 03 	sts	0x03C5, r24
}
    3a30:	08 95       	ret

00003a32 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    3a32:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3a34:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3a36:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3a38:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3a3c:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    3a40:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3a44:	8e ef       	ldi	r24, 0xFE	; 254
    3a46:	9f e0       	ldi	r25, 0x0F	; 15
    3a48:	0e 94 16 24 	call	0x482c	; 0x482c <__eerd_word_m2560>
    3a4c:	90 93 0c 04 	sts	0x040C, r25
    3a50:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3a54:	8d ef       	ldi	r24, 0xFD	; 253
    3a56:	9f e0       	ldi	r25, 0x0F	; 15
    3a58:	0e 94 0e 24 	call	0x481c	; 0x481c <__eerd_byte_m2560>
    3a5c:	98 2f       	mov	r25, r24
    3a5e:	80 93 42 05 	sts	0x0542, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3a62:	81 50       	subi	r24, 0x01	; 1
    3a64:	8e 3f       	cpi	r24, 0xFE	; 254
    3a66:	18 f4       	brcc	.+6      	; 0x3a6e <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3a68:	90 93 66 00 	sts	0x0066, r25
    3a6c:	08 c0       	rjmp	.+16     	; 0x3a7e <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    3a6e:	60 91 66 00 	lds	r22, 0x0066
    3a72:	60 93 42 05 	sts	0x0542, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3a76:	8d ef       	ldi	r24, 0xFD	; 253
    3a78:	9f e0       	ldi	r25, 0x0F	; 15
    3a7a:	0e 94 1c 24 	call	0x4838	; 0x4838 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3a7e:	20 91 0b 04 	lds	r18, 0x040B
    3a82:	30 91 0c 04 	lds	r19, 0x040C
    3a86:	c9 01       	movw	r24, r18
    3a88:	81 58       	subi	r24, 0x81	; 129
    3a8a:	9c 40       	sbci	r25, 0x0C	; 12
    3a8c:	03 97       	sbiw	r24, 0x03	; 3
    3a8e:	10 f4       	brcc	.+4      	; 0x3a94 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3a90:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    3a94:	8c e0       	ldi	r24, 0x0C	; 12
    3a96:	20 38       	cpi	r18, 0x80	; 128
    3a98:	38 07       	cpc	r19, r24
    3a9a:	11 f4       	brne	.+4      	; 0x3aa0 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3a9c:	81 e0       	ldi	r24, 0x01	; 1
    3a9e:	04 c0       	rjmp	.+8      	; 0x3aa8 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3aa0:	24 58       	subi	r18, 0x84	; 132
    3aa2:	3c 40       	sbci	r19, 0x0C	; 12
    3aa4:	18 f0       	brcs	.+6      	; 0x3aac <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3aa6:	82 e0       	ldi	r24, 0x02	; 2
    3aa8:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3aac:	0e 94 bb 12 	call	0x2576	; 0x2576 <initPortsIO>
	initAdc();
    3ab0:	0e 94 63 01 	call	0x2c6	; 0x2c6 <initAdc>
	initMotors();
    3ab4:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <initMotors>
	initRGBleds();
    3ab8:	0e 94 dd 08 	call	0x11ba	; 0x11ba <initRGBleds>
	initSPI();
    3abc:	0e 94 65 1b 	call	0x36ca	; 0x36ca <initSPI>
	mirf_init();
    3ac0:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <mirf_init>
	if(spiCommError==0) {
    3ac4:	80 91 0e 04 	lds	r24, 0x040E
    3ac8:	88 23       	and	r24, r24
    3aca:	29 f4       	brne	.+10     	; 0x3ad6 <initPeripherals+0xa4>
		rfFlags |= 1;
    3acc:	80 91 0d 04 	lds	r24, 0x040D
    3ad0:	81 60       	ori	r24, 0x01	; 1
    3ad2:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3ad6:	0e 94 44 1c 	call	0x3888	; 0x3888 <initUsart0>
	initAccelerometer();
    3ada:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <initAccelerometer>
	init_ir_remote_control();
    3ade:	0e 94 c7 05 	call	0xb8e	; 0xb8e <init_ir_remote_control>

	sei();			// enable global interrupts
    3ae2:	78 94       	sei

	
}
    3ae4:	08 95       	ret

00003ae6 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3ae6:	cf 93       	push	r28
    3ae8:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3aea:	9e e1       	ldi	r25, 0x1E	; 30
    3aec:	89 9f       	mul	r24, r25
    3aee:	e0 01       	movw	r28, r0
    3af0:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3af2:	80 91 68 00 	lds	r24, 0x0068
    3af6:	8d 7f       	andi	r24, 0xFD	; 253
    3af8:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3afc:	80 91 6c 00 	lds	r24, 0x006C
    3b00:	8f 77       	andi	r24, 0x7F	; 127
    3b02:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3b06:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3b08:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3b0c:	80 91 7a 00 	lds	r24, 0x007A
    3b10:	80 61       	ori	r24, 0x10	; 16
    3b12:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3b16:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3b1a:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3b1e:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3b22:	88 b3       	in	r24, 0x18	; 24
    3b24:	87 60       	ori	r24, 0x07	; 7
    3b26:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3b28:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3b2c:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3b30:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3b34:	89 b3       	in	r24, 0x19	; 25
    3b36:	87 60       	ori	r24, 0x07	; 7
    3b38:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3b3a:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3b3e:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3b42:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <closeUsart>
	closeSPI();
    3b46:	0e 94 71 1b 	call	0x36e2	; 0x36e2 <closeSPI>
	i2c_close();
    3b4a:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_close>

	// set port pins
	initPortsIO();
    3b4e:	0e 94 bb 12 	call	0x2576	; 0x2576 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3b52:	83 b7       	in	r24, 0x33	; 51
    3b54:	8f 60       	ori	r24, 0x0F	; 15
    3b56:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3b58:	81 e0       	ldi	r24, 0x01	; 1
    3b5a:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3b5e:	80 91 b0 00 	lds	r24, 0x00B0
    3b62:	8d 7f       	andi	r24, 0xFD	; 253
    3b64:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3b68:	80 91 b1 00 	lds	r24, 0x00B1
    3b6c:	87 60       	ori	r24, 0x07	; 7
    3b6e:	80 93 b1 00 	sts	0x00B1, r24
    3b72:	02 c0       	rjmp	.+4      	; 0x3b78 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3b74:	88 95       	sleep
		pause--;
    3b76:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3b78:	20 97       	sbiw	r28, 0x00	; 0
    3b7a:	e1 f7       	brne	.-8      	; 0x3b74 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3b7c:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3b7e:	80 91 b1 00 	lds	r24, 0x00B1
    3b82:	88 7f       	andi	r24, 0xF8	; 248
    3b84:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3b88:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3b8c:	80 91 b0 00 	lds	r24, 0x00B0
    3b90:	82 60       	ori	r24, 0x02	; 2
    3b92:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3b96:	8f ef       	ldi	r24, 0xFF	; 255
    3b98:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3b9c:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3ba0:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3ba4:	10 92 f4 03 	sts	0x03F4, r1
    3ba8:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3bac:	10 92 f6 03 	sts	0x03F6, r1
    3bb0:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3bb4:	0e 94 19 1d 	call	0x3a32	; 0x3a32 <initPeripherals>

}
    3bb8:	df 91       	pop	r29
    3bba:	cf 91       	pop	r28
    3bbc:	08 95       	ret

00003bbe <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3bbe:	80 91 71 03 	lds	r24, 0x0371
    3bc2:	90 91 72 03 	lds	r25, 0x0372
    3bc6:	85 5a       	subi	r24, 0xA5	; 165
    3bc8:	91 40       	sbci	r25, 0x01	; 1
    3bca:	44 f4       	brge	.+16     	; 0x3bdc <gridEdgeDetected+0x1e>
    3bcc:	20 e0       	ldi	r18, 0x00	; 0
    3bce:	80 91 73 03 	lds	r24, 0x0373
    3bd2:	90 91 74 03 	lds	r25, 0x0374
    3bd6:	85 5a       	subi	r24, 0xA5	; 165
    3bd8:	91 40       	sbci	r25, 0x01	; 1
    3bda:	0c f0       	brlt	.+2      	; 0x3bde <gridEdgeDetected+0x20>
    3bdc:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3bde:	82 2f       	mov	r24, r18
    3be0:	08 95       	ret

00003be2 <stopWait>:


/*stop where robot is and set motor speed to 0, wait while stop = 1
*/
void stopWait(char stop) {
	while(stop) {
    3be2:	88 23       	and	r24, r24
    3be4:	59 f0       	breq	.+22     	; 0x3bfc <stopWait+0x1a>
			setLeftSpeed(0);
    3be6:	80 e0       	ldi	r24, 0x00	; 0
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <setLeftSpeed>
			setRightSpeed(0);
    3bee:	80 e0       	ldi	r24, 0x00	; 0
    3bf0:	90 e0       	ldi	r25, 0x00	; 0
    3bf2:	0e 94 0b 0f 	call	0x1e16	; 0x1e16 <setRightSpeed>
			handleMotorsWithSpeedController();
    3bf6:	0e 94 a6 11 	call	0x234c	; 0x234c <handleMotorsWithSpeedController>
    3bfa:	f5 cf       	rjmp	.-22     	; 0x3be6 <stopWait+0x4>
    3bfc:	08 95       	ret

00003bfe <moveForward>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3bfe:	80 91 71 03 	lds	r24, 0x0371
    3c02:	90 91 72 03 	lds	r25, 0x0372
    3c06:	85 5a       	subi	r24, 0xA5	; 165
    3c08:	91 40       	sbci	r25, 0x01	; 1
    3c0a:	3c f4       	brge	.+14     	; 0x3c1a <moveForward+0x1c>
    3c0c:	80 91 73 03 	lds	r24, 0x0373
    3c10:	90 91 74 03 	lds	r25, 0x0374
    3c14:	85 5a       	subi	r24, 0xA5	; 165
    3c16:	91 40       	sbci	r25, 0x01	; 1
    3c18:	5c f0       	brlt	.+22     	; 0x3c30 <moveForward+0x32>
/*move forwared 1 grid step
*/
void moveForward(){

	while(gridEdgeDetected()) {
			setLeftSpeed(10);
    3c1a:	8a e0       	ldi	r24, 0x0A	; 10
    3c1c:	90 e0       	ldi	r25, 0x00	; 0
    3c1e:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <setLeftSpeed>
			setRightSpeed(10);
    3c22:	8a e0       	ldi	r24, 0x0A	; 10
    3c24:	90 e0       	ldi	r25, 0x00	; 0
    3c26:	0e 94 0b 0f 	call	0x1e16	; 0x1e16 <setRightSpeed>
			handleMotorsWithSpeedController();
    3c2a:	0e 94 a6 11 	call	0x234c	; 0x234c <handleMotorsWithSpeedController>
    3c2e:	e7 cf       	rjmp	.-50     	; 0x3bfe <moveForward>
	}

	stopWait(1);
    3c30:	81 e0       	ldi	r24, 0x01	; 1
    3c32:	0e 94 f1 1d 	call	0x3be2	; 0x3be2 <stopWait>
	
}
    3c36:	08 95       	ret

00003c38 <turnRight>:
#include "movement.h"




void turnRight() {
    3c38:	cf 93       	push	r28
    3c3a:	df 93       	push	r29
    3c3c:	c0 e0       	ldi	r28, 0x00	; 0
    3c3e:	d0 e0       	ldi	r29, 0x00	; 0
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    3c40:	8a e0       	ldi	r24, 0x0A	; 10
    3c42:	90 e0       	ldi	r25, 0x00	; 0
    3c44:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <setLeftSpeed>
			setRightSpeed(-10);
    3c48:	86 ef       	ldi	r24, 0xF6	; 246
    3c4a:	9f ef       	ldi	r25, 0xFF	; 255
    3c4c:	0e 94 0b 0f 	call	0x1e16	; 0x1e16 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3c50:	0e 94 a6 11 	call	0x234c	; 0x234c <handleMotorsWithSpeedController>



void turnRight() {
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3c54:	21 96       	adiw	r28, 0x01	; 1
    3c56:	8b e6       	ldi	r24, 0x6B	; 107
    3c58:	cc 36       	cpi	r28, 0x6C	; 108
    3c5a:	d8 07       	cpc	r29, r24
    3c5c:	89 f7       	brne	.-30     	; 0x3c40 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		
		stopWait(1);
    3c5e:	81 e0       	ldi	r24, 0x01	; 1
    3c60:	0e 94 f1 1d 	call	0x3be2	; 0x3be2 <stopWait>

}
    3c64:	df 91       	pop	r29
    3c66:	cf 91       	pop	r28
    3c68:	08 95       	ret

00003c6a <__mulsf3>:
    3c6a:	a0 e2       	ldi	r26, 0x20	; 32
    3c6c:	b0 e0       	ldi	r27, 0x00	; 0
    3c6e:	eb e3       	ldi	r30, 0x3B	; 59
    3c70:	fe e1       	ldi	r31, 0x1E	; 30
    3c72:	0c 94 c3 21 	jmp	0x4386	; 0x4386 <__prologue_saves__>
    3c76:	69 83       	std	Y+1, r22	; 0x01
    3c78:	7a 83       	std	Y+2, r23	; 0x02
    3c7a:	8b 83       	std	Y+3, r24	; 0x03
    3c7c:	9c 83       	std	Y+4, r25	; 0x04
    3c7e:	2d 83       	std	Y+5, r18	; 0x05
    3c80:	3e 83       	std	Y+6, r19	; 0x06
    3c82:	4f 83       	std	Y+7, r20	; 0x07
    3c84:	58 87       	std	Y+8, r21	; 0x08
    3c86:	ce 01       	movw	r24, r28
    3c88:	01 96       	adiw	r24, 0x01	; 1
    3c8a:	be 01       	movw	r22, r28
    3c8c:	67 5f       	subi	r22, 0xF7	; 247
    3c8e:	7f 4f       	sbci	r23, 0xFF	; 255
    3c90:	0e 94 05 21 	call	0x420a	; 0x420a <__unpack_f>
    3c94:	ce 01       	movw	r24, r28
    3c96:	05 96       	adiw	r24, 0x05	; 5
    3c98:	be 01       	movw	r22, r28
    3c9a:	6f 5e       	subi	r22, 0xEF	; 239
    3c9c:	7f 4f       	sbci	r23, 0xFF	; 255
    3c9e:	0e 94 05 21 	call	0x420a	; 0x420a <__unpack_f>
    3ca2:	99 85       	ldd	r25, Y+9	; 0x09
    3ca4:	92 30       	cpi	r25, 0x02	; 2
    3ca6:	88 f0       	brcs	.+34     	; 0x3cca <__mulsf3+0x60>
    3ca8:	89 89       	ldd	r24, Y+17	; 0x11
    3caa:	82 30       	cpi	r24, 0x02	; 2
    3cac:	c8 f0       	brcs	.+50     	; 0x3ce0 <__mulsf3+0x76>
    3cae:	94 30       	cpi	r25, 0x04	; 4
    3cb0:	19 f4       	brne	.+6      	; 0x3cb8 <__mulsf3+0x4e>
    3cb2:	82 30       	cpi	r24, 0x02	; 2
    3cb4:	51 f4       	brne	.+20     	; 0x3cca <__mulsf3+0x60>
    3cb6:	04 c0       	rjmp	.+8      	; 0x3cc0 <__mulsf3+0x56>
    3cb8:	84 30       	cpi	r24, 0x04	; 4
    3cba:	29 f4       	brne	.+10     	; 0x3cc6 <__mulsf3+0x5c>
    3cbc:	92 30       	cpi	r25, 0x02	; 2
    3cbe:	81 f4       	brne	.+32     	; 0x3ce0 <__mulsf3+0x76>
    3cc0:	87 e1       	ldi	r24, 0x17	; 23
    3cc2:	92 e0       	ldi	r25, 0x02	; 2
    3cc4:	c6 c0       	rjmp	.+396    	; 0x3e52 <__mulsf3+0x1e8>
    3cc6:	92 30       	cpi	r25, 0x02	; 2
    3cc8:	49 f4       	brne	.+18     	; 0x3cdc <__mulsf3+0x72>
    3cca:	20 e0       	ldi	r18, 0x00	; 0
    3ccc:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cce:	8a 89       	ldd	r24, Y+18	; 0x12
    3cd0:	98 13       	cpse	r25, r24
    3cd2:	21 e0       	ldi	r18, 0x01	; 1
    3cd4:	2a 87       	std	Y+10, r18	; 0x0a
    3cd6:	ce 01       	movw	r24, r28
    3cd8:	09 96       	adiw	r24, 0x09	; 9
    3cda:	bb c0       	rjmp	.+374    	; 0x3e52 <__mulsf3+0x1e8>
    3cdc:	82 30       	cpi	r24, 0x02	; 2
    3cde:	49 f4       	brne	.+18     	; 0x3cf2 <__mulsf3+0x88>
    3ce0:	20 e0       	ldi	r18, 0x00	; 0
    3ce2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ce4:	8a 89       	ldd	r24, Y+18	; 0x12
    3ce6:	98 13       	cpse	r25, r24
    3ce8:	21 e0       	ldi	r18, 0x01	; 1
    3cea:	2a 8b       	std	Y+18, r18	; 0x12
    3cec:	ce 01       	movw	r24, r28
    3cee:	41 96       	adiw	r24, 0x11	; 17
    3cf0:	b0 c0       	rjmp	.+352    	; 0x3e52 <__mulsf3+0x1e8>
    3cf2:	2d 84       	ldd	r2, Y+13	; 0x0d
    3cf4:	3e 84       	ldd	r3, Y+14	; 0x0e
    3cf6:	4f 84       	ldd	r4, Y+15	; 0x0f
    3cf8:	58 88       	ldd	r5, Y+16	; 0x10
    3cfa:	6d 88       	ldd	r6, Y+21	; 0x15
    3cfc:	7e 88       	ldd	r7, Y+22	; 0x16
    3cfe:	8f 88       	ldd	r8, Y+23	; 0x17
    3d00:	98 8c       	ldd	r9, Y+24	; 0x18
    3d02:	ee 24       	eor	r14, r14
    3d04:	ff 24       	eor	r15, r15
    3d06:	87 01       	movw	r16, r14
    3d08:	aa 24       	eor	r10, r10
    3d0a:	bb 24       	eor	r11, r11
    3d0c:	65 01       	movw	r12, r10
    3d0e:	40 e0       	ldi	r20, 0x00	; 0
    3d10:	50 e0       	ldi	r21, 0x00	; 0
    3d12:	60 e0       	ldi	r22, 0x00	; 0
    3d14:	70 e0       	ldi	r23, 0x00	; 0
    3d16:	e0 e0       	ldi	r30, 0x00	; 0
    3d18:	f0 e0       	ldi	r31, 0x00	; 0
    3d1a:	c1 01       	movw	r24, r2
    3d1c:	81 70       	andi	r24, 0x01	; 1
    3d1e:	90 70       	andi	r25, 0x00	; 0
    3d20:	89 2b       	or	r24, r25
    3d22:	e9 f0       	breq	.+58     	; 0x3d5e <__mulsf3+0xf4>
    3d24:	e6 0c       	add	r14, r6
    3d26:	f7 1c       	adc	r15, r7
    3d28:	08 1d       	adc	r16, r8
    3d2a:	19 1d       	adc	r17, r9
    3d2c:	9a 01       	movw	r18, r20
    3d2e:	ab 01       	movw	r20, r22
    3d30:	2a 0d       	add	r18, r10
    3d32:	3b 1d       	adc	r19, r11
    3d34:	4c 1d       	adc	r20, r12
    3d36:	5d 1d       	adc	r21, r13
    3d38:	80 e0       	ldi	r24, 0x00	; 0
    3d3a:	90 e0       	ldi	r25, 0x00	; 0
    3d3c:	a0 e0       	ldi	r26, 0x00	; 0
    3d3e:	b0 e0       	ldi	r27, 0x00	; 0
    3d40:	e6 14       	cp	r14, r6
    3d42:	f7 04       	cpc	r15, r7
    3d44:	08 05       	cpc	r16, r8
    3d46:	19 05       	cpc	r17, r9
    3d48:	20 f4       	brcc	.+8      	; 0x3d52 <__mulsf3+0xe8>
    3d4a:	81 e0       	ldi	r24, 0x01	; 1
    3d4c:	90 e0       	ldi	r25, 0x00	; 0
    3d4e:	a0 e0       	ldi	r26, 0x00	; 0
    3d50:	b0 e0       	ldi	r27, 0x00	; 0
    3d52:	ba 01       	movw	r22, r20
    3d54:	a9 01       	movw	r20, r18
    3d56:	48 0f       	add	r20, r24
    3d58:	59 1f       	adc	r21, r25
    3d5a:	6a 1f       	adc	r22, r26
    3d5c:	7b 1f       	adc	r23, r27
    3d5e:	aa 0c       	add	r10, r10
    3d60:	bb 1c       	adc	r11, r11
    3d62:	cc 1c       	adc	r12, r12
    3d64:	dd 1c       	adc	r13, r13
    3d66:	97 fe       	sbrs	r9, 7
    3d68:	08 c0       	rjmp	.+16     	; 0x3d7a <__mulsf3+0x110>
    3d6a:	81 e0       	ldi	r24, 0x01	; 1
    3d6c:	90 e0       	ldi	r25, 0x00	; 0
    3d6e:	a0 e0       	ldi	r26, 0x00	; 0
    3d70:	b0 e0       	ldi	r27, 0x00	; 0
    3d72:	a8 2a       	or	r10, r24
    3d74:	b9 2a       	or	r11, r25
    3d76:	ca 2a       	or	r12, r26
    3d78:	db 2a       	or	r13, r27
    3d7a:	31 96       	adiw	r30, 0x01	; 1
    3d7c:	e0 32       	cpi	r30, 0x20	; 32
    3d7e:	f1 05       	cpc	r31, r1
    3d80:	49 f0       	breq	.+18     	; 0x3d94 <__mulsf3+0x12a>
    3d82:	66 0c       	add	r6, r6
    3d84:	77 1c       	adc	r7, r7
    3d86:	88 1c       	adc	r8, r8
    3d88:	99 1c       	adc	r9, r9
    3d8a:	56 94       	lsr	r5
    3d8c:	47 94       	ror	r4
    3d8e:	37 94       	ror	r3
    3d90:	27 94       	ror	r2
    3d92:	c3 cf       	rjmp	.-122    	; 0x3d1a <__mulsf3+0xb0>
    3d94:	fa 85       	ldd	r31, Y+10	; 0x0a
    3d96:	ea 89       	ldd	r30, Y+18	; 0x12
    3d98:	2b 89       	ldd	r18, Y+19	; 0x13
    3d9a:	3c 89       	ldd	r19, Y+20	; 0x14
    3d9c:	8b 85       	ldd	r24, Y+11	; 0x0b
    3d9e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3da0:	28 0f       	add	r18, r24
    3da2:	39 1f       	adc	r19, r25
    3da4:	2e 5f       	subi	r18, 0xFE	; 254
    3da6:	3f 4f       	sbci	r19, 0xFF	; 255
    3da8:	17 c0       	rjmp	.+46     	; 0x3dd8 <__mulsf3+0x16e>
    3daa:	ca 01       	movw	r24, r20
    3dac:	81 70       	andi	r24, 0x01	; 1
    3dae:	90 70       	andi	r25, 0x00	; 0
    3db0:	89 2b       	or	r24, r25
    3db2:	61 f0       	breq	.+24     	; 0x3dcc <__mulsf3+0x162>
    3db4:	16 95       	lsr	r17
    3db6:	07 95       	ror	r16
    3db8:	f7 94       	ror	r15
    3dba:	e7 94       	ror	r14
    3dbc:	80 e0       	ldi	r24, 0x00	; 0
    3dbe:	90 e0       	ldi	r25, 0x00	; 0
    3dc0:	a0 e0       	ldi	r26, 0x00	; 0
    3dc2:	b0 e8       	ldi	r27, 0x80	; 128
    3dc4:	e8 2a       	or	r14, r24
    3dc6:	f9 2a       	or	r15, r25
    3dc8:	0a 2b       	or	r16, r26
    3dca:	1b 2b       	or	r17, r27
    3dcc:	76 95       	lsr	r23
    3dce:	67 95       	ror	r22
    3dd0:	57 95       	ror	r21
    3dd2:	47 95       	ror	r20
    3dd4:	2f 5f       	subi	r18, 0xFF	; 255
    3dd6:	3f 4f       	sbci	r19, 0xFF	; 255
    3dd8:	77 fd       	sbrc	r23, 7
    3dda:	e7 cf       	rjmp	.-50     	; 0x3daa <__mulsf3+0x140>
    3ddc:	0c c0       	rjmp	.+24     	; 0x3df6 <__mulsf3+0x18c>
    3dde:	44 0f       	add	r20, r20
    3de0:	55 1f       	adc	r21, r21
    3de2:	66 1f       	adc	r22, r22
    3de4:	77 1f       	adc	r23, r23
    3de6:	17 fd       	sbrc	r17, 7
    3de8:	41 60       	ori	r20, 0x01	; 1
    3dea:	ee 0c       	add	r14, r14
    3dec:	ff 1c       	adc	r15, r15
    3dee:	00 1f       	adc	r16, r16
    3df0:	11 1f       	adc	r17, r17
    3df2:	21 50       	subi	r18, 0x01	; 1
    3df4:	30 40       	sbci	r19, 0x00	; 0
    3df6:	40 30       	cpi	r20, 0x00	; 0
    3df8:	90 e0       	ldi	r25, 0x00	; 0
    3dfa:	59 07       	cpc	r21, r25
    3dfc:	90 e0       	ldi	r25, 0x00	; 0
    3dfe:	69 07       	cpc	r22, r25
    3e00:	90 e4       	ldi	r25, 0x40	; 64
    3e02:	79 07       	cpc	r23, r25
    3e04:	60 f3       	brcs	.-40     	; 0x3dde <__mulsf3+0x174>
    3e06:	2b 8f       	std	Y+27, r18	; 0x1b
    3e08:	3c 8f       	std	Y+28, r19	; 0x1c
    3e0a:	db 01       	movw	r26, r22
    3e0c:	ca 01       	movw	r24, r20
    3e0e:	8f 77       	andi	r24, 0x7F	; 127
    3e10:	90 70       	andi	r25, 0x00	; 0
    3e12:	a0 70       	andi	r26, 0x00	; 0
    3e14:	b0 70       	andi	r27, 0x00	; 0
    3e16:	80 34       	cpi	r24, 0x40	; 64
    3e18:	91 05       	cpc	r25, r1
    3e1a:	a1 05       	cpc	r26, r1
    3e1c:	b1 05       	cpc	r27, r1
    3e1e:	61 f4       	brne	.+24     	; 0x3e38 <__mulsf3+0x1ce>
    3e20:	47 fd       	sbrc	r20, 7
    3e22:	0a c0       	rjmp	.+20     	; 0x3e38 <__mulsf3+0x1ce>
    3e24:	e1 14       	cp	r14, r1
    3e26:	f1 04       	cpc	r15, r1
    3e28:	01 05       	cpc	r16, r1
    3e2a:	11 05       	cpc	r17, r1
    3e2c:	29 f0       	breq	.+10     	; 0x3e38 <__mulsf3+0x1ce>
    3e2e:	40 5c       	subi	r20, 0xC0	; 192
    3e30:	5f 4f       	sbci	r21, 0xFF	; 255
    3e32:	6f 4f       	sbci	r22, 0xFF	; 255
    3e34:	7f 4f       	sbci	r23, 0xFF	; 255
    3e36:	40 78       	andi	r20, 0x80	; 128
    3e38:	1a 8e       	std	Y+26, r1	; 0x1a
    3e3a:	fe 17       	cp	r31, r30
    3e3c:	11 f0       	breq	.+4      	; 0x3e42 <__mulsf3+0x1d8>
    3e3e:	81 e0       	ldi	r24, 0x01	; 1
    3e40:	8a 8f       	std	Y+26, r24	; 0x1a
    3e42:	4d 8f       	std	Y+29, r20	; 0x1d
    3e44:	5e 8f       	std	Y+30, r21	; 0x1e
    3e46:	6f 8f       	std	Y+31, r22	; 0x1f
    3e48:	78 a3       	std	Y+32, r23	; 0x20
    3e4a:	83 e0       	ldi	r24, 0x03	; 3
    3e4c:	89 8f       	std	Y+25, r24	; 0x19
    3e4e:	ce 01       	movw	r24, r28
    3e50:	49 96       	adiw	r24, 0x19	; 25
    3e52:	0e 94 30 20 	call	0x4060	; 0x4060 <__pack_f>
    3e56:	a0 96       	adiw	r28, 0x20	; 32
    3e58:	e2 e1       	ldi	r30, 0x12	; 18
    3e5a:	0c 94 df 21 	jmp	0x43be	; 0x43be <__epilogue_restores__>

00003e5e <__floatsisf>:
    3e5e:	a8 e0       	ldi	r26, 0x08	; 8
    3e60:	b0 e0       	ldi	r27, 0x00	; 0
    3e62:	e5 e3       	ldi	r30, 0x35	; 53
    3e64:	ff e1       	ldi	r31, 0x1F	; 31
    3e66:	0c 94 cc 21 	jmp	0x4398	; 0x4398 <__prologue_saves__+0x12>
    3e6a:	9b 01       	movw	r18, r22
    3e6c:	ac 01       	movw	r20, r24
    3e6e:	83 e0       	ldi	r24, 0x03	; 3
    3e70:	89 83       	std	Y+1, r24	; 0x01
    3e72:	da 01       	movw	r26, r20
    3e74:	c9 01       	movw	r24, r18
    3e76:	88 27       	eor	r24, r24
    3e78:	b7 fd       	sbrc	r27, 7
    3e7a:	83 95       	inc	r24
    3e7c:	99 27       	eor	r25, r25
    3e7e:	aa 27       	eor	r26, r26
    3e80:	bb 27       	eor	r27, r27
    3e82:	b8 2e       	mov	r11, r24
    3e84:	21 15       	cp	r18, r1
    3e86:	31 05       	cpc	r19, r1
    3e88:	41 05       	cpc	r20, r1
    3e8a:	51 05       	cpc	r21, r1
    3e8c:	19 f4       	brne	.+6      	; 0x3e94 <__floatsisf+0x36>
    3e8e:	82 e0       	ldi	r24, 0x02	; 2
    3e90:	89 83       	std	Y+1, r24	; 0x01
    3e92:	3a c0       	rjmp	.+116    	; 0x3f08 <__floatsisf+0xaa>
    3e94:	88 23       	and	r24, r24
    3e96:	a9 f0       	breq	.+42     	; 0x3ec2 <__floatsisf+0x64>
    3e98:	20 30       	cpi	r18, 0x00	; 0
    3e9a:	80 e0       	ldi	r24, 0x00	; 0
    3e9c:	38 07       	cpc	r19, r24
    3e9e:	80 e0       	ldi	r24, 0x00	; 0
    3ea0:	48 07       	cpc	r20, r24
    3ea2:	80 e8       	ldi	r24, 0x80	; 128
    3ea4:	58 07       	cpc	r21, r24
    3ea6:	29 f4       	brne	.+10     	; 0x3eb2 <__floatsisf+0x54>
    3ea8:	60 e0       	ldi	r22, 0x00	; 0
    3eaa:	70 e0       	ldi	r23, 0x00	; 0
    3eac:	80 e0       	ldi	r24, 0x00	; 0
    3eae:	9f ec       	ldi	r25, 0xCF	; 207
    3eb0:	30 c0       	rjmp	.+96     	; 0x3f12 <__floatsisf+0xb4>
    3eb2:	ee 24       	eor	r14, r14
    3eb4:	ff 24       	eor	r15, r15
    3eb6:	87 01       	movw	r16, r14
    3eb8:	e2 1a       	sub	r14, r18
    3eba:	f3 0a       	sbc	r15, r19
    3ebc:	04 0b       	sbc	r16, r20
    3ebe:	15 0b       	sbc	r17, r21
    3ec0:	02 c0       	rjmp	.+4      	; 0x3ec6 <__floatsisf+0x68>
    3ec2:	79 01       	movw	r14, r18
    3ec4:	8a 01       	movw	r16, r20
    3ec6:	8e e1       	ldi	r24, 0x1E	; 30
    3ec8:	c8 2e       	mov	r12, r24
    3eca:	d1 2c       	mov	r13, r1
    3ecc:	dc 82       	std	Y+4, r13	; 0x04
    3ece:	cb 82       	std	Y+3, r12	; 0x03
    3ed0:	ed 82       	std	Y+5, r14	; 0x05
    3ed2:	fe 82       	std	Y+6, r15	; 0x06
    3ed4:	0f 83       	std	Y+7, r16	; 0x07
    3ed6:	18 87       	std	Y+8, r17	; 0x08
    3ed8:	c8 01       	movw	r24, r16
    3eda:	b7 01       	movw	r22, r14
    3edc:	0e 94 e1 1f 	call	0x3fc2	; 0x3fc2 <__clzsi2>
    3ee0:	01 97       	sbiw	r24, 0x01	; 1
    3ee2:	18 16       	cp	r1, r24
    3ee4:	19 06       	cpc	r1, r25
    3ee6:	84 f4       	brge	.+32     	; 0x3f08 <__floatsisf+0xaa>
    3ee8:	08 2e       	mov	r0, r24
    3eea:	04 c0       	rjmp	.+8      	; 0x3ef4 <__floatsisf+0x96>
    3eec:	ee 0c       	add	r14, r14
    3eee:	ff 1c       	adc	r15, r15
    3ef0:	00 1f       	adc	r16, r16
    3ef2:	11 1f       	adc	r17, r17
    3ef4:	0a 94       	dec	r0
    3ef6:	d2 f7       	brpl	.-12     	; 0x3eec <__floatsisf+0x8e>
    3ef8:	ed 82       	std	Y+5, r14	; 0x05
    3efa:	fe 82       	std	Y+6, r15	; 0x06
    3efc:	0f 83       	std	Y+7, r16	; 0x07
    3efe:	18 87       	std	Y+8, r17	; 0x08
    3f00:	c8 1a       	sub	r12, r24
    3f02:	d9 0a       	sbc	r13, r25
    3f04:	dc 82       	std	Y+4, r13	; 0x04
    3f06:	cb 82       	std	Y+3, r12	; 0x03
    3f08:	ba 82       	std	Y+2, r11	; 0x02
    3f0a:	ce 01       	movw	r24, r28
    3f0c:	01 96       	adiw	r24, 0x01	; 1
    3f0e:	0e 94 30 20 	call	0x4060	; 0x4060 <__pack_f>
    3f12:	28 96       	adiw	r28, 0x08	; 8
    3f14:	e9 e0       	ldi	r30, 0x09	; 9
    3f16:	0c 94 e8 21 	jmp	0x43d0	; 0x43d0 <__epilogue_restores__+0x12>

00003f1a <__fixsfsi>:
    3f1a:	ac e0       	ldi	r26, 0x0C	; 12
    3f1c:	b0 e0       	ldi	r27, 0x00	; 0
    3f1e:	e3 e9       	ldi	r30, 0x93	; 147
    3f20:	ff e1       	ldi	r31, 0x1F	; 31
    3f22:	0c 94 d3 21 	jmp	0x43a6	; 0x43a6 <__prologue_saves__+0x20>
    3f26:	69 83       	std	Y+1, r22	; 0x01
    3f28:	7a 83       	std	Y+2, r23	; 0x02
    3f2a:	8b 83       	std	Y+3, r24	; 0x03
    3f2c:	9c 83       	std	Y+4, r25	; 0x04
    3f2e:	ce 01       	movw	r24, r28
    3f30:	01 96       	adiw	r24, 0x01	; 1
    3f32:	be 01       	movw	r22, r28
    3f34:	6b 5f       	subi	r22, 0xFB	; 251
    3f36:	7f 4f       	sbci	r23, 0xFF	; 255
    3f38:	0e 94 05 21 	call	0x420a	; 0x420a <__unpack_f>
    3f3c:	8d 81       	ldd	r24, Y+5	; 0x05
    3f3e:	82 30       	cpi	r24, 0x02	; 2
    3f40:	61 f1       	breq	.+88     	; 0x3f9a <__fixsfsi+0x80>
    3f42:	82 30       	cpi	r24, 0x02	; 2
    3f44:	50 f1       	brcs	.+84     	; 0x3f9a <__fixsfsi+0x80>
    3f46:	84 30       	cpi	r24, 0x04	; 4
    3f48:	21 f4       	brne	.+8      	; 0x3f52 <__fixsfsi+0x38>
    3f4a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f4c:	88 23       	and	r24, r24
    3f4e:	51 f1       	breq	.+84     	; 0x3fa4 <__fixsfsi+0x8a>
    3f50:	2e c0       	rjmp	.+92     	; 0x3fae <__fixsfsi+0x94>
    3f52:	2f 81       	ldd	r18, Y+7	; 0x07
    3f54:	38 85       	ldd	r19, Y+8	; 0x08
    3f56:	37 fd       	sbrc	r19, 7
    3f58:	20 c0       	rjmp	.+64     	; 0x3f9a <__fixsfsi+0x80>
    3f5a:	6e 81       	ldd	r22, Y+6	; 0x06
    3f5c:	2f 31       	cpi	r18, 0x1F	; 31
    3f5e:	31 05       	cpc	r19, r1
    3f60:	1c f0       	brlt	.+6      	; 0x3f68 <__fixsfsi+0x4e>
    3f62:	66 23       	and	r22, r22
    3f64:	f9 f0       	breq	.+62     	; 0x3fa4 <__fixsfsi+0x8a>
    3f66:	23 c0       	rjmp	.+70     	; 0x3fae <__fixsfsi+0x94>
    3f68:	8e e1       	ldi	r24, 0x1E	; 30
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	82 1b       	sub	r24, r18
    3f6e:	93 0b       	sbc	r25, r19
    3f70:	29 85       	ldd	r18, Y+9	; 0x09
    3f72:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f74:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f76:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f78:	04 c0       	rjmp	.+8      	; 0x3f82 <__fixsfsi+0x68>
    3f7a:	56 95       	lsr	r21
    3f7c:	47 95       	ror	r20
    3f7e:	37 95       	ror	r19
    3f80:	27 95       	ror	r18
    3f82:	8a 95       	dec	r24
    3f84:	d2 f7       	brpl	.-12     	; 0x3f7a <__fixsfsi+0x60>
    3f86:	66 23       	and	r22, r22
    3f88:	b1 f0       	breq	.+44     	; 0x3fb6 <__fixsfsi+0x9c>
    3f8a:	50 95       	com	r21
    3f8c:	40 95       	com	r20
    3f8e:	30 95       	com	r19
    3f90:	21 95       	neg	r18
    3f92:	3f 4f       	sbci	r19, 0xFF	; 255
    3f94:	4f 4f       	sbci	r20, 0xFF	; 255
    3f96:	5f 4f       	sbci	r21, 0xFF	; 255
    3f98:	0e c0       	rjmp	.+28     	; 0x3fb6 <__fixsfsi+0x9c>
    3f9a:	20 e0       	ldi	r18, 0x00	; 0
    3f9c:	30 e0       	ldi	r19, 0x00	; 0
    3f9e:	40 e0       	ldi	r20, 0x00	; 0
    3fa0:	50 e0       	ldi	r21, 0x00	; 0
    3fa2:	09 c0       	rjmp	.+18     	; 0x3fb6 <__fixsfsi+0x9c>
    3fa4:	2f ef       	ldi	r18, 0xFF	; 255
    3fa6:	3f ef       	ldi	r19, 0xFF	; 255
    3fa8:	4f ef       	ldi	r20, 0xFF	; 255
    3faa:	5f e7       	ldi	r21, 0x7F	; 127
    3fac:	04 c0       	rjmp	.+8      	; 0x3fb6 <__fixsfsi+0x9c>
    3fae:	20 e0       	ldi	r18, 0x00	; 0
    3fb0:	30 e0       	ldi	r19, 0x00	; 0
    3fb2:	40 e0       	ldi	r20, 0x00	; 0
    3fb4:	50 e8       	ldi	r21, 0x80	; 128
    3fb6:	b9 01       	movw	r22, r18
    3fb8:	ca 01       	movw	r24, r20
    3fba:	2c 96       	adiw	r28, 0x0c	; 12
    3fbc:	e2 e0       	ldi	r30, 0x02	; 2
    3fbe:	0c 94 ef 21 	jmp	0x43de	; 0x43de <__epilogue_restores__+0x20>

00003fc2 <__clzsi2>:
    3fc2:	ef 92       	push	r14
    3fc4:	ff 92       	push	r15
    3fc6:	0f 93       	push	r16
    3fc8:	1f 93       	push	r17
    3fca:	7b 01       	movw	r14, r22
    3fcc:	8c 01       	movw	r16, r24
    3fce:	80 e0       	ldi	r24, 0x00	; 0
    3fd0:	e8 16       	cp	r14, r24
    3fd2:	80 e0       	ldi	r24, 0x00	; 0
    3fd4:	f8 06       	cpc	r15, r24
    3fd6:	81 e0       	ldi	r24, 0x01	; 1
    3fd8:	08 07       	cpc	r16, r24
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	18 07       	cpc	r17, r24
    3fde:	88 f4       	brcc	.+34     	; 0x4002 <__clzsi2+0x40>
    3fe0:	8f ef       	ldi	r24, 0xFF	; 255
    3fe2:	e8 16       	cp	r14, r24
    3fe4:	f1 04       	cpc	r15, r1
    3fe6:	01 05       	cpc	r16, r1
    3fe8:	11 05       	cpc	r17, r1
    3fea:	31 f0       	breq	.+12     	; 0x3ff8 <__clzsi2+0x36>
    3fec:	28 f0       	brcs	.+10     	; 0x3ff8 <__clzsi2+0x36>
    3fee:	88 e0       	ldi	r24, 0x08	; 8
    3ff0:	90 e0       	ldi	r25, 0x00	; 0
    3ff2:	a0 e0       	ldi	r26, 0x00	; 0
    3ff4:	b0 e0       	ldi	r27, 0x00	; 0
    3ff6:	17 c0       	rjmp	.+46     	; 0x4026 <__clzsi2+0x64>
    3ff8:	80 e0       	ldi	r24, 0x00	; 0
    3ffa:	90 e0       	ldi	r25, 0x00	; 0
    3ffc:	a0 e0       	ldi	r26, 0x00	; 0
    3ffe:	b0 e0       	ldi	r27, 0x00	; 0
    4000:	12 c0       	rjmp	.+36     	; 0x4026 <__clzsi2+0x64>
    4002:	80 e0       	ldi	r24, 0x00	; 0
    4004:	e8 16       	cp	r14, r24
    4006:	80 e0       	ldi	r24, 0x00	; 0
    4008:	f8 06       	cpc	r15, r24
    400a:	80 e0       	ldi	r24, 0x00	; 0
    400c:	08 07       	cpc	r16, r24
    400e:	81 e0       	ldi	r24, 0x01	; 1
    4010:	18 07       	cpc	r17, r24
    4012:	28 f0       	brcs	.+10     	; 0x401e <__clzsi2+0x5c>
    4014:	88 e1       	ldi	r24, 0x18	; 24
    4016:	90 e0       	ldi	r25, 0x00	; 0
    4018:	a0 e0       	ldi	r26, 0x00	; 0
    401a:	b0 e0       	ldi	r27, 0x00	; 0
    401c:	04 c0       	rjmp	.+8      	; 0x4026 <__clzsi2+0x64>
    401e:	80 e1       	ldi	r24, 0x10	; 16
    4020:	90 e0       	ldi	r25, 0x00	; 0
    4022:	a0 e0       	ldi	r26, 0x00	; 0
    4024:	b0 e0       	ldi	r27, 0x00	; 0
    4026:	20 e2       	ldi	r18, 0x20	; 32
    4028:	30 e0       	ldi	r19, 0x00	; 0
    402a:	40 e0       	ldi	r20, 0x00	; 0
    402c:	50 e0       	ldi	r21, 0x00	; 0
    402e:	28 1b       	sub	r18, r24
    4030:	39 0b       	sbc	r19, r25
    4032:	4a 0b       	sbc	r20, r26
    4034:	5b 0b       	sbc	r21, r27
    4036:	04 c0       	rjmp	.+8      	; 0x4040 <__clzsi2+0x7e>
    4038:	16 95       	lsr	r17
    403a:	07 95       	ror	r16
    403c:	f7 94       	ror	r15
    403e:	e7 94       	ror	r14
    4040:	8a 95       	dec	r24
    4042:	d2 f7       	brpl	.-12     	; 0x4038 <__clzsi2+0x76>
    4044:	f7 01       	movw	r30, r14
    4046:	e1 5e       	subi	r30, 0xE1	; 225
    4048:	fd 4f       	sbci	r31, 0xFD	; 253
    404a:	80 81       	ld	r24, Z
    404c:	28 1b       	sub	r18, r24
    404e:	31 09       	sbc	r19, r1
    4050:	41 09       	sbc	r20, r1
    4052:	51 09       	sbc	r21, r1
    4054:	c9 01       	movw	r24, r18
    4056:	1f 91       	pop	r17
    4058:	0f 91       	pop	r16
    405a:	ff 90       	pop	r15
    405c:	ef 90       	pop	r14
    405e:	08 95       	ret

00004060 <__pack_f>:
    4060:	df 92       	push	r13
    4062:	ef 92       	push	r14
    4064:	ff 92       	push	r15
    4066:	0f 93       	push	r16
    4068:	1f 93       	push	r17
    406a:	fc 01       	movw	r30, r24
    406c:	e4 80       	ldd	r14, Z+4	; 0x04
    406e:	f5 80       	ldd	r15, Z+5	; 0x05
    4070:	06 81       	ldd	r16, Z+6	; 0x06
    4072:	17 81       	ldd	r17, Z+7	; 0x07
    4074:	d1 80       	ldd	r13, Z+1	; 0x01
    4076:	80 81       	ld	r24, Z
    4078:	82 30       	cpi	r24, 0x02	; 2
    407a:	48 f4       	brcc	.+18     	; 0x408e <__pack_f+0x2e>
    407c:	80 e0       	ldi	r24, 0x00	; 0
    407e:	90 e0       	ldi	r25, 0x00	; 0
    4080:	a0 e1       	ldi	r26, 0x10	; 16
    4082:	b0 e0       	ldi	r27, 0x00	; 0
    4084:	e8 2a       	or	r14, r24
    4086:	f9 2a       	or	r15, r25
    4088:	0a 2b       	or	r16, r26
    408a:	1b 2b       	or	r17, r27
    408c:	a5 c0       	rjmp	.+330    	; 0x41d8 <__pack_f+0x178>
    408e:	84 30       	cpi	r24, 0x04	; 4
    4090:	09 f4       	brne	.+2      	; 0x4094 <__pack_f+0x34>
    4092:	9f c0       	rjmp	.+318    	; 0x41d2 <__pack_f+0x172>
    4094:	82 30       	cpi	r24, 0x02	; 2
    4096:	21 f4       	brne	.+8      	; 0x40a0 <__pack_f+0x40>
    4098:	ee 24       	eor	r14, r14
    409a:	ff 24       	eor	r15, r15
    409c:	87 01       	movw	r16, r14
    409e:	05 c0       	rjmp	.+10     	; 0x40aa <__pack_f+0x4a>
    40a0:	e1 14       	cp	r14, r1
    40a2:	f1 04       	cpc	r15, r1
    40a4:	01 05       	cpc	r16, r1
    40a6:	11 05       	cpc	r17, r1
    40a8:	19 f4       	brne	.+6      	; 0x40b0 <__pack_f+0x50>
    40aa:	e0 e0       	ldi	r30, 0x00	; 0
    40ac:	f0 e0       	ldi	r31, 0x00	; 0
    40ae:	96 c0       	rjmp	.+300    	; 0x41dc <__pack_f+0x17c>
    40b0:	62 81       	ldd	r22, Z+2	; 0x02
    40b2:	73 81       	ldd	r23, Z+3	; 0x03
    40b4:	9f ef       	ldi	r25, 0xFF	; 255
    40b6:	62 38       	cpi	r22, 0x82	; 130
    40b8:	79 07       	cpc	r23, r25
    40ba:	0c f0       	brlt	.+2      	; 0x40be <__pack_f+0x5e>
    40bc:	5b c0       	rjmp	.+182    	; 0x4174 <__pack_f+0x114>
    40be:	22 e8       	ldi	r18, 0x82	; 130
    40c0:	3f ef       	ldi	r19, 0xFF	; 255
    40c2:	26 1b       	sub	r18, r22
    40c4:	37 0b       	sbc	r19, r23
    40c6:	2a 31       	cpi	r18, 0x1A	; 26
    40c8:	31 05       	cpc	r19, r1
    40ca:	2c f0       	brlt	.+10     	; 0x40d6 <__pack_f+0x76>
    40cc:	20 e0       	ldi	r18, 0x00	; 0
    40ce:	30 e0       	ldi	r19, 0x00	; 0
    40d0:	40 e0       	ldi	r20, 0x00	; 0
    40d2:	50 e0       	ldi	r21, 0x00	; 0
    40d4:	2a c0       	rjmp	.+84     	; 0x412a <__pack_f+0xca>
    40d6:	b8 01       	movw	r22, r16
    40d8:	a7 01       	movw	r20, r14
    40da:	02 2e       	mov	r0, r18
    40dc:	04 c0       	rjmp	.+8      	; 0x40e6 <__pack_f+0x86>
    40de:	76 95       	lsr	r23
    40e0:	67 95       	ror	r22
    40e2:	57 95       	ror	r21
    40e4:	47 95       	ror	r20
    40e6:	0a 94       	dec	r0
    40e8:	d2 f7       	brpl	.-12     	; 0x40de <__pack_f+0x7e>
    40ea:	81 e0       	ldi	r24, 0x01	; 1
    40ec:	90 e0       	ldi	r25, 0x00	; 0
    40ee:	a0 e0       	ldi	r26, 0x00	; 0
    40f0:	b0 e0       	ldi	r27, 0x00	; 0
    40f2:	04 c0       	rjmp	.+8      	; 0x40fc <__pack_f+0x9c>
    40f4:	88 0f       	add	r24, r24
    40f6:	99 1f       	adc	r25, r25
    40f8:	aa 1f       	adc	r26, r26
    40fa:	bb 1f       	adc	r27, r27
    40fc:	2a 95       	dec	r18
    40fe:	d2 f7       	brpl	.-12     	; 0x40f4 <__pack_f+0x94>
    4100:	01 97       	sbiw	r24, 0x01	; 1
    4102:	a1 09       	sbc	r26, r1
    4104:	b1 09       	sbc	r27, r1
    4106:	8e 21       	and	r24, r14
    4108:	9f 21       	and	r25, r15
    410a:	a0 23       	and	r26, r16
    410c:	b1 23       	and	r27, r17
    410e:	00 97       	sbiw	r24, 0x00	; 0
    4110:	a1 05       	cpc	r26, r1
    4112:	b1 05       	cpc	r27, r1
    4114:	21 f0       	breq	.+8      	; 0x411e <__pack_f+0xbe>
    4116:	81 e0       	ldi	r24, 0x01	; 1
    4118:	90 e0       	ldi	r25, 0x00	; 0
    411a:	a0 e0       	ldi	r26, 0x00	; 0
    411c:	b0 e0       	ldi	r27, 0x00	; 0
    411e:	9a 01       	movw	r18, r20
    4120:	ab 01       	movw	r20, r22
    4122:	28 2b       	or	r18, r24
    4124:	39 2b       	or	r19, r25
    4126:	4a 2b       	or	r20, r26
    4128:	5b 2b       	or	r21, r27
    412a:	da 01       	movw	r26, r20
    412c:	c9 01       	movw	r24, r18
    412e:	8f 77       	andi	r24, 0x7F	; 127
    4130:	90 70       	andi	r25, 0x00	; 0
    4132:	a0 70       	andi	r26, 0x00	; 0
    4134:	b0 70       	andi	r27, 0x00	; 0
    4136:	80 34       	cpi	r24, 0x40	; 64
    4138:	91 05       	cpc	r25, r1
    413a:	a1 05       	cpc	r26, r1
    413c:	b1 05       	cpc	r27, r1
    413e:	39 f4       	brne	.+14     	; 0x414e <__pack_f+0xee>
    4140:	27 ff       	sbrs	r18, 7
    4142:	09 c0       	rjmp	.+18     	; 0x4156 <__pack_f+0xf6>
    4144:	20 5c       	subi	r18, 0xC0	; 192
    4146:	3f 4f       	sbci	r19, 0xFF	; 255
    4148:	4f 4f       	sbci	r20, 0xFF	; 255
    414a:	5f 4f       	sbci	r21, 0xFF	; 255
    414c:	04 c0       	rjmp	.+8      	; 0x4156 <__pack_f+0xf6>
    414e:	21 5c       	subi	r18, 0xC1	; 193
    4150:	3f 4f       	sbci	r19, 0xFF	; 255
    4152:	4f 4f       	sbci	r20, 0xFF	; 255
    4154:	5f 4f       	sbci	r21, 0xFF	; 255
    4156:	e0 e0       	ldi	r30, 0x00	; 0
    4158:	f0 e0       	ldi	r31, 0x00	; 0
    415a:	20 30       	cpi	r18, 0x00	; 0
    415c:	a0 e0       	ldi	r26, 0x00	; 0
    415e:	3a 07       	cpc	r19, r26
    4160:	a0 e0       	ldi	r26, 0x00	; 0
    4162:	4a 07       	cpc	r20, r26
    4164:	a0 e4       	ldi	r26, 0x40	; 64
    4166:	5a 07       	cpc	r21, r26
    4168:	10 f0       	brcs	.+4      	; 0x416e <__pack_f+0x10e>
    416a:	e1 e0       	ldi	r30, 0x01	; 1
    416c:	f0 e0       	ldi	r31, 0x00	; 0
    416e:	79 01       	movw	r14, r18
    4170:	8a 01       	movw	r16, r20
    4172:	27 c0       	rjmp	.+78     	; 0x41c2 <__pack_f+0x162>
    4174:	60 38       	cpi	r22, 0x80	; 128
    4176:	71 05       	cpc	r23, r1
    4178:	64 f5       	brge	.+88     	; 0x41d2 <__pack_f+0x172>
    417a:	fb 01       	movw	r30, r22
    417c:	e1 58       	subi	r30, 0x81	; 129
    417e:	ff 4f       	sbci	r31, 0xFF	; 255
    4180:	d8 01       	movw	r26, r16
    4182:	c7 01       	movw	r24, r14
    4184:	8f 77       	andi	r24, 0x7F	; 127
    4186:	90 70       	andi	r25, 0x00	; 0
    4188:	a0 70       	andi	r26, 0x00	; 0
    418a:	b0 70       	andi	r27, 0x00	; 0
    418c:	80 34       	cpi	r24, 0x40	; 64
    418e:	91 05       	cpc	r25, r1
    4190:	a1 05       	cpc	r26, r1
    4192:	b1 05       	cpc	r27, r1
    4194:	39 f4       	brne	.+14     	; 0x41a4 <__pack_f+0x144>
    4196:	e7 fe       	sbrs	r14, 7
    4198:	0d c0       	rjmp	.+26     	; 0x41b4 <__pack_f+0x154>
    419a:	80 e4       	ldi	r24, 0x40	; 64
    419c:	90 e0       	ldi	r25, 0x00	; 0
    419e:	a0 e0       	ldi	r26, 0x00	; 0
    41a0:	b0 e0       	ldi	r27, 0x00	; 0
    41a2:	04 c0       	rjmp	.+8      	; 0x41ac <__pack_f+0x14c>
    41a4:	8f e3       	ldi	r24, 0x3F	; 63
    41a6:	90 e0       	ldi	r25, 0x00	; 0
    41a8:	a0 e0       	ldi	r26, 0x00	; 0
    41aa:	b0 e0       	ldi	r27, 0x00	; 0
    41ac:	e8 0e       	add	r14, r24
    41ae:	f9 1e       	adc	r15, r25
    41b0:	0a 1f       	adc	r16, r26
    41b2:	1b 1f       	adc	r17, r27
    41b4:	17 ff       	sbrs	r17, 7
    41b6:	05 c0       	rjmp	.+10     	; 0x41c2 <__pack_f+0x162>
    41b8:	16 95       	lsr	r17
    41ba:	07 95       	ror	r16
    41bc:	f7 94       	ror	r15
    41be:	e7 94       	ror	r14
    41c0:	31 96       	adiw	r30, 0x01	; 1
    41c2:	87 e0       	ldi	r24, 0x07	; 7
    41c4:	16 95       	lsr	r17
    41c6:	07 95       	ror	r16
    41c8:	f7 94       	ror	r15
    41ca:	e7 94       	ror	r14
    41cc:	8a 95       	dec	r24
    41ce:	d1 f7       	brne	.-12     	; 0x41c4 <__pack_f+0x164>
    41d0:	05 c0       	rjmp	.+10     	; 0x41dc <__pack_f+0x17c>
    41d2:	ee 24       	eor	r14, r14
    41d4:	ff 24       	eor	r15, r15
    41d6:	87 01       	movw	r16, r14
    41d8:	ef ef       	ldi	r30, 0xFF	; 255
    41da:	f0 e0       	ldi	r31, 0x00	; 0
    41dc:	6e 2f       	mov	r22, r30
    41de:	67 95       	ror	r22
    41e0:	66 27       	eor	r22, r22
    41e2:	67 95       	ror	r22
    41e4:	90 2f       	mov	r25, r16
    41e6:	9f 77       	andi	r25, 0x7F	; 127
    41e8:	d7 94       	ror	r13
    41ea:	dd 24       	eor	r13, r13
    41ec:	d7 94       	ror	r13
    41ee:	8e 2f       	mov	r24, r30
    41f0:	86 95       	lsr	r24
    41f2:	49 2f       	mov	r20, r25
    41f4:	46 2b       	or	r20, r22
    41f6:	58 2f       	mov	r21, r24
    41f8:	5d 29       	or	r21, r13
    41fa:	b7 01       	movw	r22, r14
    41fc:	ca 01       	movw	r24, r20
    41fe:	1f 91       	pop	r17
    4200:	0f 91       	pop	r16
    4202:	ff 90       	pop	r15
    4204:	ef 90       	pop	r14
    4206:	df 90       	pop	r13
    4208:	08 95       	ret

0000420a <__unpack_f>:
    420a:	fc 01       	movw	r30, r24
    420c:	db 01       	movw	r26, r22
    420e:	40 81       	ld	r20, Z
    4210:	51 81       	ldd	r21, Z+1	; 0x01
    4212:	22 81       	ldd	r18, Z+2	; 0x02
    4214:	62 2f       	mov	r22, r18
    4216:	6f 77       	andi	r22, 0x7F	; 127
    4218:	70 e0       	ldi	r23, 0x00	; 0
    421a:	22 1f       	adc	r18, r18
    421c:	22 27       	eor	r18, r18
    421e:	22 1f       	adc	r18, r18
    4220:	93 81       	ldd	r25, Z+3	; 0x03
    4222:	89 2f       	mov	r24, r25
    4224:	88 0f       	add	r24, r24
    4226:	82 2b       	or	r24, r18
    4228:	28 2f       	mov	r18, r24
    422a:	30 e0       	ldi	r19, 0x00	; 0
    422c:	99 1f       	adc	r25, r25
    422e:	99 27       	eor	r25, r25
    4230:	99 1f       	adc	r25, r25
    4232:	11 96       	adiw	r26, 0x01	; 1
    4234:	9c 93       	st	X, r25
    4236:	11 97       	sbiw	r26, 0x01	; 1
    4238:	21 15       	cp	r18, r1
    423a:	31 05       	cpc	r19, r1
    423c:	a9 f5       	brne	.+106    	; 0x42a8 <__unpack_f+0x9e>
    423e:	41 15       	cp	r20, r1
    4240:	51 05       	cpc	r21, r1
    4242:	61 05       	cpc	r22, r1
    4244:	71 05       	cpc	r23, r1
    4246:	11 f4       	brne	.+4      	; 0x424c <__unpack_f+0x42>
    4248:	82 e0       	ldi	r24, 0x02	; 2
    424a:	37 c0       	rjmp	.+110    	; 0x42ba <__unpack_f+0xb0>
    424c:	82 e8       	ldi	r24, 0x82	; 130
    424e:	9f ef       	ldi	r25, 0xFF	; 255
    4250:	13 96       	adiw	r26, 0x03	; 3
    4252:	9c 93       	st	X, r25
    4254:	8e 93       	st	-X, r24
    4256:	12 97       	sbiw	r26, 0x02	; 2
    4258:	9a 01       	movw	r18, r20
    425a:	ab 01       	movw	r20, r22
    425c:	67 e0       	ldi	r22, 0x07	; 7
    425e:	22 0f       	add	r18, r18
    4260:	33 1f       	adc	r19, r19
    4262:	44 1f       	adc	r20, r20
    4264:	55 1f       	adc	r21, r21
    4266:	6a 95       	dec	r22
    4268:	d1 f7       	brne	.-12     	; 0x425e <__unpack_f+0x54>
    426a:	83 e0       	ldi	r24, 0x03	; 3
    426c:	8c 93       	st	X, r24
    426e:	0d c0       	rjmp	.+26     	; 0x428a <__unpack_f+0x80>
    4270:	22 0f       	add	r18, r18
    4272:	33 1f       	adc	r19, r19
    4274:	44 1f       	adc	r20, r20
    4276:	55 1f       	adc	r21, r21
    4278:	12 96       	adiw	r26, 0x02	; 2
    427a:	8d 91       	ld	r24, X+
    427c:	9c 91       	ld	r25, X
    427e:	13 97       	sbiw	r26, 0x03	; 3
    4280:	01 97       	sbiw	r24, 0x01	; 1
    4282:	13 96       	adiw	r26, 0x03	; 3
    4284:	9c 93       	st	X, r25
    4286:	8e 93       	st	-X, r24
    4288:	12 97       	sbiw	r26, 0x02	; 2
    428a:	20 30       	cpi	r18, 0x00	; 0
    428c:	80 e0       	ldi	r24, 0x00	; 0
    428e:	38 07       	cpc	r19, r24
    4290:	80 e0       	ldi	r24, 0x00	; 0
    4292:	48 07       	cpc	r20, r24
    4294:	80 e4       	ldi	r24, 0x40	; 64
    4296:	58 07       	cpc	r21, r24
    4298:	58 f3       	brcs	.-42     	; 0x4270 <__unpack_f+0x66>
    429a:	14 96       	adiw	r26, 0x04	; 4
    429c:	2d 93       	st	X+, r18
    429e:	3d 93       	st	X+, r19
    42a0:	4d 93       	st	X+, r20
    42a2:	5c 93       	st	X, r21
    42a4:	17 97       	sbiw	r26, 0x07	; 7
    42a6:	08 95       	ret
    42a8:	2f 3f       	cpi	r18, 0xFF	; 255
    42aa:	31 05       	cpc	r19, r1
    42ac:	79 f4       	brne	.+30     	; 0x42cc <__unpack_f+0xc2>
    42ae:	41 15       	cp	r20, r1
    42b0:	51 05       	cpc	r21, r1
    42b2:	61 05       	cpc	r22, r1
    42b4:	71 05       	cpc	r23, r1
    42b6:	19 f4       	brne	.+6      	; 0x42be <__unpack_f+0xb4>
    42b8:	84 e0       	ldi	r24, 0x04	; 4
    42ba:	8c 93       	st	X, r24
    42bc:	08 95       	ret
    42be:	64 ff       	sbrs	r22, 4
    42c0:	03 c0       	rjmp	.+6      	; 0x42c8 <__unpack_f+0xbe>
    42c2:	81 e0       	ldi	r24, 0x01	; 1
    42c4:	8c 93       	st	X, r24
    42c6:	12 c0       	rjmp	.+36     	; 0x42ec <__unpack_f+0xe2>
    42c8:	1c 92       	st	X, r1
    42ca:	10 c0       	rjmp	.+32     	; 0x42ec <__unpack_f+0xe2>
    42cc:	2f 57       	subi	r18, 0x7F	; 127
    42ce:	30 40       	sbci	r19, 0x00	; 0
    42d0:	13 96       	adiw	r26, 0x03	; 3
    42d2:	3c 93       	st	X, r19
    42d4:	2e 93       	st	-X, r18
    42d6:	12 97       	sbiw	r26, 0x02	; 2
    42d8:	83 e0       	ldi	r24, 0x03	; 3
    42da:	8c 93       	st	X, r24
    42dc:	87 e0       	ldi	r24, 0x07	; 7
    42de:	44 0f       	add	r20, r20
    42e0:	55 1f       	adc	r21, r21
    42e2:	66 1f       	adc	r22, r22
    42e4:	77 1f       	adc	r23, r23
    42e6:	8a 95       	dec	r24
    42e8:	d1 f7       	brne	.-12     	; 0x42de <__unpack_f+0xd4>
    42ea:	70 64       	ori	r23, 0x40	; 64
    42ec:	14 96       	adiw	r26, 0x04	; 4
    42ee:	4d 93       	st	X+, r20
    42f0:	5d 93       	st	X+, r21
    42f2:	6d 93       	st	X+, r22
    42f4:	7c 93       	st	X, r23
    42f6:	17 97       	sbiw	r26, 0x07	; 7
    42f8:	08 95       	ret

000042fa <__mulsi3>:
    42fa:	62 9f       	mul	r22, r18
    42fc:	d0 01       	movw	r26, r0
    42fe:	73 9f       	mul	r23, r19
    4300:	f0 01       	movw	r30, r0
    4302:	82 9f       	mul	r24, r18
    4304:	e0 0d       	add	r30, r0
    4306:	f1 1d       	adc	r31, r1
    4308:	64 9f       	mul	r22, r20
    430a:	e0 0d       	add	r30, r0
    430c:	f1 1d       	adc	r31, r1
    430e:	92 9f       	mul	r25, r18
    4310:	f0 0d       	add	r31, r0
    4312:	83 9f       	mul	r24, r19
    4314:	f0 0d       	add	r31, r0
    4316:	74 9f       	mul	r23, r20
    4318:	f0 0d       	add	r31, r0
    431a:	65 9f       	mul	r22, r21
    431c:	f0 0d       	add	r31, r0
    431e:	99 27       	eor	r25, r25
    4320:	72 9f       	mul	r23, r18
    4322:	b0 0d       	add	r27, r0
    4324:	e1 1d       	adc	r30, r1
    4326:	f9 1f       	adc	r31, r25
    4328:	63 9f       	mul	r22, r19
    432a:	b0 0d       	add	r27, r0
    432c:	e1 1d       	adc	r30, r1
    432e:	f9 1f       	adc	r31, r25
    4330:	bd 01       	movw	r22, r26
    4332:	cf 01       	movw	r24, r30
    4334:	11 24       	eor	r1, r1
    4336:	08 95       	ret

00004338 <__udivmodhi4>:
    4338:	aa 1b       	sub	r26, r26
    433a:	bb 1b       	sub	r27, r27
    433c:	51 e1       	ldi	r21, 0x11	; 17
    433e:	07 c0       	rjmp	.+14     	; 0x434e <__udivmodhi4_ep>

00004340 <__udivmodhi4_loop>:
    4340:	aa 1f       	adc	r26, r26
    4342:	bb 1f       	adc	r27, r27
    4344:	a6 17       	cp	r26, r22
    4346:	b7 07       	cpc	r27, r23
    4348:	10 f0       	brcs	.+4      	; 0x434e <__udivmodhi4_ep>
    434a:	a6 1b       	sub	r26, r22
    434c:	b7 0b       	sbc	r27, r23

0000434e <__udivmodhi4_ep>:
    434e:	88 1f       	adc	r24, r24
    4350:	99 1f       	adc	r25, r25
    4352:	5a 95       	dec	r21
    4354:	a9 f7       	brne	.-22     	; 0x4340 <__udivmodhi4_loop>
    4356:	80 95       	com	r24
    4358:	90 95       	com	r25
    435a:	bc 01       	movw	r22, r24
    435c:	cd 01       	movw	r24, r26
    435e:	08 95       	ret

00004360 <__divmodhi4>:
    4360:	97 fb       	bst	r25, 7
    4362:	09 2e       	mov	r0, r25
    4364:	07 26       	eor	r0, r23
    4366:	0a d0       	rcall	.+20     	; 0x437c <__divmodhi4_neg1>
    4368:	77 fd       	sbrc	r23, 7
    436a:	04 d0       	rcall	.+8      	; 0x4374 <__divmodhi4_neg2>
    436c:	e5 df       	rcall	.-54     	; 0x4338 <__udivmodhi4>
    436e:	06 d0       	rcall	.+12     	; 0x437c <__divmodhi4_neg1>
    4370:	00 20       	and	r0, r0
    4372:	1a f4       	brpl	.+6      	; 0x437a <__divmodhi4_exit>

00004374 <__divmodhi4_neg2>:
    4374:	70 95       	com	r23
    4376:	61 95       	neg	r22
    4378:	7f 4f       	sbci	r23, 0xFF	; 255

0000437a <__divmodhi4_exit>:
    437a:	08 95       	ret

0000437c <__divmodhi4_neg1>:
    437c:	f6 f7       	brtc	.-4      	; 0x437a <__divmodhi4_exit>
    437e:	90 95       	com	r25
    4380:	81 95       	neg	r24
    4382:	9f 4f       	sbci	r25, 0xFF	; 255
    4384:	08 95       	ret

00004386 <__prologue_saves__>:
    4386:	2f 92       	push	r2
    4388:	3f 92       	push	r3
    438a:	4f 92       	push	r4
    438c:	5f 92       	push	r5
    438e:	6f 92       	push	r6
    4390:	7f 92       	push	r7
    4392:	8f 92       	push	r8
    4394:	9f 92       	push	r9
    4396:	af 92       	push	r10
    4398:	bf 92       	push	r11
    439a:	cf 92       	push	r12
    439c:	df 92       	push	r13
    439e:	ef 92       	push	r14
    43a0:	ff 92       	push	r15
    43a2:	0f 93       	push	r16
    43a4:	1f 93       	push	r17
    43a6:	cf 93       	push	r28
    43a8:	df 93       	push	r29
    43aa:	cd b7       	in	r28, 0x3d	; 61
    43ac:	de b7       	in	r29, 0x3e	; 62
    43ae:	ca 1b       	sub	r28, r26
    43b0:	db 0b       	sbc	r29, r27
    43b2:	0f b6       	in	r0, 0x3f	; 63
    43b4:	f8 94       	cli
    43b6:	de bf       	out	0x3e, r29	; 62
    43b8:	0f be       	out	0x3f, r0	; 63
    43ba:	cd bf       	out	0x3d, r28	; 61
    43bc:	19 94       	eijmp

000043be <__epilogue_restores__>:
    43be:	2a 88       	ldd	r2, Y+18	; 0x12
    43c0:	39 88       	ldd	r3, Y+17	; 0x11
    43c2:	48 88       	ldd	r4, Y+16	; 0x10
    43c4:	5f 84       	ldd	r5, Y+15	; 0x0f
    43c6:	6e 84       	ldd	r6, Y+14	; 0x0e
    43c8:	7d 84       	ldd	r7, Y+13	; 0x0d
    43ca:	8c 84       	ldd	r8, Y+12	; 0x0c
    43cc:	9b 84       	ldd	r9, Y+11	; 0x0b
    43ce:	aa 84       	ldd	r10, Y+10	; 0x0a
    43d0:	b9 84       	ldd	r11, Y+9	; 0x09
    43d2:	c8 84       	ldd	r12, Y+8	; 0x08
    43d4:	df 80       	ldd	r13, Y+7	; 0x07
    43d6:	ee 80       	ldd	r14, Y+6	; 0x06
    43d8:	fd 80       	ldd	r15, Y+5	; 0x05
    43da:	0c 81       	ldd	r16, Y+4	; 0x04
    43dc:	1b 81       	ldd	r17, Y+3	; 0x03
    43de:	aa 81       	ldd	r26, Y+2	; 0x02
    43e0:	b9 81       	ldd	r27, Y+1	; 0x01
    43e2:	ce 0f       	add	r28, r30
    43e4:	d1 1d       	adc	r29, r1
    43e6:	0f b6       	in	r0, 0x3f	; 63
    43e8:	f8 94       	cli
    43ea:	de bf       	out	0x3e, r29	; 62
    43ec:	0f be       	out	0x3f, r0	; 63
    43ee:	cd bf       	out	0x3d, r28	; 61
    43f0:	ed 01       	movw	r28, r26
    43f2:	08 95       	ret

000043f4 <do_rand>:
    43f4:	af 92       	push	r10
    43f6:	bf 92       	push	r11
    43f8:	cf 92       	push	r12
    43fa:	df 92       	push	r13
    43fc:	ef 92       	push	r14
    43fe:	ff 92       	push	r15
    4400:	0f 93       	push	r16
    4402:	1f 93       	push	r17
    4404:	cf 93       	push	r28
    4406:	df 93       	push	r29
    4408:	ec 01       	movw	r28, r24
    440a:	a8 80       	ld	r10, Y
    440c:	b9 80       	ldd	r11, Y+1	; 0x01
    440e:	ca 80       	ldd	r12, Y+2	; 0x02
    4410:	db 80       	ldd	r13, Y+3	; 0x03
    4412:	a1 14       	cp	r10, r1
    4414:	b1 04       	cpc	r11, r1
    4416:	c1 04       	cpc	r12, r1
    4418:	d1 04       	cpc	r13, r1
    441a:	41 f4       	brne	.+16     	; 0x442c <do_rand+0x38>
    441c:	84 e2       	ldi	r24, 0x24	; 36
    441e:	a8 2e       	mov	r10, r24
    4420:	89 ed       	ldi	r24, 0xD9	; 217
    4422:	b8 2e       	mov	r11, r24
    4424:	8b e5       	ldi	r24, 0x5B	; 91
    4426:	c8 2e       	mov	r12, r24
    4428:	87 e0       	ldi	r24, 0x07	; 7
    442a:	d8 2e       	mov	r13, r24
    442c:	c6 01       	movw	r24, r12
    442e:	b5 01       	movw	r22, r10
    4430:	2d e1       	ldi	r18, 0x1D	; 29
    4432:	33 ef       	ldi	r19, 0xF3	; 243
    4434:	41 e0       	ldi	r20, 0x01	; 1
    4436:	50 e0       	ldi	r21, 0x00	; 0
    4438:	0e 94 a1 24 	call	0x4942	; 0x4942 <__divmodsi4>
    443c:	27 ea       	ldi	r18, 0xA7	; 167
    443e:	31 e4       	ldi	r19, 0x41	; 65
    4440:	40 e0       	ldi	r20, 0x00	; 0
    4442:	50 e0       	ldi	r21, 0x00	; 0
    4444:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
    4448:	7b 01       	movw	r14, r22
    444a:	8c 01       	movw	r16, r24
    444c:	c6 01       	movw	r24, r12
    444e:	b5 01       	movw	r22, r10
    4450:	2d e1       	ldi	r18, 0x1D	; 29
    4452:	33 ef       	ldi	r19, 0xF3	; 243
    4454:	41 e0       	ldi	r20, 0x01	; 1
    4456:	50 e0       	ldi	r21, 0x00	; 0
    4458:	0e 94 a1 24 	call	0x4942	; 0x4942 <__divmodsi4>
    445c:	ca 01       	movw	r24, r20
    445e:	b9 01       	movw	r22, r18
    4460:	2c ee       	ldi	r18, 0xEC	; 236
    4462:	34 ef       	ldi	r19, 0xF4	; 244
    4464:	4f ef       	ldi	r20, 0xFF	; 255
    4466:	5f ef       	ldi	r21, 0xFF	; 255
    4468:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__mulsi3>
    446c:	6e 0d       	add	r22, r14
    446e:	7f 1d       	adc	r23, r15
    4470:	80 1f       	adc	r24, r16
    4472:	91 1f       	adc	r25, r17
    4474:	97 ff       	sbrs	r25, 7
    4476:	04 c0       	rjmp	.+8      	; 0x4480 <do_rand+0x8c>
    4478:	61 50       	subi	r22, 0x01	; 1
    447a:	70 40       	sbci	r23, 0x00	; 0
    447c:	80 40       	sbci	r24, 0x00	; 0
    447e:	90 48       	sbci	r25, 0x80	; 128
    4480:	68 83       	st	Y, r22
    4482:	79 83       	std	Y+1, r23	; 0x01
    4484:	8a 83       	std	Y+2, r24	; 0x02
    4486:	9b 83       	std	Y+3, r25	; 0x03
    4488:	9b 01       	movw	r18, r22
    448a:	3f 77       	andi	r19, 0x7F	; 127
    448c:	c9 01       	movw	r24, r18
    448e:	df 91       	pop	r29
    4490:	cf 91       	pop	r28
    4492:	1f 91       	pop	r17
    4494:	0f 91       	pop	r16
    4496:	ff 90       	pop	r15
    4498:	ef 90       	pop	r14
    449a:	df 90       	pop	r13
    449c:	cf 90       	pop	r12
    449e:	bf 90       	pop	r11
    44a0:	af 90       	pop	r10
    44a2:	08 95       	ret

000044a4 <rand_r>:
    44a4:	0e 94 fa 21 	call	0x43f4	; 0x43f4 <do_rand>
    44a8:	08 95       	ret

000044aa <rand>:
    44aa:	8f e1       	ldi	r24, 0x1F	; 31
    44ac:	93 e0       	ldi	r25, 0x03	; 3
    44ae:	0e 94 fa 21 	call	0x43f4	; 0x43f4 <do_rand>
    44b2:	08 95       	ret

000044b4 <srand>:
    44b4:	a0 e0       	ldi	r26, 0x00	; 0
    44b6:	b0 e0       	ldi	r27, 0x00	; 0
    44b8:	80 93 1f 03 	sts	0x031F, r24
    44bc:	90 93 20 03 	sts	0x0320, r25
    44c0:	a0 93 21 03 	sts	0x0321, r26
    44c4:	b0 93 22 03 	sts	0x0322, r27
    44c8:	08 95       	ret
    44ca:	f5 d0       	rcall	.+490    	; 0x46b6 <__fp_pscA>
    44cc:	58 f0       	brcs	.+22     	; 0x44e4 <srand+0x30>
    44ce:	80 e8       	ldi	r24, 0x80	; 128
    44d0:	91 e0       	ldi	r25, 0x01	; 1
    44d2:	09 f4       	brne	.+2      	; 0x44d6 <srand+0x22>
    44d4:	9e ef       	ldi	r25, 0xFE	; 254
    44d6:	f6 d0       	rcall	.+492    	; 0x46c4 <__fp_pscB>
    44d8:	28 f0       	brcs	.+10     	; 0x44e4 <srand+0x30>
    44da:	40 e8       	ldi	r20, 0x80	; 128
    44dc:	51 e0       	ldi	r21, 0x01	; 1
    44de:	59 f4       	brne	.+22     	; 0x44f6 <atan2+0xe>
    44e0:	5e ef       	ldi	r21, 0xFE	; 254
    44e2:	09 c0       	rjmp	.+18     	; 0x44f6 <atan2+0xe>
    44e4:	c0 c0       	rjmp	.+384    	; 0x4666 <__fp_nan>
    44e6:	28 c1       	rjmp	.+592    	; 0x4738 <__fp_zero>

000044e8 <atan2>:
    44e8:	e9 2f       	mov	r30, r25
    44ea:	e0 78       	andi	r30, 0x80	; 128
    44ec:	03 d1       	rcall	.+518    	; 0x46f4 <__fp_split3>
    44ee:	68 f3       	brcs	.-38     	; 0x44ca <srand+0x16>
    44f0:	09 2e       	mov	r0, r25
    44f2:	05 2a       	or	r0, r21
    44f4:	c1 f3       	breq	.-16     	; 0x44e6 <srand+0x32>
    44f6:	26 17       	cp	r18, r22
    44f8:	37 07       	cpc	r19, r23
    44fa:	48 07       	cpc	r20, r24
    44fc:	59 07       	cpc	r21, r25
    44fe:	38 f0       	brcs	.+14     	; 0x450e <atan2+0x26>
    4500:	0e 2e       	mov	r0, r30
    4502:	07 f8       	bld	r0, 7
    4504:	e0 25       	eor	r30, r0
    4506:	69 f0       	breq	.+26     	; 0x4522 <atan2+0x3a>
    4508:	e0 25       	eor	r30, r0
    450a:	e0 64       	ori	r30, 0x40	; 64
    450c:	0a c0       	rjmp	.+20     	; 0x4522 <atan2+0x3a>
    450e:	ef 63       	ori	r30, 0x3F	; 63
    4510:	07 f8       	bld	r0, 7
    4512:	00 94       	com	r0
    4514:	07 fa       	bst	r0, 7
    4516:	db 01       	movw	r26, r22
    4518:	b9 01       	movw	r22, r18
    451a:	9d 01       	movw	r18, r26
    451c:	dc 01       	movw	r26, r24
    451e:	ca 01       	movw	r24, r20
    4520:	ad 01       	movw	r20, r26
    4522:	ef 93       	push	r30
    4524:	41 d0       	rcall	.+130    	; 0x45a8 <__divsf3_pse>
    4526:	d5 d0       	rcall	.+426    	; 0x46d2 <__fp_round>
    4528:	0a d0       	rcall	.+20     	; 0x453e <atan>
    452a:	5f 91       	pop	r21
    452c:	55 23       	and	r21, r21
    452e:	31 f0       	breq	.+12     	; 0x453c <atan2+0x54>
    4530:	2b ed       	ldi	r18, 0xDB	; 219
    4532:	3f e0       	ldi	r19, 0x0F	; 15
    4534:	49 e4       	ldi	r20, 0x49	; 73
    4536:	50 fd       	sbrc	r21, 0
    4538:	49 ec       	ldi	r20, 0xC9	; 201
    453a:	8d c1       	rjmp	.+794    	; 0x4856 <__addsf3>
    453c:	08 95       	ret

0000453e <atan>:
    453e:	df 93       	push	r29
    4540:	dd 27       	eor	r29, r29
    4542:	b9 2f       	mov	r27, r25
    4544:	bf 77       	andi	r27, 0x7F	; 127
    4546:	40 e8       	ldi	r20, 0x80	; 128
    4548:	5f e3       	ldi	r21, 0x3F	; 63
    454a:	16 16       	cp	r1, r22
    454c:	17 06       	cpc	r1, r23
    454e:	48 07       	cpc	r20, r24
    4550:	5b 07       	cpc	r21, r27
    4552:	10 f4       	brcc	.+4      	; 0x4558 <atan+0x1a>
    4554:	d9 2f       	mov	r29, r25
    4556:	f7 d0       	rcall	.+494    	; 0x4746 <inverse>
    4558:	9f 93       	push	r25
    455a:	8f 93       	push	r24
    455c:	7f 93       	push	r23
    455e:	6f 93       	push	r22
    4560:	5a d1       	rcall	.+692    	; 0x4816 <square>
    4562:	ee e4       	ldi	r30, 0x4E	; 78
    4564:	f1 e0       	ldi	r31, 0x01	; 1
    4566:	82 d0       	rcall	.+260    	; 0x466c <__fp_powser>
    4568:	b4 d0       	rcall	.+360    	; 0x46d2 <__fp_round>
    456a:	2f 91       	pop	r18
    456c:	3f 91       	pop	r19
    456e:	4f 91       	pop	r20
    4570:	5f 91       	pop	r21
    4572:	fa d0       	rcall	.+500    	; 0x4768 <__mulsf3x>
    4574:	dd 23       	and	r29, r29
    4576:	49 f0       	breq	.+18     	; 0x458a <atan+0x4c>
    4578:	90 58       	subi	r25, 0x80	; 128
    457a:	a2 ea       	ldi	r26, 0xA2	; 162
    457c:	2a ed       	ldi	r18, 0xDA	; 218
    457e:	3f e0       	ldi	r19, 0x0F	; 15
    4580:	49 ec       	ldi	r20, 0xC9	; 201
    4582:	5f e3       	ldi	r21, 0x3F	; 63
    4584:	d0 78       	andi	r29, 0x80	; 128
    4586:	5d 27       	eor	r21, r29
    4588:	77 d1       	rcall	.+750    	; 0x4878 <__addsf3x>
    458a:	df 91       	pop	r29
    458c:	a2 c0       	rjmp	.+324    	; 0x46d2 <__fp_round>
    458e:	9a d0       	rcall	.+308    	; 0x46c4 <__fp_pscB>
    4590:	40 f0       	brcs	.+16     	; 0x45a2 <atan+0x64>
    4592:	91 d0       	rcall	.+290    	; 0x46b6 <__fp_pscA>
    4594:	30 f0       	brcs	.+12     	; 0x45a2 <atan+0x64>
    4596:	21 f4       	brne	.+8      	; 0x45a0 <atan+0x62>
    4598:	5f 3f       	cpi	r21, 0xFF	; 255
    459a:	19 f0       	breq	.+6      	; 0x45a2 <atan+0x64>
    459c:	5e c0       	rjmp	.+188    	; 0x465a <__fp_inf>
    459e:	51 11       	cpse	r21, r1
    45a0:	cc c0       	rjmp	.+408    	; 0x473a <__fp_szero>
    45a2:	61 c0       	rjmp	.+194    	; 0x4666 <__fp_nan>

000045a4 <__divsf3x>:
    45a4:	a7 d0       	rcall	.+334    	; 0x46f4 <__fp_split3>
    45a6:	98 f3       	brcs	.-26     	; 0x458e <atan+0x50>

000045a8 <__divsf3_pse>:
    45a8:	99 23       	and	r25, r25
    45aa:	c9 f3       	breq	.-14     	; 0x459e <atan+0x60>
    45ac:	55 23       	and	r21, r21
    45ae:	b1 f3       	breq	.-20     	; 0x459c <atan+0x5e>
    45b0:	95 1b       	sub	r25, r21
    45b2:	55 0b       	sbc	r21, r21
    45b4:	bb 27       	eor	r27, r27
    45b6:	aa 27       	eor	r26, r26
    45b8:	62 17       	cp	r22, r18
    45ba:	73 07       	cpc	r23, r19
    45bc:	84 07       	cpc	r24, r20
    45be:	38 f0       	brcs	.+14     	; 0x45ce <__divsf3_pse+0x26>
    45c0:	9f 5f       	subi	r25, 0xFF	; 255
    45c2:	5f 4f       	sbci	r21, 0xFF	; 255
    45c4:	22 0f       	add	r18, r18
    45c6:	33 1f       	adc	r19, r19
    45c8:	44 1f       	adc	r20, r20
    45ca:	aa 1f       	adc	r26, r26
    45cc:	a9 f3       	breq	.-22     	; 0x45b8 <__divsf3_pse+0x10>
    45ce:	33 d0       	rcall	.+102    	; 0x4636 <__divsf3_pse+0x8e>
    45d0:	0e 2e       	mov	r0, r30
    45d2:	3a f0       	brmi	.+14     	; 0x45e2 <__divsf3_pse+0x3a>
    45d4:	e0 e8       	ldi	r30, 0x80	; 128
    45d6:	30 d0       	rcall	.+96     	; 0x4638 <__divsf3_pse+0x90>
    45d8:	91 50       	subi	r25, 0x01	; 1
    45da:	50 40       	sbci	r21, 0x00	; 0
    45dc:	e6 95       	lsr	r30
    45de:	00 1c       	adc	r0, r0
    45e0:	ca f7       	brpl	.-14     	; 0x45d4 <__divsf3_pse+0x2c>
    45e2:	29 d0       	rcall	.+82     	; 0x4636 <__divsf3_pse+0x8e>
    45e4:	fe 2f       	mov	r31, r30
    45e6:	27 d0       	rcall	.+78     	; 0x4636 <__divsf3_pse+0x8e>
    45e8:	66 0f       	add	r22, r22
    45ea:	77 1f       	adc	r23, r23
    45ec:	88 1f       	adc	r24, r24
    45ee:	bb 1f       	adc	r27, r27
    45f0:	26 17       	cp	r18, r22
    45f2:	37 07       	cpc	r19, r23
    45f4:	48 07       	cpc	r20, r24
    45f6:	ab 07       	cpc	r26, r27
    45f8:	b0 e8       	ldi	r27, 0x80	; 128
    45fa:	09 f0       	breq	.+2      	; 0x45fe <__divsf3_pse+0x56>
    45fc:	bb 0b       	sbc	r27, r27
    45fe:	80 2d       	mov	r24, r0
    4600:	bf 01       	movw	r22, r30
    4602:	ff 27       	eor	r31, r31
    4604:	93 58       	subi	r25, 0x83	; 131
    4606:	5f 4f       	sbci	r21, 0xFF	; 255
    4608:	2a f0       	brmi	.+10     	; 0x4614 <__divsf3_pse+0x6c>
    460a:	9e 3f       	cpi	r25, 0xFE	; 254
    460c:	51 05       	cpc	r21, r1
    460e:	68 f0       	brcs	.+26     	; 0x462a <__divsf3_pse+0x82>
    4610:	24 c0       	rjmp	.+72     	; 0x465a <__fp_inf>
    4612:	93 c0       	rjmp	.+294    	; 0x473a <__fp_szero>
    4614:	5f 3f       	cpi	r21, 0xFF	; 255
    4616:	ec f3       	brlt	.-6      	; 0x4612 <__divsf3_pse+0x6a>
    4618:	98 3e       	cpi	r25, 0xE8	; 232
    461a:	dc f3       	brlt	.-10     	; 0x4612 <__divsf3_pse+0x6a>
    461c:	86 95       	lsr	r24
    461e:	77 95       	ror	r23
    4620:	67 95       	ror	r22
    4622:	b7 95       	ror	r27
    4624:	f7 95       	ror	r31
    4626:	9f 5f       	subi	r25, 0xFF	; 255
    4628:	c9 f7       	brne	.-14     	; 0x461c <__divsf3_pse+0x74>
    462a:	88 0f       	add	r24, r24
    462c:	91 1d       	adc	r25, r1
    462e:	96 95       	lsr	r25
    4630:	87 95       	ror	r24
    4632:	97 f9       	bld	r25, 7
    4634:	08 95       	ret
    4636:	e1 e0       	ldi	r30, 0x01	; 1
    4638:	66 0f       	add	r22, r22
    463a:	77 1f       	adc	r23, r23
    463c:	88 1f       	adc	r24, r24
    463e:	bb 1f       	adc	r27, r27
    4640:	62 17       	cp	r22, r18
    4642:	73 07       	cpc	r23, r19
    4644:	84 07       	cpc	r24, r20
    4646:	ba 07       	cpc	r27, r26
    4648:	20 f0       	brcs	.+8      	; 0x4652 <__divsf3_pse+0xaa>
    464a:	62 1b       	sub	r22, r18
    464c:	73 0b       	sbc	r23, r19
    464e:	84 0b       	sbc	r24, r20
    4650:	ba 0b       	sbc	r27, r26
    4652:	ee 1f       	adc	r30, r30
    4654:	88 f7       	brcc	.-30     	; 0x4638 <__divsf3_pse+0x90>
    4656:	e0 95       	com	r30
    4658:	08 95       	ret

0000465a <__fp_inf>:
    465a:	97 f9       	bld	r25, 7
    465c:	9f 67       	ori	r25, 0x7F	; 127
    465e:	80 e8       	ldi	r24, 0x80	; 128
    4660:	70 e0       	ldi	r23, 0x00	; 0
    4662:	60 e0       	ldi	r22, 0x00	; 0
    4664:	08 95       	ret

00004666 <__fp_nan>:
    4666:	9f ef       	ldi	r25, 0xFF	; 255
    4668:	80 ec       	ldi	r24, 0xC0	; 192
    466a:	08 95       	ret

0000466c <__fp_powser>:
    466c:	df 93       	push	r29
    466e:	cf 93       	push	r28
    4670:	1f 93       	push	r17
    4672:	0f 93       	push	r16
    4674:	ff 92       	push	r15
    4676:	ef 92       	push	r14
    4678:	df 92       	push	r13
    467a:	7b 01       	movw	r14, r22
    467c:	8c 01       	movw	r16, r24
    467e:	68 94       	set
    4680:	05 c0       	rjmp	.+10     	; 0x468c <__fp_powser+0x20>
    4682:	da 2e       	mov	r13, r26
    4684:	ef 01       	movw	r28, r30
    4686:	70 d0       	rcall	.+224    	; 0x4768 <__mulsf3x>
    4688:	fe 01       	movw	r30, r28
    468a:	e8 94       	clt
    468c:	a5 91       	lpm	r26, Z+
    468e:	25 91       	lpm	r18, Z+
    4690:	35 91       	lpm	r19, Z+
    4692:	45 91       	lpm	r20, Z+
    4694:	55 91       	lpm	r21, Z+
    4696:	ae f3       	brts	.-22     	; 0x4682 <__fp_powser+0x16>
    4698:	ef 01       	movw	r28, r30
    469a:	ee d0       	rcall	.+476    	; 0x4878 <__addsf3x>
    469c:	fe 01       	movw	r30, r28
    469e:	97 01       	movw	r18, r14
    46a0:	a8 01       	movw	r20, r16
    46a2:	da 94       	dec	r13
    46a4:	79 f7       	brne	.-34     	; 0x4684 <__fp_powser+0x18>
    46a6:	df 90       	pop	r13
    46a8:	ef 90       	pop	r14
    46aa:	ff 90       	pop	r15
    46ac:	0f 91       	pop	r16
    46ae:	1f 91       	pop	r17
    46b0:	cf 91       	pop	r28
    46b2:	df 91       	pop	r29
    46b4:	08 95       	ret

000046b6 <__fp_pscA>:
    46b6:	00 24       	eor	r0, r0
    46b8:	0a 94       	dec	r0
    46ba:	16 16       	cp	r1, r22
    46bc:	17 06       	cpc	r1, r23
    46be:	18 06       	cpc	r1, r24
    46c0:	09 06       	cpc	r0, r25
    46c2:	08 95       	ret

000046c4 <__fp_pscB>:
    46c4:	00 24       	eor	r0, r0
    46c6:	0a 94       	dec	r0
    46c8:	12 16       	cp	r1, r18
    46ca:	13 06       	cpc	r1, r19
    46cc:	14 06       	cpc	r1, r20
    46ce:	05 06       	cpc	r0, r21
    46d0:	08 95       	ret

000046d2 <__fp_round>:
    46d2:	09 2e       	mov	r0, r25
    46d4:	03 94       	inc	r0
    46d6:	00 0c       	add	r0, r0
    46d8:	11 f4       	brne	.+4      	; 0x46de <__fp_round+0xc>
    46da:	88 23       	and	r24, r24
    46dc:	52 f0       	brmi	.+20     	; 0x46f2 <__fp_round+0x20>
    46de:	bb 0f       	add	r27, r27
    46e0:	40 f4       	brcc	.+16     	; 0x46f2 <__fp_round+0x20>
    46e2:	bf 2b       	or	r27, r31
    46e4:	11 f4       	brne	.+4      	; 0x46ea <__fp_round+0x18>
    46e6:	60 ff       	sbrs	r22, 0
    46e8:	04 c0       	rjmp	.+8      	; 0x46f2 <__fp_round+0x20>
    46ea:	6f 5f       	subi	r22, 0xFF	; 255
    46ec:	7f 4f       	sbci	r23, 0xFF	; 255
    46ee:	8f 4f       	sbci	r24, 0xFF	; 255
    46f0:	9f 4f       	sbci	r25, 0xFF	; 255
    46f2:	08 95       	ret

000046f4 <__fp_split3>:
    46f4:	57 fd       	sbrc	r21, 7
    46f6:	90 58       	subi	r25, 0x80	; 128
    46f8:	44 0f       	add	r20, r20
    46fa:	55 1f       	adc	r21, r21
    46fc:	59 f0       	breq	.+22     	; 0x4714 <__fp_splitA+0x10>
    46fe:	5f 3f       	cpi	r21, 0xFF	; 255
    4700:	71 f0       	breq	.+28     	; 0x471e <__fp_splitA+0x1a>
    4702:	47 95       	ror	r20

00004704 <__fp_splitA>:
    4704:	88 0f       	add	r24, r24
    4706:	97 fb       	bst	r25, 7
    4708:	99 1f       	adc	r25, r25
    470a:	61 f0       	breq	.+24     	; 0x4724 <__fp_splitA+0x20>
    470c:	9f 3f       	cpi	r25, 0xFF	; 255
    470e:	79 f0       	breq	.+30     	; 0x472e <__fp_splitA+0x2a>
    4710:	87 95       	ror	r24
    4712:	08 95       	ret
    4714:	12 16       	cp	r1, r18
    4716:	13 06       	cpc	r1, r19
    4718:	14 06       	cpc	r1, r20
    471a:	55 1f       	adc	r21, r21
    471c:	f2 cf       	rjmp	.-28     	; 0x4702 <__fp_split3+0xe>
    471e:	46 95       	lsr	r20
    4720:	f1 df       	rcall	.-30     	; 0x4704 <__fp_splitA>
    4722:	08 c0       	rjmp	.+16     	; 0x4734 <__fp_splitA+0x30>
    4724:	16 16       	cp	r1, r22
    4726:	17 06       	cpc	r1, r23
    4728:	18 06       	cpc	r1, r24
    472a:	99 1f       	adc	r25, r25
    472c:	f1 cf       	rjmp	.-30     	; 0x4710 <__fp_splitA+0xc>
    472e:	86 95       	lsr	r24
    4730:	71 05       	cpc	r23, r1
    4732:	61 05       	cpc	r22, r1
    4734:	08 94       	sec
    4736:	08 95       	ret

00004738 <__fp_zero>:
    4738:	e8 94       	clt

0000473a <__fp_szero>:
    473a:	bb 27       	eor	r27, r27
    473c:	66 27       	eor	r22, r22
    473e:	77 27       	eor	r23, r23
    4740:	cb 01       	movw	r24, r22
    4742:	97 f9       	bld	r25, 7
    4744:	08 95       	ret

00004746 <inverse>:
    4746:	9b 01       	movw	r18, r22
    4748:	ac 01       	movw	r20, r24
    474a:	60 e0       	ldi	r22, 0x00	; 0
    474c:	70 e0       	ldi	r23, 0x00	; 0
    474e:	80 e8       	ldi	r24, 0x80	; 128
    4750:	9f e3       	ldi	r25, 0x3F	; 63
    4752:	e5 c0       	rjmp	.+458    	; 0x491e <__divsf3>
    4754:	b0 df       	rcall	.-160    	; 0x46b6 <__fp_pscA>
    4756:	28 f0       	brcs	.+10     	; 0x4762 <inverse+0x1c>
    4758:	b5 df       	rcall	.-150    	; 0x46c4 <__fp_pscB>
    475a:	18 f0       	brcs	.+6      	; 0x4762 <inverse+0x1c>
    475c:	95 23       	and	r25, r21
    475e:	09 f0       	breq	.+2      	; 0x4762 <inverse+0x1c>
    4760:	7c cf       	rjmp	.-264    	; 0x465a <__fp_inf>
    4762:	81 cf       	rjmp	.-254    	; 0x4666 <__fp_nan>
    4764:	11 24       	eor	r1, r1
    4766:	e9 cf       	rjmp	.-46     	; 0x473a <__fp_szero>

00004768 <__mulsf3x>:
    4768:	c5 df       	rcall	.-118    	; 0x46f4 <__fp_split3>
    476a:	a0 f3       	brcs	.-24     	; 0x4754 <inverse+0xe>

0000476c <__mulsf3_pse>:
    476c:	95 9f       	mul	r25, r21
    476e:	d1 f3       	breq	.-12     	; 0x4764 <inverse+0x1e>
    4770:	95 0f       	add	r25, r21
    4772:	50 e0       	ldi	r21, 0x00	; 0
    4774:	55 1f       	adc	r21, r21
    4776:	62 9f       	mul	r22, r18
    4778:	f0 01       	movw	r30, r0
    477a:	72 9f       	mul	r23, r18
    477c:	bb 27       	eor	r27, r27
    477e:	f0 0d       	add	r31, r0
    4780:	b1 1d       	adc	r27, r1
    4782:	63 9f       	mul	r22, r19
    4784:	aa 27       	eor	r26, r26
    4786:	f0 0d       	add	r31, r0
    4788:	b1 1d       	adc	r27, r1
    478a:	aa 1f       	adc	r26, r26
    478c:	64 9f       	mul	r22, r20
    478e:	66 27       	eor	r22, r22
    4790:	b0 0d       	add	r27, r0
    4792:	a1 1d       	adc	r26, r1
    4794:	66 1f       	adc	r22, r22
    4796:	82 9f       	mul	r24, r18
    4798:	22 27       	eor	r18, r18
    479a:	b0 0d       	add	r27, r0
    479c:	a1 1d       	adc	r26, r1
    479e:	62 1f       	adc	r22, r18
    47a0:	73 9f       	mul	r23, r19
    47a2:	b0 0d       	add	r27, r0
    47a4:	a1 1d       	adc	r26, r1
    47a6:	62 1f       	adc	r22, r18
    47a8:	83 9f       	mul	r24, r19
    47aa:	a0 0d       	add	r26, r0
    47ac:	61 1d       	adc	r22, r1
    47ae:	22 1f       	adc	r18, r18
    47b0:	74 9f       	mul	r23, r20
    47b2:	33 27       	eor	r19, r19
    47b4:	a0 0d       	add	r26, r0
    47b6:	61 1d       	adc	r22, r1
    47b8:	23 1f       	adc	r18, r19
    47ba:	84 9f       	mul	r24, r20
    47bc:	60 0d       	add	r22, r0
    47be:	21 1d       	adc	r18, r1
    47c0:	82 2f       	mov	r24, r18
    47c2:	76 2f       	mov	r23, r22
    47c4:	6a 2f       	mov	r22, r26
    47c6:	11 24       	eor	r1, r1
    47c8:	9f 57       	subi	r25, 0x7F	; 127
    47ca:	50 40       	sbci	r21, 0x00	; 0
    47cc:	8a f0       	brmi	.+34     	; 0x47f0 <__mulsf3_pse+0x84>
    47ce:	e1 f0       	breq	.+56     	; 0x4808 <__mulsf3_pse+0x9c>
    47d0:	88 23       	and	r24, r24
    47d2:	4a f0       	brmi	.+18     	; 0x47e6 <__mulsf3_pse+0x7a>
    47d4:	ee 0f       	add	r30, r30
    47d6:	ff 1f       	adc	r31, r31
    47d8:	bb 1f       	adc	r27, r27
    47da:	66 1f       	adc	r22, r22
    47dc:	77 1f       	adc	r23, r23
    47de:	88 1f       	adc	r24, r24
    47e0:	91 50       	subi	r25, 0x01	; 1
    47e2:	50 40       	sbci	r21, 0x00	; 0
    47e4:	a9 f7       	brne	.-22     	; 0x47d0 <__mulsf3_pse+0x64>
    47e6:	9e 3f       	cpi	r25, 0xFE	; 254
    47e8:	51 05       	cpc	r21, r1
    47ea:	70 f0       	brcs	.+28     	; 0x4808 <__mulsf3_pse+0x9c>
    47ec:	36 cf       	rjmp	.-404    	; 0x465a <__fp_inf>
    47ee:	a5 cf       	rjmp	.-182    	; 0x473a <__fp_szero>
    47f0:	5f 3f       	cpi	r21, 0xFF	; 255
    47f2:	ec f3       	brlt	.-6      	; 0x47ee <__mulsf3_pse+0x82>
    47f4:	98 3e       	cpi	r25, 0xE8	; 232
    47f6:	dc f3       	brlt	.-10     	; 0x47ee <__mulsf3_pse+0x82>
    47f8:	86 95       	lsr	r24
    47fa:	77 95       	ror	r23
    47fc:	67 95       	ror	r22
    47fe:	b7 95       	ror	r27
    4800:	f7 95       	ror	r31
    4802:	e7 95       	ror	r30
    4804:	9f 5f       	subi	r25, 0xFF	; 255
    4806:	c1 f7       	brne	.-16     	; 0x47f8 <__mulsf3_pse+0x8c>
    4808:	fe 2b       	or	r31, r30
    480a:	88 0f       	add	r24, r24
    480c:	91 1d       	adc	r25, r1
    480e:	96 95       	lsr	r25
    4810:	87 95       	ror	r24
    4812:	97 f9       	bld	r25, 7
    4814:	08 95       	ret

00004816 <square>:
    4816:	9b 01       	movw	r18, r22
    4818:	ac 01       	movw	r20, r24
    481a:	27 ca       	rjmp	.-2994   	; 0x3c6a <__mulsf3>

0000481c <__eerd_byte_m2560>:
    481c:	f9 99       	sbic	0x1f, 1	; 31
    481e:	fe cf       	rjmp	.-4      	; 0x481c <__eerd_byte_m2560>
    4820:	92 bd       	out	0x22, r25	; 34
    4822:	81 bd       	out	0x21, r24	; 33
    4824:	f8 9a       	sbi	0x1f, 0	; 31
    4826:	99 27       	eor	r25, r25
    4828:	80 b5       	in	r24, 0x20	; 32
    482a:	08 95       	ret

0000482c <__eerd_word_m2560>:
    482c:	a8 e1       	ldi	r26, 0x18	; 24
    482e:	b0 e0       	ldi	r27, 0x00	; 0
    4830:	42 e0       	ldi	r20, 0x02	; 2
    4832:	50 e0       	ldi	r21, 0x00	; 0
    4834:	0c 94 93 24 	jmp	0x4926	; 0x4926 <__eerd_blraw_m2560>

00004838 <__eewr_byte_m2560>:
    4838:	26 2f       	mov	r18, r22

0000483a <__eewr_r18_m2560>:
    483a:	f9 99       	sbic	0x1f, 1	; 31
    483c:	fe cf       	rjmp	.-4      	; 0x483a <__eewr_r18_m2560>
    483e:	1f ba       	out	0x1f, r1	; 31
    4840:	92 bd       	out	0x22, r25	; 34
    4842:	81 bd       	out	0x21, r24	; 33
    4844:	20 bd       	out	0x20, r18	; 32
    4846:	0f b6       	in	r0, 0x3f	; 63
    4848:	f8 94       	cli
    484a:	fa 9a       	sbi	0x1f, 2	; 31
    484c:	f9 9a       	sbi	0x1f, 1	; 31
    484e:	0f be       	out	0x3f, r0	; 63
    4850:	01 96       	adiw	r24, 0x01	; 1
    4852:	08 95       	ret

00004854 <__subsf3>:
    4854:	50 58       	subi	r21, 0x80	; 128

00004856 <__addsf3>:
    4856:	bb 27       	eor	r27, r27
    4858:	aa 27       	eor	r26, r26
    485a:	0e d0       	rcall	.+28     	; 0x4878 <__addsf3x>
    485c:	3a cf       	rjmp	.-396    	; 0x46d2 <__fp_round>
    485e:	2b df       	rcall	.-426    	; 0x46b6 <__fp_pscA>
    4860:	30 f0       	brcs	.+12     	; 0x486e <__addsf3+0x18>
    4862:	30 df       	rcall	.-416    	; 0x46c4 <__fp_pscB>
    4864:	20 f0       	brcs	.+8      	; 0x486e <__addsf3+0x18>
    4866:	31 f4       	brne	.+12     	; 0x4874 <__addsf3+0x1e>
    4868:	9f 3f       	cpi	r25, 0xFF	; 255
    486a:	11 f4       	brne	.+4      	; 0x4870 <__addsf3+0x1a>
    486c:	1e f4       	brtc	.+6      	; 0x4874 <__addsf3+0x1e>
    486e:	fb ce       	rjmp	.-522    	; 0x4666 <__fp_nan>
    4870:	0e f4       	brtc	.+2      	; 0x4874 <__addsf3+0x1e>
    4872:	e0 95       	com	r30
    4874:	e7 fb       	bst	r30, 7
    4876:	f1 ce       	rjmp	.-542    	; 0x465a <__fp_inf>

00004878 <__addsf3x>:
    4878:	e9 2f       	mov	r30, r25
    487a:	3c df       	rcall	.-392    	; 0x46f4 <__fp_split3>
    487c:	80 f3       	brcs	.-32     	; 0x485e <__addsf3+0x8>
    487e:	ba 17       	cp	r27, r26
    4880:	62 07       	cpc	r22, r18
    4882:	73 07       	cpc	r23, r19
    4884:	84 07       	cpc	r24, r20
    4886:	95 07       	cpc	r25, r21
    4888:	18 f0       	brcs	.+6      	; 0x4890 <__addsf3x+0x18>
    488a:	71 f4       	brne	.+28     	; 0x48a8 <__addsf3x+0x30>
    488c:	9e f5       	brtc	.+102    	; 0x48f4 <__addsf3x+0x7c>
    488e:	54 cf       	rjmp	.-344    	; 0x4738 <__fp_zero>
    4890:	0e f4       	brtc	.+2      	; 0x4894 <__addsf3x+0x1c>
    4892:	e0 95       	com	r30
    4894:	0b 2e       	mov	r0, r27
    4896:	ba 2f       	mov	r27, r26
    4898:	a0 2d       	mov	r26, r0
    489a:	0b 01       	movw	r0, r22
    489c:	b9 01       	movw	r22, r18
    489e:	90 01       	movw	r18, r0
    48a0:	0c 01       	movw	r0, r24
    48a2:	ca 01       	movw	r24, r20
    48a4:	a0 01       	movw	r20, r0
    48a6:	11 24       	eor	r1, r1
    48a8:	ff 27       	eor	r31, r31
    48aa:	59 1b       	sub	r21, r25
    48ac:	99 f0       	breq	.+38     	; 0x48d4 <__addsf3x+0x5c>
    48ae:	59 3f       	cpi	r21, 0xF9	; 249
    48b0:	50 f4       	brcc	.+20     	; 0x48c6 <__addsf3x+0x4e>
    48b2:	50 3e       	cpi	r21, 0xE0	; 224
    48b4:	68 f1       	brcs	.+90     	; 0x4910 <__addsf3x+0x98>
    48b6:	1a 16       	cp	r1, r26
    48b8:	f0 40       	sbci	r31, 0x00	; 0
    48ba:	a2 2f       	mov	r26, r18
    48bc:	23 2f       	mov	r18, r19
    48be:	34 2f       	mov	r19, r20
    48c0:	44 27       	eor	r20, r20
    48c2:	58 5f       	subi	r21, 0xF8	; 248
    48c4:	f3 cf       	rjmp	.-26     	; 0x48ac <__addsf3x+0x34>
    48c6:	46 95       	lsr	r20
    48c8:	37 95       	ror	r19
    48ca:	27 95       	ror	r18
    48cc:	a7 95       	ror	r26
    48ce:	f0 40       	sbci	r31, 0x00	; 0
    48d0:	53 95       	inc	r21
    48d2:	c9 f7       	brne	.-14     	; 0x48c6 <__addsf3x+0x4e>
    48d4:	7e f4       	brtc	.+30     	; 0x48f4 <__addsf3x+0x7c>
    48d6:	1f 16       	cp	r1, r31
    48d8:	ba 0b       	sbc	r27, r26
    48da:	62 0b       	sbc	r22, r18
    48dc:	73 0b       	sbc	r23, r19
    48de:	84 0b       	sbc	r24, r20
    48e0:	ba f0       	brmi	.+46     	; 0x4910 <__addsf3x+0x98>
    48e2:	91 50       	subi	r25, 0x01	; 1
    48e4:	a1 f0       	breq	.+40     	; 0x490e <__addsf3x+0x96>
    48e6:	ff 0f       	add	r31, r31
    48e8:	bb 1f       	adc	r27, r27
    48ea:	66 1f       	adc	r22, r22
    48ec:	77 1f       	adc	r23, r23
    48ee:	88 1f       	adc	r24, r24
    48f0:	c2 f7       	brpl	.-16     	; 0x48e2 <__addsf3x+0x6a>
    48f2:	0e c0       	rjmp	.+28     	; 0x4910 <__addsf3x+0x98>
    48f4:	ba 0f       	add	r27, r26
    48f6:	62 1f       	adc	r22, r18
    48f8:	73 1f       	adc	r23, r19
    48fa:	84 1f       	adc	r24, r20
    48fc:	48 f4       	brcc	.+18     	; 0x4910 <__addsf3x+0x98>
    48fe:	87 95       	ror	r24
    4900:	77 95       	ror	r23
    4902:	67 95       	ror	r22
    4904:	b7 95       	ror	r27
    4906:	f7 95       	ror	r31
    4908:	9e 3f       	cpi	r25, 0xFE	; 254
    490a:	08 f0       	brcs	.+2      	; 0x490e <__addsf3x+0x96>
    490c:	b3 cf       	rjmp	.-154    	; 0x4874 <__addsf3+0x1e>
    490e:	93 95       	inc	r25
    4910:	88 0f       	add	r24, r24
    4912:	08 f0       	brcs	.+2      	; 0x4916 <__addsf3x+0x9e>
    4914:	99 27       	eor	r25, r25
    4916:	ee 0f       	add	r30, r30
    4918:	97 95       	ror	r25
    491a:	87 95       	ror	r24
    491c:	08 95       	ret

0000491e <__divsf3>:
    491e:	42 de       	rcall	.-892    	; 0x45a4 <__divsf3x>
    4920:	d8 ce       	rjmp	.-592    	; 0x46d2 <__fp_round>

00004922 <__eerd_block_m2560>:
    4922:	dc 01       	movw	r26, r24
    4924:	cb 01       	movw	r24, r22

00004926 <__eerd_blraw_m2560>:
    4926:	fc 01       	movw	r30, r24
    4928:	f9 99       	sbic	0x1f, 1	; 31
    492a:	fe cf       	rjmp	.-4      	; 0x4928 <__eerd_blraw_m2560+0x2>
    492c:	06 c0       	rjmp	.+12     	; 0x493a <__eerd_blraw_m2560+0x14>
    492e:	f2 bd       	out	0x22, r31	; 34
    4930:	e1 bd       	out	0x21, r30	; 33
    4932:	f8 9a       	sbi	0x1f, 0	; 31
    4934:	31 96       	adiw	r30, 0x01	; 1
    4936:	00 b4       	in	r0, 0x20	; 32
    4938:	0d 92       	st	X+, r0
    493a:	41 50       	subi	r20, 0x01	; 1
    493c:	50 40       	sbci	r21, 0x00	; 0
    493e:	b8 f7       	brcc	.-18     	; 0x492e <__eerd_blraw_m2560+0x8>
    4940:	08 95       	ret

00004942 <__divmodsi4>:
    4942:	97 fb       	bst	r25, 7
    4944:	09 2e       	mov	r0, r25
    4946:	05 26       	eor	r0, r21
    4948:	0e d0       	rcall	.+28     	; 0x4966 <__divmodsi4_neg1>
    494a:	57 fd       	sbrc	r21, 7
    494c:	04 d0       	rcall	.+8      	; 0x4956 <__divmodsi4_neg2>
    494e:	14 d0       	rcall	.+40     	; 0x4978 <__udivmodsi4>
    4950:	0a d0       	rcall	.+20     	; 0x4966 <__divmodsi4_neg1>
    4952:	00 1c       	adc	r0, r0
    4954:	38 f4       	brcc	.+14     	; 0x4964 <__divmodsi4_exit>

00004956 <__divmodsi4_neg2>:
    4956:	50 95       	com	r21
    4958:	40 95       	com	r20
    495a:	30 95       	com	r19
    495c:	21 95       	neg	r18
    495e:	3f 4f       	sbci	r19, 0xFF	; 255
    4960:	4f 4f       	sbci	r20, 0xFF	; 255
    4962:	5f 4f       	sbci	r21, 0xFF	; 255

00004964 <__divmodsi4_exit>:
    4964:	08 95       	ret

00004966 <__divmodsi4_neg1>:
    4966:	f6 f7       	brtc	.-4      	; 0x4964 <__divmodsi4_exit>
    4968:	90 95       	com	r25
    496a:	80 95       	com	r24
    496c:	70 95       	com	r23
    496e:	61 95       	neg	r22
    4970:	7f 4f       	sbci	r23, 0xFF	; 255
    4972:	8f 4f       	sbci	r24, 0xFF	; 255
    4974:	9f 4f       	sbci	r25, 0xFF	; 255
    4976:	08 95       	ret

00004978 <__udivmodsi4>:
    4978:	a1 e2       	ldi	r26, 0x21	; 33
    497a:	1a 2e       	mov	r1, r26
    497c:	aa 1b       	sub	r26, r26
    497e:	bb 1b       	sub	r27, r27
    4980:	fd 01       	movw	r30, r26
    4982:	0d c0       	rjmp	.+26     	; 0x499e <__udivmodsi4_ep>

00004984 <__udivmodsi4_loop>:
    4984:	aa 1f       	adc	r26, r26
    4986:	bb 1f       	adc	r27, r27
    4988:	ee 1f       	adc	r30, r30
    498a:	ff 1f       	adc	r31, r31
    498c:	a2 17       	cp	r26, r18
    498e:	b3 07       	cpc	r27, r19
    4990:	e4 07       	cpc	r30, r20
    4992:	f5 07       	cpc	r31, r21
    4994:	20 f0       	brcs	.+8      	; 0x499e <__udivmodsi4_ep>
    4996:	a2 1b       	sub	r26, r18
    4998:	b3 0b       	sbc	r27, r19
    499a:	e4 0b       	sbc	r30, r20
    499c:	f5 0b       	sbc	r31, r21

0000499e <__udivmodsi4_ep>:
    499e:	66 1f       	adc	r22, r22
    49a0:	77 1f       	adc	r23, r23
    49a2:	88 1f       	adc	r24, r24
    49a4:	99 1f       	adc	r25, r25
    49a6:	1a 94       	dec	r1
    49a8:	69 f7       	brne	.-38     	; 0x4984 <__udivmodsi4_loop>
    49aa:	60 95       	com	r22
    49ac:	70 95       	com	r23
    49ae:	80 95       	com	r24
    49b0:	90 95       	com	r25
    49b2:	9b 01       	movw	r18, r22
    49b4:	ac 01       	movw	r20, r24
    49b6:	bd 01       	movw	r22, r26
    49b8:	cf 01       	movw	r24, r30
    49ba:	08 95       	ret

000049bc <_exit>:
    49bc:	f8 94       	cli

000049be <__stop_program>:
    49be:	ff cf       	rjmp	.-2      	; 0x49be <__stop_program>
