3ff340e24c9d ("bus: ti-sysc: Fix gpt12 system timer issue with reserved status")
6cfcd5563b4f ("clocksource/drivers/timer-ti-dm: Fix suspend and resume for am3 and am4")
aba1ad05da08 ("clocksource/drivers/timer-ti-dm: Add clockevent and clocksource support")
feaa8baee82a ("bus: ti-sysc: Implement SoC revision handling")
b58056da2ec2 ("bus: ti-sysc: Add missing kerneldoc comments")
4e23be473e30 ("bus: ti-sysc: Add support for module specific reset quirks")
8383e25994ef ("bus: ti-sysc: Add support for disabling module without legacy mode")
e0db94fe87da ("bus: ti-sysc: Make OCP reset work for sysstatus and sysconfig reset bits")
2b2f7def058a ("bus: ti-sysc: Add support for missing clockdomain handling")
e4f50c8d1047 ("bus: ti-sysc: Handle devices with no control registers")
d59b60564cbf ("bus: ti-sysc: Add generic enable/disable functions")
13aad51935df ("bus: ti-sysc: Detect DMIC for debugging")
b4a9a7a38917 ("bus: ti-sysc: Handle swsup idle mode quirks")
10645e81b967 ("bus: ti-sysc: Pass clockactivity quirk to platform functions")
a54275f4ab20 ("bus: ti-sysc: Add quirk handling for external optional functional clock")
42b9c5c99bfc ("bus: ti-sysc: Add support for early quirks based on register address")
b11c1ea1f636 ("bus: ti-sysc: Move rstctrl reset to happen later")
93de83a21e76 ("bus: ti-sysc: Manage clocks for the interconnect target module in all cases")
a3e92e7b32f2 ("bus: ti-sysc: Allocate mdata as needed and do platform data based init later")
1a5cd7c23cc5 ("bus: ti-sysc: Enable all clocks directly during init to read revision")
