#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 24 14:53:17 2022
# Process ID: 12851
# Current directory: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.runs/design_1_LED_Ctrl_0_1_synth_1
# Command line: vivado -log design_1_LED_Ctrl_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_LED_Ctrl_0_1.tcl
# Log file: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.runs/design_1_LED_Ctrl_0_1_synth_1/design_1_LED_Ctrl_0_1.vds
# Journal file: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.runs/design_1_LED_Ctrl_0_1_synth_1/vivado.jou
# Running On: chris-IdeaPad-5-Pro-14ACN6, OS: Linux, CPU Frequency: 4072.305 MHz, CPU Physical cores: 12, Host memory: 14507 MB
#-----------------------------------------------------------
source design_1_LED_Ctrl_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/ip_repo/LED_Ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/ip_repo/LED_CONS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/ip_repo/myip_llled_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/ip_repo/myip_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/ip_repo/LED_control_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chris/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_LED_Ctrl_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.184 ; gain = 0.000 ; free physical = 122 ; free virtual = 3968
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_LED_Ctrl_0_1' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ip/design_1_LED_Ctrl_0_1/synth/design_1_LED_Ctrl_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'LED_Ctrl_v1_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ipshared/34da/hdl/LED_Ctrl_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'LED_Ctrl_v1_0_S00_AXI' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ipshared/34da/hdl/LED_Ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ipshared/34da/hdl/LED_Ctrl_v1_0_S00_AXI.v:387]
INFO: [Synth 8-6155] done synthesizing module 'LED_Ctrl_v1_0_S00_AXI' (1#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ipshared/34da/hdl/LED_Ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LED_Ctrl_v1_0' (2#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ipshared/34da/hdl/LED_Ctrl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LED_Ctrl_0_1' (3#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.gen/sources_1/bd/design_1/ip/design_1_LED_Ctrl_0_1/synth/design_1_LED_Ctrl_0_1.v:56]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module LED_Ctrl_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2744.184 ; gain = 0.000 ; free physical = 2588 ; free virtual = 5688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.184 ; gain = 0.000 ; free physical = 2421 ; free virtual = 5575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.184 ; gain = 0.000 ; free physical = 2422 ; free virtual = 5575
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.184 ; gain = 0.000 ; free physical = 1984 ; free virtual = 5210
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 2482 ; free virtual = 5796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 2445 ; free virtual = 5768
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2659 ; free virtual = 5999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2661 ; free virtual = 5999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2657 ; free virtual = 5995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2682 ; free virtual = 6023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_LED_Ctrl_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2653 ; free virtual = 6021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2191 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2184 ; free virtual = 5574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 2175 ; free virtual = 5564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    28|
|6     |LUT6 |     8|
|7     |FDRE |   141|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1920 ; free virtual = 5311
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 1976 ; free virtual = 5367
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2808.133 ; gain = 63.949 ; free physical = 1976 ; free virtual = 5367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 1965 ; free virtual = 5361
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 1933 ; free virtual = 5350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 71fa517a
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.133 ; gain = 64.031 ; free physical = 2068 ; free virtual = 5492
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.runs/design_1_LED_Ctrl_0_1_synth_1/design_1_LED_Ctrl_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_LED_Ctrl_0_1, cache-ID = fe4ce339182f8855
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part4/hardware/Lab7P.runs/design_1_LED_Ctrl_0_1_synth_1/design_1_LED_Ctrl_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_LED_Ctrl_0_1_utilization_synth.rpt -pb design_1_LED_Ctrl_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 14:54:10 2022...
