irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Dec 01, 2020 at 11:35:58 CST
irun
	/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw3/N26091530/./src+/home/eric/Documents/VLSI/Hw3/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw3/N26091530/./include+/home/eric/Documents/VLSI/Hw3/N26091530/./sim
	+define+prog1
	-define CYCLE=10.0
	-define MAX=6000000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog1

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog1

file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
`define CYCLE 8.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.SRAM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.read_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.read_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_response_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_response_decoder:sv
		errors: 0, warnings: 0
	module worklib.AXI:sv
		errors: 0, warnings: 0
	module worklib.if_id_reg:sv
		errors: 0, warnings: 0
	module worklib.pc_adder:sv
		errors: 0, warnings: 0
	module worklib.pc_mux:sv
		errors: 0, warnings: 0
	module worklib.pc_reg:sv
		errors: 0, warnings: 0
	module worklib.IF:sv
		errors: 0, warnings: 0
	module worklib.registers:sv
		errors: 0, warnings: 0
	module worklib.control:sv
		errors: 0, warnings: 0
	module worklib.hazard_detector:sv
		errors: 0, warnings: 0
	module worklib.imm_gen:sv
		errors: 0, warnings: 0
	module worklib.shift_left:sv
		errors: 0, warnings: 0
	module worklib.addsum:sv
		errors: 0, warnings: 0
	module worklib.comparison:sv
		errors: 0, warnings: 0
	module worklib.id_mux:sv
		errors: 0, warnings: 0
	module worklib.id_ex_reg:sv
		errors: 0, warnings: 0
	module worklib.id_mux_4inputs:sv
		errors: 0, warnings: 0
	module worklib.id_flush_branch:sv
		errors: 0, warnings: 0
	module worklib.ID:sv
		errors: 0, warnings: 0
	module worklib.alu_control:sv
		errors: 0, warnings: 0
	module worklib.alu:sv
		errors: 0, warnings: 0
	module worklib.ex_mem_reg:sv
		errors: 0, warnings: 0
	module worklib.ex_mux_2bits:sv
		errors: 0, warnings: 0
	module worklib.ex_mux_4inputs:sv
		errors: 0, warnings: 0
	module worklib.forwarding:sv
		errors: 0, warnings: 0
	module worklib.EX:sv
		errors: 0, warnings: 0
	module worklib.mem_wb_reg:sv
		errors: 0, warnings: 0
	module worklib.data_control:sv
		errors: 0, warnings: 0
	module worklib.wb_mux:sv
		errors: 0, warnings: 0
	module worklib.wb_converter:sv
		errors: 0, warnings: 0
	module worklib.cpu:sv
		errors: 0, warnings: 0
	module worklib.tag_array_wrapper:sv
		errors: 0, warnings: 0
	module worklib.data_array_wrapper:sv
		errors: 0, warnings: 0
	module worklib.L1C_data:sv
		errors: 0, warnings: 0
module tag_array_wrapper (
                       |
ncvlog: *W,RECOME (/home/eric/Documents/VLSI/Hw3/N26091530/./src/tag_array_wrapper.sv,1|23): recompiling design unit worklib.tag_array_wrapper:sv.
	First compiled from line 1 of /home/eric/Documents/VLSI/Hw3/N26091530/./src/tag_array_wrapper.sv.
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/tag_array_wrapper.sv line 1, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/L1C_inst.sv line 8, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.tag_array_wrapper:sv
		errors: 0, warnings: 1
module data_array_wrapper (
                        |
ncvlog: *W,RECOME (/home/eric/Documents/VLSI/Hw3/N26091530/./src/data_array_wrapper.sv,1|24): recompiling design unit worklib.data_array_wrapper:sv.
	First compiled from line 1 of /home/eric/Documents/VLSI/Hw3/N26091530/./src/data_array_wrapper.sv.
(`include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/data_array_wrapper.sv line 1, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/L1C_inst.sv line 9, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/CPU_wrapper.sv line 5, `include file: /home/eric/Documents/VLSI/Hw3/N26091530/./src/top.sv line 3, file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv line 19)
	module worklib.data_array_wrapper:sv
		errors: 0, warnings: 1
	module worklib.L1C_inst:sv
		errors: 0, warnings: 0
	module worklib.cpu_wrapper:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
	module worklib.SRAM:sv
		errors: 0, warnings: 0
	module worklib.data_array:sv
		errors: 0, warnings: 0
	module worklib.tag_array:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,56|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,78|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		shift_left
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AXI:sv <0x5b672acd>
			streams: 118, words: 34597
		worklib.EX:sv <0x746bd078>
			streams:  27, words:  5627
		worklib.ID:sv <0x2e70fee6>
			streams:  62, words: 14187
		worklib.IF:sv <0x0e8b6bd3>
			streams:  15, words:  4597
		worklib.L1C_data:sv <0x66ebeb7e>
			streams:  16, words: 43051
		worklib.L1C_inst:sv <0x1005e2c9>
			streams:  16, words: 43051
		worklib.SRAM:sv <0x224299f4>
			streams:  61, words: 20478
		worklib.SRAM:sv <0x5ff3cc0e>
			streams:  61, words: 19862
		worklib.SRAM_wrapper:sv <0x2706bf52>
			streams:  39, words: 52500
		worklib.addsum:sv <0x332ba62e>
			streams:   1, words:   423
		worklib.alu:sv <0x24dd31f5>
			streams:   2, words:  1673
		worklib.alu_control:sv <0x6335d6df>
			streams:   2, words:  1533
		worklib.comparison:sv <0x31da83f9>
			streams:   1, words:  2097
		worklib.control:sv <0x42278f13>
			streams:   2, words:  9315
		worklib.cpu:sv <0x46500ebe>
			streams:  93, words: 20804
		worklib.cpu_wrapper:sv <0x1e8d7b12>
			streams:  51, words: 40691
		worklib.data_array:sv <0x159b3b78>
			streams:  58, words: 57895
		worklib.data_control:sv <0x0c08df9c>
			streams:   1, words:  2407
		worklib.ex_mem_reg:sv <0x297303ef>
			streams:   4, words:  3938
		worklib.ex_mux_2bits:sv <0x2ab4ab5e>
			streams:   1, words:   267
		worklib.ex_mux_4inputs:sv <0x1c085399>
			streams:   1, words:   350
		worklib.forwarding:sv <0x027dfad5>
			streams:   5, words:  4469
		worklib.hazard_detector:sv <0x299f6538>
			streams:   1, words:  1291
		worklib.id_ex_reg:sv <0x407158f6>
			streams:   4, words:  7560
		worklib.id_flush_branch:sv <0x43f961d4>
			streams:   1, words:   512
		worklib.id_mux:sv <0x0e899bb4>
			streams:   1, words:  1633
		worklib.id_mux_4inputs:sv <0x78bd1ab4>
			streams:   1, words:   350
		worklib.if_id_reg:sv <0x3ec87aa3>
			streams:   5, words:  1828
		worklib.imm_gen:sv <0x20e98f04>
			streams:   1, words: 16717
		worklib.mem_wb_reg:sv <0x1eda8fce>
			streams:   4, words:  3135
		worklib.pc_adder:sv <0x6b45874f>
			streams:   1, words:   169
		worklib.pc_mux:sv <0x62e281de>
			streams:   1, words:   234
		worklib.pc_reg:sv <0x786a051a>
			streams:   2, words:   492
		worklib.read_address_arbitrator:sv <0x612270b1>
			streams:   4, words: 24136
		worklib.read_address_decoder:sv <0x4b1bf705>
			streams:   1, words:  6087
		worklib.read_data_arbitrator:sv <0x11c3e53c>
			streams:   4, words:  5420
		worklib.read_data_decoder:sv <0x4c0a3bb0>
			streams:   1, words:  2604
		worklib.registers:sv <0x13d38b27>
			streams:   7, words:  2983
		worklib.shift_left:sv <0x25c1bf0a>
			streams:   1, words:   155
		worklib.tag_array:sv <0x119c4550>
			streams:  34, words: 10375
		worklib.top:sv <0x487beceb>
			streams:   1, words:   123
		worklib.top_tb:sv <0x15cbec31>
			streams:   4, words: 29998
		worklib.wb_converter:sv <0x4839a5ff>
			streams:   1, words:  1672
		worklib.wb_mux:sv <0x5fc7481f>
			streams:   1, words:   234
		worklib.write_address_arbitrator:sv <0x36af73a2>
			streams:   5, words:  4265
		worklib.write_address_decoder:sv <0x1fe68583>
			streams:   1, words:  5769
		worklib.write_data_arbitrator:sv <0x023d4584>
			streams:   3, words:  1681
		worklib.write_data_decoder:sv <0x13b96576>
			streams:   1, words:  3423
		worklib.write_response_arbitrator:sv <0x15a2d092>
			streams:   3, words:   502
		worklib.write_response_decoder:sv <0x0d03259e>
			streams:   1, words:  1938
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 61      51
		Registers:              632     574
		Scalar wires:          1262       -
		Expanded wires:         656      14
		Vectored wires:         399       -
		Always blocks:           79      68
		Initial blocks:           2       2
		Cont. assignments:      204     435
		Pseudo assignments:     396     364
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.shift_left:sv
Loading snapshot worklib.shift_left:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /opt/CIC/Cadence/INCISIV/INCISIVE_15.20.039/tools/inca/files/ncsimrc
ncsim> run

Done

DM[   0] = 806b8052, pass
DM[   1] = 85e3834a, pass
DM[   2] = 89758755, pass
DM[   3] = 992998ac, pass
DM[   4] = 9aef9996, pass
DM[   5] = 9de29c80, pass
DM[   6] = a05f9fa2, pass
DM[   7] = a801a5ee, pass
DM[   8] = aca1aa71, pass
DM[   9] = b472aee0, pass
DM[  10] = b8efb675, pass
DM[  11] = bbbfb929, pass
DM[  12] = bfbabd28, pass
DM[  13] = c4cec28f, pass
DM[  14] = cb56c77e, pass
DM[  15] = ccdccc17, pass
DM[  16] = cfcacd64, pass
DM[  17] = d54fd460, pass
DM[  18] = da90d7c8, pass
DM[  19] = de28dc88, pass
DM[  20] = e2cae0b8, pass
DM[  21] = e815e6b8, pass
DM[  22] = e951e8a0, pass
DM[  23] = ec5aebc9, pass
DM[  24] = ed40ece8, pass
DM[  25] = f1fdf08a, pass
DM[  26] = f539f217, pass
DM[  27] = fdb1f56e, pass
DM[  28] = fe76fe0f, pass
DM[  29] = 05a60213, pass
DM[  30] = 0a9506ff, pass
DM[  31] = 0b420ad2, pass
DM[  32] = 10480ea6, pass
DM[  33] = 13da10aa, pass
DM[  34] = 181217e4, pass
DM[  35] = 197f18fd, pass
DM[  36] = 1c4b1c49, pass
DM[  37] = 20b61f37, pass
DM[  38] = 2593229f, pass
DM[  39] = 29832604, pass
DM[  40] = 2d9c2a53, pass
DM[  41] = 350930c5, pass
DM[  42] = 35ba351d, pass
DM[  43] = 379935f2, pass
DM[  44] = 39373882, pass
DM[  45] = 418f40a0, pass
DM[  46] = 49754704, pass
DM[  47] = 4ada4abf, pass
DM[  48] = 4df04dd3, pass
DM[  49] = 51eb4f5f, pass
DM[  50] = 560a54c6, pass
DM[  51] = 5ea9587c, pass
DM[  52] = 630c6302, pass
DM[  53] = 64c16426, pass
DM[  54] = 67bd676b, pass
DM[  55] = 6cea6a47, pass
DM[  56] = 6d736cfe, pass
DM[  57] = 70b06d81, pass
DM[  58] = 736d70f7, pass
DM[  59] = 781f76a5, pass
DM[  60] = 7b6a7961, pass
DM[  61] = 7c0e7b93, pass
DM[  62] = 7e357c2b, pass
DM[  63] = 7fb77e74, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 20536725 NS + 2
../sim/top_tb.sv:113     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s039: Exiting on Dec 01, 2020 at 11:36:09 CST  (total: 00:00:11)
