INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'two_clk_fifo' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'two_clk_fifo'...
WARNING:sim - A core named 'two_clk_fifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'two_clk_fifo'...
Delivering associated files for 'two_clk_fifo'...
Delivering EJava files for 'two_clk_fifo'...
Generating implementation netlist for 'two_clk_fifo'...
INFO:sim - Pre-processing HDL files for 'two_clk_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'two_clk_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'two_clk_fifo'...
Writing Verilog behavioral simulation model for 'two_clk_fifo'...
WARNING:sim - Overwriting existing file
   /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo/doc/fifo_genera
   tor_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo
Delivered 1 file into directory
/home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'two_clk_fifo'...
Generating metadata file...
Regenerating ISE project file for 'two_clk_fifo'...
Generating ISE project...
XCO file found: two_clk_fifo.xco
XMDF file found: two_clk_fifo_xmdf.tcl
Adding /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.ngc" for project
device match ...
File "/home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.ngc" device
information matches project device.
Adding /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.sym -view
all -origin_type imported
Adding /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/Thesis/ipcore_dir/tmp/_cg/two_clk_fifo.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/two_clk_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'two_clk_fifo'.
