#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 13 14:42:37 2019
# Process ID: 2966
# Current directory: /home/user/Documents/temp/embedded-final-project
# Command line: vivado
# Log file: /home/user/Documents/temp/embedded-final-project/vivado.log
# Journal file: /home/user/Documents/temp/embedded-final-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.xpr
INFO: [Project 1-313] Project file moved from '/home/user/Documents/embedded-final-project/project-code/guitar_tuner' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.ip_user_files', nor could it be found using path '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  /home/user/Documents/embedded-final-project/project-code/audio_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xilinx:zybo_audio_ctrl:1.0 zybo_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/zybo_audio_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zybo_audio_ctrl_0/S_AXI]
</zybo_audio_ctrl_0/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x60000000 [ 512M ]>
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/BCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {12.288} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : </home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_processing_system7_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_audio_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_0_1, cache-ID = e6da74d4fa46b9f6; cache size = 3.845 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8d5e31444f4f5ba3; cache size = 3.845 MB.
[Fri Dec 13 14:56:35 2019] Launched design_1_processing_system7_0_1_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_zybo_audio_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_zybo_audio_ctrl_0_0_synth_1: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/design_1_zybo_audio_ctrl_0_0_synth_1/runme.log
synth_1: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/synth_1/runme.log
[Fri Dec 13 14:56:35 2019] Launched impl_1...
Run output will be captured here: /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6773.883 ; gain = 117.555 ; free physical = 9474 ; free virtual = 28120
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7287.113 ; gain = 0.000 ; free physical = 8781 ; free virtual = 27427
Restored from archive | CPU: 0.180000 secs | Memory: 2.263756 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7287.113 ; gain = 0.000 ; free physical = 8781 ; free virtual = 27427
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 7452.625 ; gain = 678.742 ; free physical = 8705 ; free virtual = 27351
file copy -force /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper.sysdef /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk -hwspec /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk -hwspec /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 16:09:52 2019...
