# Reading pref.tcl
# do Fourth_les_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les {C:/Users/stele/AppData/Local/quartus/Fourth_les/Fourth_les.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:32 on Oct 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les" C:/Users/stele/AppData/Local/quartus/Fourth_les/Fourth_les.v 
# -- Compiling module Fourth_les
# 
# Top level modules:
# 	Fourth_les
# End time: 13:59:32 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les {C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:32 on Oct 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les" C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit.v 
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# End time: 13:59:32 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les {C:/Users/stele/AppData/Local/quartus/Fourth_les/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:32 on Oct 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les" C:/Users/stele/AppData/Local/quartus/Fourth_les/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 13:59:32 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les {C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:32 on Oct 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stele/AppData/Local/quartus/Fourth_les" C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v 
# ** Warning: C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v(48): (vlog-2284) Empty $unit scope found.
# ** Warning: C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v(48): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# ** Warning: C:/Users/stele/AppData/Local/quartus/Fourth_les/adder_4bit_tb.v(48): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling package adder_4bit_tb_v_unit
# -- Compiling module adder_4bit_tb
# 
# Top level modules:
# 	adder_4bit_tb
# End time: 13:59:32 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  adder_4bit_tb.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" adder_4bit_tb.v 
# Start time: 13:59:33 on Oct 01,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'adder_4bit_tb' at "adder_4bit_tb".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Fourth_les_run_msim_rtl_verilog.do PAUSED at line 14
# End time: 14:10:51 on Oct 01,2025, Elapsed time: 0:11:18
# Errors: 1, Warnings: 0
