Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Thu Nov 20 03:58:07 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_karaoke_impl_1.twr e155_karaoke_impl_1.udb -gui -msgset C:/Users/mtatsumi/my_designs/e155-karaoke/promote.xml

-----------------------------------------
Design:          karaoke_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_generator/clk_48mhz} -period 20.8333 [get_pins {clk_generator/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.281117%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
{clk_generator/clk_out/SR   clk_generator/cycle_counter__i0/SR}                           
                                        |           No arrival time
clk_generator/cycle_counter__i1/SR      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
sck                                     |                     input
reset_n                                 |                     input
pdm_data                                |                     input
sdi                                     |                     input
sdone                                   |                     input
audio_sample[14]                        |                    output
audio_sample[15]                        |                    output
audio_sample[13]                        |                    output
audio_sample[5]                         |                    output
sdo                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        24
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_c                                   |   clk_generator/clk_out/Q
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_generator/clk_48mhz"
=======================
create_clock -name {clk_generator/clk_48mhz} -period 20.8333 [get_pins {clk_generator/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock clk_generator/clk_48mhz      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_generator/clk_48mhz           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
clk_generator/hf_osc.osc_inst/CLKHF (MPW)                                                                
                                        |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_generator/clk_out/D                  |    6.637 ns 
clk_generator/cycle_counter__i0/D        |    6.637 ns 
clk_generator/cycle_counter__i1/SP       |    7.682 ns 
clk_generator/counter_111__i0/SR         |    8.407 ns 
{clk_generator/counter_111__i1/SR   clk_generator/counter_111__i2/SR}              
                                         |    8.407 ns 
{clk_generator/counter_111__i3/SR   clk_generator/counter_111__i4/SR}              
                                         |    8.407 ns 
clk_generator/counter_111__i5/SR         |    8.407 ns 
clk_generator/cycle_counter__i1/D        |   13.523 ns 
clk_generator/counter_111__i5/D          |   14.637 ns 
clk_generator/counter_111__i4/D          |   14.914 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/clk_out/D  (SLICE_R21C2D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.449                 13.364  4       
clk_generator/n4530                                          NET DELAY           5.657                 19.021  4       
clk_generator/i1_2_lut/B->clk_generator/i1_2_lut/Z
                                          SLICE_R21C2D       D0_TO_F0_DELAY      0.476                 19.497  1       
clk_generator/n4533                                          NET DELAY           0.000                 19.497  1       
clk_generator/clk_out/D                                      ENDPOINT            0.000                 19.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.496)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.637  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/cycle_counter__i0/D  (SLICE_R21C2D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.449                 13.364  4       
clk_generator/n4530                                          NET DELAY           5.657                 19.021  4       
clk_generator/i628_2_lut_3_lut/B->clk_generator/i628_2_lut_3_lut/Z
                                          SLICE_R21C2D       D1_TO_F1_DELAY      0.476                 19.497  1       
clk_generator/n9[0]                                          NET DELAY           0.000                 19.497  1       
clk_generator/cycle_counter__i0/D                            ENDPOINT            0.000                 19.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.496)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.637  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/cycle_counter__i1/SP  (SLICE_R17C21C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.682 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.449                 13.364  4       
clk_generator/n4530                                          NET DELAY           2.432                 15.796  4       
clk_generator/i783_2_lut_3_lut_3_lut/B->clk_generator/i783_2_lut_3_lut_3_lut/Z
                                          SLICE_R17C21B      C1_TO_F1_DELAY      0.449                 16.245  1       
clk_generator/n4680                                          NET DELAY           2.207                 18.452  1       
clk_generator/cycle_counter__i1/SP                           ENDPOINT            0.000                 18.452  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
clk_generator/cycle_counter__i1/CK                           CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(18.451)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.682  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/counter_111__i0/SR  (SLICE_R17C22A)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.407 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.476                 13.391  4       
clk_generator/n4530                                          NET DELAY           0.304                 13.695  4       
clk_generator/i15580_2_lut/A->clk_generator/i15580_2_lut/Z
                                          SLICE_R17C21B      C0_TO_F0_DELAY      0.449                 14.144  4       
clk_generator/n264                                           NET DELAY           3.252                 17.396  4       
clk_generator/counter_111__i0/SR                             ENDPOINT            0.000                 17.396  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
clk_generator/counter_111__i0/CK                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.395)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.407  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : {clk_generator/counter_111__i1/SR   clk_generator/counter_111__i2/SR}  (SLICE_R17C22B)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.407 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.476                 13.391  4       
clk_generator/n4530                                          NET DELAY           0.304                 13.695  4       
clk_generator/i15580_2_lut/A->clk_generator/i15580_2_lut/Z
                                          SLICE_R17C21B      C0_TO_F0_DELAY      0.449                 14.144  4       
clk_generator/n264                                           NET DELAY           3.252                 17.396  4       
{clk_generator/counter_111__i1/SR   clk_generator/counter_111__i2/SR}
                                                             ENDPOINT            0.000                 17.396  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
{clk_generator/counter_111__i1/CK   clk_generator/counter_111__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.395)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.407  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : {clk_generator/counter_111__i3/SR   clk_generator/counter_111__i4/SR}  (SLICE_R17C22C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.407 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.476                 13.391  4       
clk_generator/n4530                                          NET DELAY           0.304                 13.695  4       
clk_generator/i15580_2_lut/A->clk_generator/i15580_2_lut/Z
                                          SLICE_R17C21B      C0_TO_F0_DELAY      0.449                 14.144  4       
clk_generator/n264                                           NET DELAY           3.252                 17.396  4       
{clk_generator/counter_111__i3/SR   clk_generator/counter_111__i4/SR}
                                                             ENDPOINT            0.000                 17.396  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.395)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.407  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/counter_111__i5/SR  (SLICE_R17C22D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.407 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i1_3_lut/B->clk_generator/i1_3_lut/Z
                                          SLICE_R17C21A      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/n17375                                         NET DELAY           0.304                 12.915  1       
clk_generator/i1_4_lut/D->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      C1_TO_F1_DELAY      0.476                 13.391  4       
clk_generator/n4530                                          NET DELAY           0.304                 13.695  4       
clk_generator/i15580_2_lut/A->clk_generator/i15580_2_lut/Z
                                          SLICE_R17C21B      C0_TO_F0_DELAY      0.449                 14.144  4       
clk_generator/n264                                           NET DELAY           3.252                 17.396  4       
clk_generator/counter_111__i5/SR                             ENDPOINT            0.000                 17.396  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
clk_generator/counter_111__i5/CK                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.395)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.407  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/cycle_counter__i1/D  (SLICE_R17C21C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.523 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                  5.499  7       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY     1.388                  6.887  3       
clk_generator/cycle_counter[0]                               NET DELAY           5.248                 12.135  3       
clk_generator/i220_2_lut/B->clk_generator/i220_2_lut/Z
                                          SLICE_R17C21C      D0_TO_F0_DELAY      0.476                 12.611  1       
clk_generator/divisor_1__N_73[1]                             NET DELAY           0.000                 12.611  1       
clk_generator/cycle_counter__i1/D                            ENDPOINT            0.000                 12.611  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY           5.499                 26.332  7       
clk_generator/cycle_counter__i1/CK                           CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(12.610)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   13.523  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i0/Q  (SLICE_R17C22A)
Path End         : clk_generator/counter_111__i5/D  (SLICE_R17C22D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY               5.499                  5.499  7       
clk_generator/counter_111__i0/CK                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generator/counter_111__i0/CK->clk_generator/counter_111__i0/Q
                                          SLICE_R17C22A      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generator/counter[0]                                     NET DELAY               2.022                  8.909  2       
clk_generator/counter_111_add_4_1/C1->clk_generator/counter_111_add_4_1/CO1
                                          SLICE_R17C22A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
clk_generator/n7348                                          NET DELAY               0.000                  9.252  2       
clk_generator/counter_111_add_4_3/CI0->clk_generator/counter_111_add_4_3/CO0
                                          SLICE_R17C22B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clk_generator/n47831                                         NET DELAY               0.000                  9.529  2       
clk_generator/counter_111_add_4_3/CI1->clk_generator/counter_111_add_4_3/CO1
                                          SLICE_R17C22B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clk_generator/n7350                                          NET DELAY               0.000                  9.806  2       
clk_generator/counter_111_add_4_5/CI0->clk_generator/counter_111_add_4_5/CO0
                                          SLICE_R17C22C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clk_generator/n47834                                         NET DELAY               0.000                 10.083  2       
clk_generator/counter_111_add_4_5/CI1->clk_generator/counter_111_add_4_5/CO1
                                          SLICE_R17C22C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clk_generator/n7352                                          NET DELAY               0.661                 11.021  2       
clk_generator/counter_111_add_4_7/D0->clk_generator/counter_111_add_4_7/S0
                                          SLICE_R17C22D      D0_TO_F0_DELAY          0.476                 11.497  1       
clk_generator/n29[5]                                         NET DELAY               0.000                 11.497  1       
clk_generator/counter_111__i5/D                              ENDPOINT                0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY               5.499                 26.332  7       
clk_generator/counter_111__i5/CK                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.637  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i0/Q  (SLICE_R17C22A)
Path End         : clk_generator/counter_111__i4/D  (SLICE_R17C22C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.914 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  7       
clk_generator/clk_48mhz                                      NET DELAY               5.499                  5.499  7       
clk_generator/counter_111__i0/CK                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generator/counter_111__i0/CK->clk_generator/counter_111__i0/Q
                                          SLICE_R17C22A      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generator/counter[0]                                     NET DELAY               2.022                  8.909  2       
clk_generator/counter_111_add_4_1/C1->clk_generator/counter_111_add_4_1/CO1
                                          SLICE_R17C22A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
clk_generator/n7348                                          NET DELAY               0.000                  9.252  2       
clk_generator/counter_111_add_4_3/CI0->clk_generator/counter_111_add_4_3/CO0
                                          SLICE_R17C22B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clk_generator/n47831                                         NET DELAY               0.000                  9.529  2       
clk_generator/counter_111_add_4_3/CI1->clk_generator/counter_111_add_4_3/CO1
                                          SLICE_R17C22B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clk_generator/n7350                                          NET DELAY               0.000                  9.806  2       
clk_generator/counter_111_add_4_5/CI0->clk_generator/counter_111_add_4_5/CO0
                                          SLICE_R17C22C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clk_generator/n47834                                         NET DELAY               0.661                 10.744  2       
clk_generator/counter_111_add_4_5/D1->clk_generator/counter_111_add_4_5/S1
                                          SLICE_R17C22C      D1_TO_F1_DELAY          0.476                 11.220  1       
clk_generator/n29[4]                                         NET DELAY               0.000                 11.220  1       
clk_generator/counter_111__i4/D                              ENDPOINT                0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  7       
clk_generator/clk_48mhz                                      NET DELAY               5.499                 26.332  7       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.914  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_generator/cycle_counter__i1/D        |    1.913 ns 
clk_generator/clk_out/D                  |    1.913 ns 
clk_generator/cycle_counter__i0/D        |    1.913 ns 
clk_generator/counter_111__i0/D          |    1.913 ns 
clk_generator/counter_111__i1/D          |    1.913 ns 
clk_generator/counter_111__i2/D          |    1.913 ns 
clk_generator/counter_111__i3/D          |    1.913 ns 
clk_generator/counter_111__i4/D          |    1.913 ns 
clk_generator/counter_111__i5/D          |    1.913 ns 
clk_generator/cycle_counter__i1/SP       |    4.255 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_generator/cycle_counter__i1/Q  (SLICE_R17C21C)
Path End         : clk_generator/cycle_counter__i1/D  (SLICE_R17C21C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/cycle_counter__i1/CK                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/cycle_counter__i1/CK->clk_generator/cycle_counter__i1/Q
                                          SLICE_R17C21C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generator/cycle_counter[1]                               NET DELAY        0.882                  4.745  2       
clk_generator/i220_2_lut/A->clk_generator/i220_2_lut/Z
                                          SLICE_R17C21C      C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generator/divisor_1__N_73[1]                             NET DELAY        0.000                  4.997  1       
clk_generator/cycle_counter__i1/D                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/cycle_counter__i1/CK                           CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/clk_out/Q  (SLICE_R21C2D)
Path End         : clk_generator/clk_out/D  (SLICE_R21C2D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/clk_out/CK->clk_generator/clk_out/Q
                                          SLICE_R21C2D       CLK_TO_Q0_DELAY  0.779                  3.863  1261    
cic_decimator/clk_c                                          NET DELAY        0.882                  4.745  1261    
clk_generator/i1_2_lut/A->clk_generator/i1_2_lut/Z
                                          SLICE_R21C2D       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generator/n4533                                          NET DELAY        0.000                  4.997  1       
clk_generator/clk_out/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/cycle_counter__i0/Q  (SLICE_R21C2D)
Path End         : clk_generator/cycle_counter__i0/D  (SLICE_R21C2D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/cycle_counter__i0/CK->clk_generator/cycle_counter__i0/Q
                                          SLICE_R21C2D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
clk_generator/cycle_counter[0]                               NET DELAY        0.882                  4.745  3       
clk_generator/i628_2_lut_3_lut/C->clk_generator/i628_2_lut_3_lut/Z
                                          SLICE_R21C2D       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_generator/n9[0]                                          NET DELAY        0.000                  4.997  1       
clk_generator/cycle_counter__i0/D                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/clk_out/CK   clk_generator/cycle_counter__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i0/Q  (SLICE_R17C22A)
Path End         : clk_generator/counter_111__i0/D  (SLICE_R17C22A)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/counter_111__i0/CK                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i0/CK->clk_generator/counter_111__i0/Q
                                          SLICE_R17C22A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generator/counter[0]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_1/C1->clk_generator/counter_111_add_4_1/S1
                                          SLICE_R17C22A      C1_TO_F1_DELAY   0.252                  4.997  1       
clk_generator/n29[0]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i0/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/counter_111__i0/CK                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i1/Q  (SLICE_R17C22B)
Path End         : clk_generator/counter_111__i1/D  (SLICE_R17C22B)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i1/CK   clk_generator/counter_111__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i1/CK->clk_generator/counter_111__i1/Q
                                          SLICE_R17C22B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generator/counter[1]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_3/C0->clk_generator/counter_111_add_4_3/S0
                                          SLICE_R17C22B      C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generator/n29[1]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i1/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i1/CK   clk_generator/counter_111__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i2/Q  (SLICE_R17C22B)
Path End         : clk_generator/counter_111__i2/D  (SLICE_R17C22B)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i1/CK   clk_generator/counter_111__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i2/CK->clk_generator/counter_111__i2/Q
                                          SLICE_R17C22B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generator/counter[2]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_3/C1->clk_generator/counter_111_add_4_3/S1
                                          SLICE_R17C22B      C1_TO_F1_DELAY   0.252                  4.997  1       
clk_generator/n29[2]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i2/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i1/CK   clk_generator/counter_111__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i3/Q  (SLICE_R17C22C)
Path End         : clk_generator/counter_111__i3/D  (SLICE_R17C22C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i3/CK->clk_generator/counter_111__i3/Q
                                          SLICE_R17C22C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generator/counter[3]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_5/C0->clk_generator/counter_111_add_4_5/S0
                                          SLICE_R17C22C      C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generator/n29[3]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i3/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i4/Q  (SLICE_R17C22C)
Path End         : clk_generator/counter_111__i4/D  (SLICE_R17C22C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i4/CK->clk_generator/counter_111__i4/Q
                                          SLICE_R17C22C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generator/counter[4]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_5/C1->clk_generator/counter_111_add_4_5/S1
                                          SLICE_R17C22C      C1_TO_F1_DELAY   0.252                  4.997  1       
clk_generator/n29[4]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i4/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i5/Q  (SLICE_R17C22D)
Path End         : clk_generator/counter_111__i5/D  (SLICE_R17C22D)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/counter_111__i5/CK                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i5/CK->clk_generator/counter_111__i5/Q
                                          SLICE_R17C22D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generator/counter[5]                                     NET DELAY        0.882                  4.745  2       
clk_generator/counter_111_add_4_7/C0->clk_generator/counter_111_add_4_7/S0
                                          SLICE_R17C22D      C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generator/n29[5]                                         NET DELAY        0.000                  4.997  1       
clk_generator/counter_111__i5/D                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/counter_111__i5/CK                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generator/counter_111__i4/Q  (SLICE_R17C22C)
Path End         : clk_generator/cycle_counter__i1/SP  (SLICE_R17C21C)
Source Clock     : clk_generator/clk_48mhz (R)
Destination Clock: clk_generator/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.255 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
{clk_generator/counter_111__i3/CK   clk_generator/counter_111__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generator/counter_111__i4/CK->clk_generator/counter_111__i4/Q
                                          SLICE_R17C22C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generator/counter[4]                                     NET DELAY        0.912                  4.775  2       
clk_generator/i1_4_lut/B->clk_generator/i1_4_lut/Z
                                          SLICE_R17C21A      B1_TO_F1_DELAY   0.266                  5.041  4       
clk_generator/n4530                                          NET DELAY        1.105                  6.146  4       
clk_generator/i783_2_lut_3_lut_3_lut/B->clk_generator/i783_2_lut_3_lut_3_lut/Z
                                          SLICE_R17C21B      C1_TO_F1_DELAY   0.266                  6.412  1       
clk_generator/n4680                                          NET DELAY        0.927                  7.339  1       
clk_generator/cycle_counter__i1/SP                           ENDPOINT         0.000                  7.339  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generator.hf_osc.osc_inst/CLKHF       HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  8       
clk_generator/clk_48mhz                                      NET DELAY        3.084                  3.084  8       
clk_generator/cycle_counter__i1/CK                           CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         7.339  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.255  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



