Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 22 12:10:42 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_methodology -file multilpicador_std_methodology_drc_routed.rpt -pb multilpicador_std_methodology_drc_routed.pb -rpx multilpicador_std_methodology_drc_routed.rpx
| Design       : multilpicador_std
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+---------+----------+------------------------------------------+------------+
| Rule    | Severity | Description                              | Violations |
+---------+----------+------------------------------------------+------------+
| SYNTH-9 | Warning  | Small multiplier                         | 4          |
| XDCH-2  | Warning  | Same min and max delay values on IO port | 16         |
+---------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-9#1 Warning
Small multiplier  
Detected multiplier at S_OBUF[3]_inst_i_1 of size 5x5, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#2 Warning
Small multiplier  
Detected multiplier at S_OBUF[3]_inst_i_2 of size 5x5, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#3 Warning
Small multiplier  
Detected multiplier at S_OBUF[7]_inst_i_1 of size 5x5, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#4 Warning
Small multiplier  
Detected multiplier at S_OBUF[7]_inst_i_2 of size 5x5, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 11)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 11)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 11)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 11)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 13)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 13)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 13)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 13)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'S[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {S[*]}]
C:/ProyectosVivaldo/multiplicador1/multiplicador1.srcs/constrs_1/imports/new/pins.xdc (Line: 15)
Related violations: <none>


