#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9b7ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x986320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x98d6b0 .functor NOT 1, L_0x9e45f0, C4<0>, C4<0>, C4<0>;
L_0x9e3dd0 .functor XOR 2, L_0x9e4300, L_0x9e43a0, C4<00>, C4<00>;
L_0x9e44e0 .functor XOR 2, L_0x9e3dd0, L_0x9e4440, C4<00>, C4<00>;
v0x9e0a50_0 .net *"_ivl_10", 1 0, L_0x9e4440;  1 drivers
v0x9e0b50_0 .net *"_ivl_12", 1 0, L_0x9e44e0;  1 drivers
v0x9e0c30_0 .net *"_ivl_2", 1 0, L_0x9e4260;  1 drivers
v0x9e0cf0_0 .net *"_ivl_4", 1 0, L_0x9e4300;  1 drivers
v0x9e0dd0_0 .net *"_ivl_6", 1 0, L_0x9e43a0;  1 drivers
v0x9e0f00_0 .net *"_ivl_8", 1 0, L_0x9e3dd0;  1 drivers
v0x9e0fe0_0 .net "a", 0 0, v0x9de750_0;  1 drivers
v0x9e1080_0 .net "b", 0 0, v0x9de7f0_0;  1 drivers
v0x9e1120_0 .net "c", 0 0, v0x9de890_0;  1 drivers
v0x9e11c0_0 .var "clk", 0 0;
v0x9e1260_0 .net "d", 0 0, v0x9de9d0_0;  1 drivers
v0x9e1300_0 .net "out_pos_dut", 0 0, L_0x9e4090;  1 drivers
v0x9e13a0_0 .net "out_pos_ref", 0 0, L_0x9e29e0;  1 drivers
v0x9e1440_0 .net "out_sop_dut", 0 0, L_0x9e3260;  1 drivers
v0x9e14e0_0 .net "out_sop_ref", 0 0, L_0x9b9400;  1 drivers
v0x9e1580_0 .var/2u "stats1", 223 0;
v0x9e1620_0 .var/2u "strobe", 0 0;
v0x9e17d0_0 .net "tb_match", 0 0, L_0x9e45f0;  1 drivers
v0x9e18a0_0 .net "tb_mismatch", 0 0, L_0x98d6b0;  1 drivers
v0x9e1940_0 .net "wavedrom_enable", 0 0, v0x9deca0_0;  1 drivers
v0x9e1a10_0 .net "wavedrom_title", 511 0, v0x9ded40_0;  1 drivers
L_0x9e4260 .concat [ 1 1 0 0], L_0x9e29e0, L_0x9b9400;
L_0x9e4300 .concat [ 1 1 0 0], L_0x9e29e0, L_0x9b9400;
L_0x9e43a0 .concat [ 1 1 0 0], L_0x9e4090, L_0x9e3260;
L_0x9e4440 .concat [ 1 1 0 0], L_0x9e29e0, L_0x9b9400;
L_0x9e45f0 .cmp/eeq 2, L_0x9e4260, L_0x9e44e0;
S_0x98a3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x986320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x98da90 .functor AND 1, v0x9de890_0, v0x9de9d0_0, C4<1>, C4<1>;
L_0x98de70 .functor NOT 1, v0x9de750_0, C4<0>, C4<0>, C4<0>;
L_0x98e250 .functor NOT 1, v0x9de7f0_0, C4<0>, C4<0>, C4<0>;
L_0x98e4d0 .functor AND 1, L_0x98de70, L_0x98e250, C4<1>, C4<1>;
L_0x9a5450 .functor AND 1, L_0x98e4d0, v0x9de890_0, C4<1>, C4<1>;
L_0x9b9400 .functor OR 1, L_0x98da90, L_0x9a5450, C4<0>, C4<0>;
L_0x9e1e60 .functor NOT 1, v0x9de7f0_0, C4<0>, C4<0>, C4<0>;
L_0x9e1ed0 .functor OR 1, L_0x9e1e60, v0x9de9d0_0, C4<0>, C4<0>;
L_0x9e1fe0 .functor AND 1, v0x9de890_0, L_0x9e1ed0, C4<1>, C4<1>;
L_0x9e20a0 .functor NOT 1, v0x9de750_0, C4<0>, C4<0>, C4<0>;
L_0x9e2170 .functor OR 1, L_0x9e20a0, v0x9de7f0_0, C4<0>, C4<0>;
L_0x9e21e0 .functor AND 1, L_0x9e1fe0, L_0x9e2170, C4<1>, C4<1>;
L_0x9e2360 .functor NOT 1, v0x9de7f0_0, C4<0>, C4<0>, C4<0>;
L_0x9e23d0 .functor OR 1, L_0x9e2360, v0x9de9d0_0, C4<0>, C4<0>;
L_0x9e22f0 .functor AND 1, v0x9de890_0, L_0x9e23d0, C4<1>, C4<1>;
L_0x9e2560 .functor NOT 1, v0x9de750_0, C4<0>, C4<0>, C4<0>;
L_0x9e2660 .functor OR 1, L_0x9e2560, v0x9de9d0_0, C4<0>, C4<0>;
L_0x9e2720 .functor AND 1, L_0x9e22f0, L_0x9e2660, C4<1>, C4<1>;
L_0x9e28d0 .functor XNOR 1, L_0x9e21e0, L_0x9e2720, C4<0>, C4<0>;
v0x98cfe0_0 .net *"_ivl_0", 0 0, L_0x98da90;  1 drivers
v0x98d3e0_0 .net *"_ivl_12", 0 0, L_0x9e1e60;  1 drivers
v0x98d7c0_0 .net *"_ivl_14", 0 0, L_0x9e1ed0;  1 drivers
v0x98dba0_0 .net *"_ivl_16", 0 0, L_0x9e1fe0;  1 drivers
v0x98df80_0 .net *"_ivl_18", 0 0, L_0x9e20a0;  1 drivers
v0x98e360_0 .net *"_ivl_2", 0 0, L_0x98de70;  1 drivers
v0x98e5e0_0 .net *"_ivl_20", 0 0, L_0x9e2170;  1 drivers
v0x9dccc0_0 .net *"_ivl_24", 0 0, L_0x9e2360;  1 drivers
v0x9dcda0_0 .net *"_ivl_26", 0 0, L_0x9e23d0;  1 drivers
v0x9dce80_0 .net *"_ivl_28", 0 0, L_0x9e22f0;  1 drivers
v0x9dcf60_0 .net *"_ivl_30", 0 0, L_0x9e2560;  1 drivers
v0x9dd040_0 .net *"_ivl_32", 0 0, L_0x9e2660;  1 drivers
v0x9dd120_0 .net *"_ivl_36", 0 0, L_0x9e28d0;  1 drivers
L_0x7fd9bb61d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9dd1e0_0 .net *"_ivl_38", 0 0, L_0x7fd9bb61d018;  1 drivers
v0x9dd2c0_0 .net *"_ivl_4", 0 0, L_0x98e250;  1 drivers
v0x9dd3a0_0 .net *"_ivl_6", 0 0, L_0x98e4d0;  1 drivers
v0x9dd480_0 .net *"_ivl_8", 0 0, L_0x9a5450;  1 drivers
v0x9dd560_0 .net "a", 0 0, v0x9de750_0;  alias, 1 drivers
v0x9dd620_0 .net "b", 0 0, v0x9de7f0_0;  alias, 1 drivers
v0x9dd6e0_0 .net "c", 0 0, v0x9de890_0;  alias, 1 drivers
v0x9dd7a0_0 .net "d", 0 0, v0x9de9d0_0;  alias, 1 drivers
v0x9dd860_0 .net "out_pos", 0 0, L_0x9e29e0;  alias, 1 drivers
v0x9dd920_0 .net "out_sop", 0 0, L_0x9b9400;  alias, 1 drivers
v0x9dd9e0_0 .net "pos0", 0 0, L_0x9e21e0;  1 drivers
v0x9ddaa0_0 .net "pos1", 0 0, L_0x9e2720;  1 drivers
L_0x9e29e0 .functor MUXZ 1, L_0x7fd9bb61d018, L_0x9e21e0, L_0x9e28d0, C4<>;
S_0x9ddc20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x986320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9de750_0 .var "a", 0 0;
v0x9de7f0_0 .var "b", 0 0;
v0x9de890_0 .var "c", 0 0;
v0x9de930_0 .net "clk", 0 0, v0x9e11c0_0;  1 drivers
v0x9de9d0_0 .var "d", 0 0;
v0x9deac0_0 .var/2u "fail", 0 0;
v0x9deb60_0 .var/2u "fail1", 0 0;
v0x9dec00_0 .net "tb_match", 0 0, L_0x9e45f0;  alias, 1 drivers
v0x9deca0_0 .var "wavedrom_enable", 0 0;
v0x9ded40_0 .var "wavedrom_title", 511 0;
E_0x998f50/0 .event negedge, v0x9de930_0;
E_0x998f50/1 .event posedge, v0x9de930_0;
E_0x998f50 .event/or E_0x998f50/0, E_0x998f50/1;
S_0x9ddf50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9ddc20;
 .timescale -12 -12;
v0x9de190_0 .var/2s "i", 31 0;
E_0x998df0 .event posedge, v0x9de930_0;
S_0x9de290 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9ddc20;
 .timescale -12 -12;
v0x9de490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9de570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9ddc20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9def20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x986320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9e2b90 .functor AND 1, v0x9de890_0, v0x9de9d0_0, C4<1>, C4<1>;
L_0x9e3090 .functor AND 1, L_0x9e2e40, L_0x9e2ee0, C4<1>, C4<1>;
L_0x9e31a0 .functor AND 1, L_0x9e3090, v0x9de890_0, C4<1>, C4<1>;
L_0x9e3260 .functor OR 1, L_0x9e2b90, L_0x9e31a0, C4<0>, C4<0>;
L_0x9e3460 .functor AND 1, L_0x9e33c0, v0x9de9d0_0, C4<1>, C4<1>;
L_0x9e3700 .functor AND 1, L_0x9e3520, v0x9de7f0_0, C4<1>, C4<1>;
L_0x9e3800 .functor OR 1, L_0x9e3460, L_0x9e3700, C4<0>, C4<0>;
L_0x9e3910 .functor AND 1, v0x9de890_0, L_0x9e3800, C4<1>, C4<1>;
L_0x9e3ac0 .functor AND 1, L_0x9e3a20, v0x9de9d0_0, C4<1>, C4<1>;
L_0x9e3b80 .functor NOT 1, v0x9de750_0, C4<0>, C4<0>, C4<0>;
L_0x9e3c50 .functor AND 1, L_0x9e3b80, v0x9de7f0_0, C4<1>, C4<1>;
L_0x9e3cc0 .functor OR 1, L_0x9e3ac0, L_0x9e3c50, C4<0>, C4<0>;
L_0x9e3e40 .functor AND 1, v0x9de890_0, L_0x9e3cc0, C4<1>, C4<1>;
L_0x9e3f00 .functor XNOR 1, L_0x9e3910, L_0x9e3e40, C4<0>, C4<0>;
v0x9df0e0_0 .net *"_ivl_0", 0 0, L_0x9e2b90;  1 drivers
v0x9df1c0_0 .net *"_ivl_13", 0 0, L_0x9e33c0;  1 drivers
v0x9df280_0 .net *"_ivl_14", 0 0, L_0x9e3460;  1 drivers
v0x9df370_0 .net *"_ivl_17", 0 0, L_0x9e3520;  1 drivers
v0x9df430_0 .net *"_ivl_18", 0 0, L_0x9e3700;  1 drivers
v0x9df560_0 .net *"_ivl_20", 0 0, L_0x9e3800;  1 drivers
v0x9df640_0 .net *"_ivl_25", 0 0, L_0x9e3a20;  1 drivers
v0x9df700_0 .net *"_ivl_26", 0 0, L_0x9e3ac0;  1 drivers
v0x9df7e0_0 .net *"_ivl_28", 0 0, L_0x9e3b80;  1 drivers
v0x9df950_0 .net *"_ivl_3", 0 0, L_0x9e2e40;  1 drivers
v0x9dfa10_0 .net *"_ivl_30", 0 0, L_0x9e3c50;  1 drivers
v0x9dfaf0_0 .net *"_ivl_32", 0 0, L_0x9e3cc0;  1 drivers
v0x9dfbd0_0 .net *"_ivl_36", 0 0, L_0x9e3f00;  1 drivers
L_0x7fd9bb61d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9dfc90_0 .net *"_ivl_38", 0 0, L_0x7fd9bb61d060;  1 drivers
v0x9dfd70_0 .net *"_ivl_5", 0 0, L_0x9e2ee0;  1 drivers
v0x9dfe30_0 .net *"_ivl_6", 0 0, L_0x9e3090;  1 drivers
v0x9dff10_0 .net *"_ivl_8", 0 0, L_0x9e31a0;  1 drivers
v0x9e0100_0 .net "a", 0 0, v0x9de750_0;  alias, 1 drivers
v0x9e01a0_0 .net "b", 0 0, v0x9de7f0_0;  alias, 1 drivers
v0x9e0290_0 .net "c", 0 0, v0x9de890_0;  alias, 1 drivers
v0x9e0380_0 .net "d", 0 0, v0x9de9d0_0;  alias, 1 drivers
v0x9e0470_0 .net "out_pos", 0 0, L_0x9e4090;  alias, 1 drivers
v0x9e0530_0 .net "out_sop", 0 0, L_0x9e3260;  alias, 1 drivers
v0x9e05f0_0 .net "pos0", 0 0, L_0x9e3910;  1 drivers
v0x9e06b0_0 .net "pos1", 0 0, L_0x9e3e40;  1 drivers
L_0x9e2e40 .reduce/nor v0x9de750_0;
L_0x9e2ee0 .reduce/nor v0x9de7f0_0;
L_0x9e33c0 .reduce/nor v0x9de7f0_0;
L_0x9e3520 .reduce/nor v0x9de750_0;
L_0x9e3a20 .reduce/nor v0x9de750_0;
L_0x9e4090 .functor MUXZ 1, L_0x7fd9bb61d060, L_0x9e3910, L_0x9e3f00, C4<>;
S_0x9e0830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x986320;
 .timescale -12 -12;
E_0x9829f0 .event anyedge, v0x9e1620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9e1620_0;
    %nor/r;
    %assign/vec4 v0x9e1620_0, 0;
    %wait E_0x9829f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9ddc20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9deac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9deb60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9ddc20;
T_4 ;
    %wait E_0x998f50;
    %load/vec4 v0x9dec00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9deac0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9ddc20;
T_5 ;
    %wait E_0x998df0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %wait E_0x998df0;
    %load/vec4 v0x9deac0_0;
    %store/vec4 v0x9deb60_0, 0, 1;
    %fork t_1, S_0x9ddf50;
    %jmp t_0;
    .scope S_0x9ddf50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9de190_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9de190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x998df0;
    %load/vec4 v0x9de190_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9de190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9de190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9ddc20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x998f50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9de9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9de7f0_0, 0;
    %assign/vec4 v0x9de750_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9deac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9deb60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x986320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e11c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e1620_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x986320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9e11c0_0;
    %inv;
    %store/vec4 v0x9e11c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x986320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9de930_0, v0x9e18a0_0, v0x9e0fe0_0, v0x9e1080_0, v0x9e1120_0, v0x9e1260_0, v0x9e14e0_0, v0x9e1440_0, v0x9e13a0_0, v0x9e1300_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x986320;
T_9 ;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x986320;
T_10 ;
    %wait E_0x998f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9e1580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
    %load/vec4 v0x9e17d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9e1580_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9e14e0_0;
    %load/vec4 v0x9e14e0_0;
    %load/vec4 v0x9e1440_0;
    %xor;
    %load/vec4 v0x9e14e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9e13a0_0;
    %load/vec4 v0x9e13a0_0;
    %load/vec4 v0x9e1300_0;
    %xor;
    %load/vec4 v0x9e13a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9e1580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e1580_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2013_q2/iter3/response2/top_module.sv";
