A. P. Chandrakasan , M. Potkonjak , R. Mehra , J. Rabaey , R. W. Brodersen, Optimizing power using transformations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.12-31, November 2006[doi>10.1109/43.363126]
CHANDRAKASAN, A. P, ALLMON, R., STRATAKOS, A., AND BRODERSEN, R. W 1994. Design of portable systems. In Proceedings of the Custom Integrated Circuits Conference (1994),259- 266.
J. Chang , M. Pedram, Energy minimization using multiple supply voltages, Proceedings of the 1996 international symposium on Low power electronics and design, p.157-162, August 12-14, 1996, Monterey, California, USA
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Catherine H. Gebotys , Mohamed I. Elmasry, Optimal VLSI architectural synthesis: area, performance and testability, Kluwer Academic Publishers, Norwell, MA, 1992
GEBOTYS, C.g. 1995. An ILP model for simultaneous scheduling and partitioning for low power system mapping. Technical Report, Univ. of Waterloo (April).
Laurence Goodby , Alex Orailoglu , Paul M. Chau, Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.323-326, October 10-12, 1994
Mark C. Johnson , Kaushik Roy, Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.72-77, October 07-09, 1996
Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, May 2010[doi>10.1109/MDT.1995.466383]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis for low Power, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.318-322, October 10-12, 1994
Anand Raghunathan , Niraj K. Jha, An iterative improvement algorithm for low power data path synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.597-602, November 05-09, 1995, San Jose, California, USA
Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224084]
RAO, D. S. 1992. The fifth order elliptic wave filter benchmark. Benchmark set: HL- Synth92, http://www.cbl.ncsu.edu/www/CBL_Docs/Bench.htm.
Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.42-47, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217504]
STRATAKOS, A.J. 1994. High-efficiencey low-voltage DC-DC conversion for portable applications. In Proceedings of the International Workshop on Low Power Design (1994).
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
