#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 14:20:06 2021
# Process ID: 6508
# Current directory: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15032 D:\project\xxxx\my_subsystem_2\New_NIC1_use_3_ports\xxv_ethernet_0_ex.xpr
# Log file: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/vivado.log
# Journal file: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/xxxx/my_subsystem_2/xxv_ethernet_0_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2020.2/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1100.188 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.dividend_and_quotient_width {24} CONFIG.divisor_width {16} CONFIG.fractional_width {16} CONFIG.latency {28}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs div_gen_0_synth_1 -jobs 4
[Thu Apr 15 14:34:53 2021] Launched div_gen_0_synth_1...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files/sim_scripts -ip_user_files_dir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files -ipstatic_source_dir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/modelsim} {questa=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/questa} {riviera=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/riviera} {activehdl=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1_copy_2
launch_runs synth_1_copy_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
[Thu Apr 15 14:43:36 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
open_run synth_1_copy_2 -name synth_1_copy_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'inst_Ports1/fifo_generator_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/C_Rate'
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.dcp' for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 958 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Parsing XDC File [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[4]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[5]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[6]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[7]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[8]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[9]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[10]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[11]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[12]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[13]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[14]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[15]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[16]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[17]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[18]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[19]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[20]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[21]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[22]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[23]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[24]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[25]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[26]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[27]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[28]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[29]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[30]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[31]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[32]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[33]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[34]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[35]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[36]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[37]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[38]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[39]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[40]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[41]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[42]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[43]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[44]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[45]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[46]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[47]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'start_send_data'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[4]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[5]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[6]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[7]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[8]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[9]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[10]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[11]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[12]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[13]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[14]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[15]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[16]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[17]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[18]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[19]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[20]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[21]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[22]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[23]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[24]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[25]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[26]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[27]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[28]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[29]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[30]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[31]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[32]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[33]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[34]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[35]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[36]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[37]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[38]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[39]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[40]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[41]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[42]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[43]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[44]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[45]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[46]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:175]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:256]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:260]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:264]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:268]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:300]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:548]
Finished Parsing XDC File [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc]
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 56 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2391.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 88 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2527.859 ; gain = 1247.402
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 u_ila_4 u_ila_5 u_ila_6 u_ila_7 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
create_debug_core u_ila_4 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
create_debug_core u_ila_5 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
create_debug_core u_ila_6 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
create_debug_core u_ila_7 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
connect_debug_port u_ila_0/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_1/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_2/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_3/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_4/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_5/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1 ]]
connect_debug_port u_ila_6/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_7/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {inst_send_data_2/SM_nxt[0]} {inst_send_data_2/SM_nxt[1]} {inst_send_data_2/SM_nxt[2]} {inst_send_data_2/SM_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {inst_send_data_2/tx_axis_tdata_2[0]} {inst_send_data_2/tx_axis_tdata_2[1]} {inst_send_data_2/tx_axis_tdata_2[2]} {inst_send_data_2/tx_axis_tdata_2[3]} {inst_send_data_2/tx_axis_tdata_2[4]} {inst_send_data_2/tx_axis_tdata_2[5]} {inst_send_data_2/tx_axis_tdata_2[6]} {inst_send_data_2/tx_axis_tdata_2[7]} {inst_send_data_2/tx_axis_tdata_2[8]} {inst_send_data_2/tx_axis_tdata_2[9]} {inst_send_data_2/tx_axis_tdata_2[10]} {inst_send_data_2/tx_axis_tdata_2[11]} {inst_send_data_2/tx_axis_tdata_2[12]} {inst_send_data_2/tx_axis_tdata_2[13]} {inst_send_data_2/tx_axis_tdata_2[14]} {inst_send_data_2/tx_axis_tdata_2[15]} {inst_send_data_2/tx_axis_tdata_2[16]} {inst_send_data_2/tx_axis_tdata_2[17]} {inst_send_data_2/tx_axis_tdata_2[18]} {inst_send_data_2/tx_axis_tdata_2[19]} {inst_send_data_2/tx_axis_tdata_2[20]} {inst_send_data_2/tx_axis_tdata_2[21]} {inst_send_data_2/tx_axis_tdata_2[22]} {inst_send_data_2/tx_axis_tdata_2[23]} {inst_send_data_2/tx_axis_tdata_2[24]} {inst_send_data_2/tx_axis_tdata_2[25]} {inst_send_data_2/tx_axis_tdata_2[26]} {inst_send_data_2/tx_axis_tdata_2[27]} {inst_send_data_2/tx_axis_tdata_2[28]} {inst_send_data_2/tx_axis_tdata_2[29]} {inst_send_data_2/tx_axis_tdata_2[30]} {inst_send_data_2/tx_axis_tdata_2[31]} {inst_send_data_2/tx_axis_tdata_2[32]} {inst_send_data_2/tx_axis_tdata_2[33]} {inst_send_data_2/tx_axis_tdata_2[34]} {inst_send_data_2/tx_axis_tdata_2[35]} {inst_send_data_2/tx_axis_tdata_2[36]} {inst_send_data_2/tx_axis_tdata_2[37]} {inst_send_data_2/tx_axis_tdata_2[38]} {inst_send_data_2/tx_axis_tdata_2[39]} {inst_send_data_2/tx_axis_tdata_2[40]} {inst_send_data_2/tx_axis_tdata_2[41]} {inst_send_data_2/tx_axis_tdata_2[42]} {inst_send_data_2/tx_axis_tdata_2[43]} {inst_send_data_2/tx_axis_tdata_2[44]} {inst_send_data_2/tx_axis_tdata_2[45]} {inst_send_data_2/tx_axis_tdata_2[46]} {inst_send_data_2/tx_axis_tdata_2[47]} {inst_send_data_2/tx_axis_tdata_2[48]} {inst_send_data_2/tx_axis_tdata_2[49]} {inst_send_data_2/tx_axis_tdata_2[50]} {inst_send_data_2/tx_axis_tdata_2[51]} {inst_send_data_2/tx_axis_tdata_2[52]} {inst_send_data_2/tx_axis_tdata_2[53]} {inst_send_data_2/tx_axis_tdata_2[54]} {inst_send_data_2/tx_axis_tdata_2[55]} {inst_send_data_2/tx_axis_tdata_2[56]} {inst_send_data_2/tx_axis_tdata_2[57]} {inst_send_data_2/tx_axis_tdata_2[58]} {inst_send_data_2/tx_axis_tdata_2[59]} {inst_send_data_2/tx_axis_tdata_2[60]} {inst_send_data_2/tx_axis_tdata_2[61]} {inst_send_data_2/tx_axis_tdata_2[62]} {inst_send_data_2/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {inst_send_data_2/SM[0]} {inst_send_data_2/SM[1]} {inst_send_data_2/SM[2]} {inst_send_data_2/SM[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst_send_data_2/tx_axis_tdata_1[0]} {inst_send_data_2/tx_axis_tdata_1[1]} {inst_send_data_2/tx_axis_tdata_1[2]} {inst_send_data_2/tx_axis_tdata_1[3]} {inst_send_data_2/tx_axis_tdata_1[4]} {inst_send_data_2/tx_axis_tdata_1[5]} {inst_send_data_2/tx_axis_tdata_1[6]} {inst_send_data_2/tx_axis_tdata_1[7]} {inst_send_data_2/tx_axis_tdata_1[8]} {inst_send_data_2/tx_axis_tdata_1[9]} {inst_send_data_2/tx_axis_tdata_1[10]} {inst_send_data_2/tx_axis_tdata_1[11]} {inst_send_data_2/tx_axis_tdata_1[12]} {inst_send_data_2/tx_axis_tdata_1[13]} {inst_send_data_2/tx_axis_tdata_1[14]} {inst_send_data_2/tx_axis_tdata_1[15]} {inst_send_data_2/tx_axis_tdata_1[16]} {inst_send_data_2/tx_axis_tdata_1[17]} {inst_send_data_2/tx_axis_tdata_1[18]} {inst_send_data_2/tx_axis_tdata_1[19]} {inst_send_data_2/tx_axis_tdata_1[20]} {inst_send_data_2/tx_axis_tdata_1[21]} {inst_send_data_2/tx_axis_tdata_1[22]} {inst_send_data_2/tx_axis_tdata_1[23]} {inst_send_data_2/tx_axis_tdata_1[24]} {inst_send_data_2/tx_axis_tdata_1[25]} {inst_send_data_2/tx_axis_tdata_1[26]} {inst_send_data_2/tx_axis_tdata_1[27]} {inst_send_data_2/tx_axis_tdata_1[28]} {inst_send_data_2/tx_axis_tdata_1[29]} {inst_send_data_2/tx_axis_tdata_1[30]} {inst_send_data_2/tx_axis_tdata_1[31]} {inst_send_data_2/tx_axis_tdata_1[32]} {inst_send_data_2/tx_axis_tdata_1[33]} {inst_send_data_2/tx_axis_tdata_1[34]} {inst_send_data_2/tx_axis_tdata_1[35]} {inst_send_data_2/tx_axis_tdata_1[36]} {inst_send_data_2/tx_axis_tdata_1[37]} {inst_send_data_2/tx_axis_tdata_1[38]} {inst_send_data_2/tx_axis_tdata_1[39]} {inst_send_data_2/tx_axis_tdata_1[40]} {inst_send_data_2/tx_axis_tdata_1[41]} {inst_send_data_2/tx_axis_tdata_1[42]} {inst_send_data_2/tx_axis_tdata_1[43]} {inst_send_data_2/tx_axis_tdata_1[44]} {inst_send_data_2/tx_axis_tdata_1[45]} {inst_send_data_2/tx_axis_tdata_1[46]} {inst_send_data_2/tx_axis_tdata_1[47]} {inst_send_data_2/tx_axis_tdata_1[48]} {inst_send_data_2/tx_axis_tdata_1[49]} {inst_send_data_2/tx_axis_tdata_1[50]} {inst_send_data_2/tx_axis_tdata_1[51]} {inst_send_data_2/tx_axis_tdata_1[52]} {inst_send_data_2/tx_axis_tdata_1[53]} {inst_send_data_2/tx_axis_tdata_1[54]} {inst_send_data_2/tx_axis_tdata_1[55]} {inst_send_data_2/tx_axis_tdata_1[56]} {inst_send_data_2/tx_axis_tdata_1[57]} {inst_send_data_2/tx_axis_tdata_1[58]} {inst_send_data_2/tx_axis_tdata_1[59]} {inst_send_data_2/tx_axis_tdata_1[60]} {inst_send_data_2/tx_axis_tdata_1[61]} {inst_send_data_2/tx_axis_tdata_1[62]} {inst_send_data_2/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {packet_frame_index_2[0]} {packet_frame_index_2[1]} {packet_frame_index_2[2]} {packet_frame_index_2[3]} {packet_frame_index_2[4]} {packet_frame_index_2[5]} {packet_frame_index_2[6]} {packet_frame_index_2[7]} {packet_frame_index_2[8]} {packet_frame_index_2[9]} {packet_frame_index_2[10]} {packet_frame_index_2[11]} {packet_frame_index_2[12]} {packet_frame_index_2[13]} {packet_frame_index_2[14]} {packet_frame_index_2[15]} {packet_frame_index_2[16]} {packet_frame_index_2[17]} {packet_frame_index_2[18]} {packet_frame_index_2[19]} {packet_frame_index_2[20]} {packet_frame_index_2[21]} {packet_frame_index_2[22]} {packet_frame_index_2[23]} {packet_frame_index_2[24]} {packet_frame_index_2[25]} {packet_frame_index_2[26]} {packet_frame_index_2[27]} {packet_frame_index_2[28]} {packet_frame_index_2[29]} {packet_frame_index_2[30]} {packet_frame_index_2[31]} {packet_frame_index_2[32]} {packet_frame_index_2[33]} {packet_frame_index_2[34]} {packet_frame_index_2[35]} {packet_frame_index_2[36]} {packet_frame_index_2[37]} {packet_frame_index_2[38]} {packet_frame_index_2[39]} {packet_frame_index_2[40]} {packet_frame_index_2[41]} {packet_frame_index_2[42]} {packet_frame_index_2[43]} {packet_frame_index_2[44]} {packet_frame_index_2[45]} {packet_frame_index_2[46]} {packet_frame_index_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cnt_send_number_2[0]} {cnt_send_number_2[1]} {cnt_send_number_2[2]} {cnt_send_number_2[3]} {cnt_send_number_2[4]} {cnt_send_number_2[5]} {cnt_send_number_2[6]} {cnt_send_number_2[7]} {cnt_send_number_2[8]} {cnt_send_number_2[9]} {cnt_send_number_2[10]} {cnt_send_number_2[11]} {cnt_send_number_2[12]} {cnt_send_number_2[13]} {cnt_send_number_2[14]} {cnt_send_number_2[15]} {cnt_send_number_2[16]} {cnt_send_number_2[17]} {cnt_send_number_2[18]} {cnt_send_number_2[19]} {cnt_send_number_2[20]} {cnt_send_number_2[21]} {cnt_send_number_2[22]} {cnt_send_number_2[23]} {cnt_send_number_2[24]} {cnt_send_number_2[25]} {cnt_send_number_2[26]} {cnt_send_number_2[27]} {cnt_send_number_2[28]} {cnt_send_number_2[29]} {cnt_send_number_2[30]} {cnt_send_number_2[31]} {cnt_send_number_2[32]} {cnt_send_number_2[33]} {cnt_send_number_2[34]} {cnt_send_number_2[35]} {cnt_send_number_2[36]} {cnt_send_number_2[37]} {cnt_send_number_2[38]} {cnt_send_number_2[39]} {cnt_send_number_2[40]} {cnt_send_number_2[41]} {cnt_send_number_2[42]} {cnt_send_number_2[43]} {cnt_send_number_2[44]} {cnt_send_number_2[45]} {cnt_send_number_2[46]} {cnt_send_number_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tx_axis_tdata_2[0]} {tx_axis_tdata_2[1]} {tx_axis_tdata_2[2]} {tx_axis_tdata_2[3]} {tx_axis_tdata_2[4]} {tx_axis_tdata_2[5]} {tx_axis_tdata_2[6]} {tx_axis_tdata_2[7]} {tx_axis_tdata_2[8]} {tx_axis_tdata_2[9]} {tx_axis_tdata_2[10]} {tx_axis_tdata_2[11]} {tx_axis_tdata_2[12]} {tx_axis_tdata_2[13]} {tx_axis_tdata_2[14]} {tx_axis_tdata_2[15]} {tx_axis_tdata_2[16]} {tx_axis_tdata_2[17]} {tx_axis_tdata_2[18]} {tx_axis_tdata_2[19]} {tx_axis_tdata_2[20]} {tx_axis_tdata_2[21]} {tx_axis_tdata_2[22]} {tx_axis_tdata_2[23]} {tx_axis_tdata_2[24]} {tx_axis_tdata_2[25]} {tx_axis_tdata_2[26]} {tx_axis_tdata_2[27]} {tx_axis_tdata_2[28]} {tx_axis_tdata_2[29]} {tx_axis_tdata_2[30]} {tx_axis_tdata_2[31]} {tx_axis_tdata_2[32]} {tx_axis_tdata_2[33]} {tx_axis_tdata_2[34]} {tx_axis_tdata_2[35]} {tx_axis_tdata_2[36]} {tx_axis_tdata_2[37]} {tx_axis_tdata_2[38]} {tx_axis_tdata_2[39]} {tx_axis_tdata_2[40]} {tx_axis_tdata_2[41]} {tx_axis_tdata_2[42]} {tx_axis_tdata_2[43]} {tx_axis_tdata_2[44]} {tx_axis_tdata_2[45]} {tx_axis_tdata_2[46]} {tx_axis_tdata_2[47]} {tx_axis_tdata_2[48]} {tx_axis_tdata_2[49]} {tx_axis_tdata_2[50]} {tx_axis_tdata_2[51]} {tx_axis_tdata_2[52]} {tx_axis_tdata_2[53]} {tx_axis_tdata_2[54]} {tx_axis_tdata_2[55]} {tx_axis_tdata_2[56]} {tx_axis_tdata_2[57]} {tx_axis_tdata_2[58]} {tx_axis_tdata_2[59]} {tx_axis_tdata_2[60]} {tx_axis_tdata_2[61]} {tx_axis_tdata_2[62]} {tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {tx_axis_tkeep_2[0]} {tx_axis_tkeep_2[1]} {tx_axis_tkeep_2[2]} {tx_axis_tkeep_2[3]} {tx_axis_tkeep_2[4]} {tx_axis_tkeep_2[5]} {tx_axis_tkeep_2[6]} {tx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list start_send_data_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tx_axis_tlast_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tx_axis_tready_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list inst_send_data_2/tx_axis_tready_this_code ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list tx_axis_tvalid_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list user_tx_reset_2 ]]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {inst_Ports_for_CC_port_3/Rate[0]} {inst_Ports_for_CC_port_3/Rate[1]} {inst_Ports_for_CC_port_3/Rate[2]} {inst_Ports_for_CC_port_3/Rate[3]} {inst_Ports_for_CC_port_3/Rate[4]} {inst_Ports_for_CC_port_3/Rate[5]} {inst_Ports_for_CC_port_3/Rate[6]} {inst_Ports_for_CC_port_3/Rate[7]} {inst_Ports_for_CC_port_3/Rate[8]} {inst_Ports_for_CC_port_3/Rate[9]} {inst_Ports_for_CC_port_3/Rate[10]} {inst_Ports_for_CC_port_3/Rate[11]} {inst_Ports_for_CC_port_3/Rate[12]} {inst_Ports_for_CC_port_3/Rate[13]} {inst_Ports_for_CC_port_3/Rate[14]} {inst_Ports_for_CC_port_3/Rate[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {inst_Ports_for_CC_port_3/m_cWnd[0]} {inst_Ports_for_CC_port_3/m_cWnd[1]} {inst_Ports_for_CC_port_3/m_cWnd[2]} {inst_Ports_for_CC_port_3/m_cWnd[3]} {inst_Ports_for_CC_port_3/m_cWnd[4]} {inst_Ports_for_CC_port_3/m_cWnd[5]} {inst_Ports_for_CC_port_3/m_cWnd[6]} {inst_Ports_for_CC_port_3/m_cWnd[7]} {inst_Ports_for_CC_port_3/m_cWnd[8]} {inst_Ports_for_CC_port_3/m_cWnd[9]} {inst_Ports_for_CC_port_3/m_cWnd[10]} {inst_Ports_for_CC_port_3/m_cWnd[11]} {inst_Ports_for_CC_port_3/m_cWnd[12]} {inst_Ports_for_CC_port_3/m_cWnd[13]} {inst_Ports_for_CC_port_3/m_cWnd[14]} {inst_Ports_for_CC_port_3/m_cWnd[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {inst_Ports_for_CC_port_3/RTT_after_fifo[0]} {inst_Ports_for_CC_port_3/RTT_after_fifo[1]} {inst_Ports_for_CC_port_3/RTT_after_fifo[2]} {inst_Ports_for_CC_port_3/RTT_after_fifo[3]} {inst_Ports_for_CC_port_3/RTT_after_fifo[4]} {inst_Ports_for_CC_port_3/RTT_after_fifo[5]} {inst_Ports_for_CC_port_3/RTT_after_fifo[6]} {inst_Ports_for_CC_port_3/RTT_after_fifo[7]} {inst_Ports_for_CC_port_3/RTT_after_fifo[8]} {inst_Ports_for_CC_port_3/RTT_after_fifo[9]} {inst_Ports_for_CC_port_3/RTT_after_fifo[10]} {inst_Ports_for_CC_port_3/RTT_after_fifo[11]} {inst_Ports_for_CC_port_3/RTT_after_fifo[12]} {inst_Ports_for_CC_port_3/RTT_after_fifo[13]} {inst_Ports_for_CC_port_3/RTT_after_fifo[14]} {inst_Ports_for_CC_port_3/RTT_after_fifo[15]} {inst_Ports_for_CC_port_3/RTT_after_fifo[16]} {inst_Ports_for_CC_port_3/RTT_after_fifo[17]} {inst_Ports_for_CC_port_3/RTT_after_fifo[18]} {inst_Ports_for_CC_port_3/RTT_after_fifo[19]} {inst_Ports_for_CC_port_3/RTT_after_fifo[20]} {inst_Ports_for_CC_port_3/RTT_after_fifo[21]} {inst_Ports_for_CC_port_3/RTT_after_fifo[22]} {inst_Ports_for_CC_port_3/RTT_after_fifo[23]} {inst_Ports_for_CC_port_3/RTT_after_fifo[24]} {inst_Ports_for_CC_port_3/RTT_after_fifo[25]} {inst_Ports_for_CC_port_3/RTT_after_fifo[26]} {inst_Ports_for_CC_port_3/RTT_after_fifo[27]} {inst_Ports_for_CC_port_3/RTT_after_fifo[28]} {inst_Ports_for_CC_port_3/RTT_after_fifo[29]} {inst_Ports_for_CC_port_3/RTT_after_fifo[30]} {inst_Ports_for_CC_port_3/RTT_after_fifo[31]} {inst_Ports_for_CC_port_3/RTT_after_fifo[32]} {inst_Ports_for_CC_port_3/RTT_after_fifo[33]} {inst_Ports_for_CC_port_3/RTT_after_fifo[34]} {inst_Ports_for_CC_port_3/RTT_after_fifo[35]} {inst_Ports_for_CC_port_3/RTT_after_fifo[36]} {inst_Ports_for_CC_port_3/RTT_after_fifo[37]} {inst_Ports_for_CC_port_3/RTT_after_fifo[38]} {inst_Ports_for_CC_port_3/RTT_after_fifo[39]} {inst_Ports_for_CC_port_3/RTT_after_fifo[40]} {inst_Ports_for_CC_port_3/RTT_after_fifo[41]} {inst_Ports_for_CC_port_3/RTT_after_fifo[42]} {inst_Ports_for_CC_port_3/RTT_after_fifo[43]} {inst_Ports_for_CC_port_3/RTT_after_fifo[44]} {inst_Ports_for_CC_port_3/RTT_after_fifo[45]} {inst_Ports_for_CC_port_3/RTT_after_fifo[46]} {inst_Ports_for_CC_port_3/RTT_after_fifo[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_Rate/state[0]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[1]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[2]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {packet_frame_index_3[0]} {packet_frame_index_3[1]} {packet_frame_index_3[2]} {packet_frame_index_3[3]} {packet_frame_index_3[4]} {packet_frame_index_3[5]} {packet_frame_index_3[6]} {packet_frame_index_3[7]} {packet_frame_index_3[8]} {packet_frame_index_3[9]} {packet_frame_index_3[10]} {packet_frame_index_3[11]} {packet_frame_index_3[12]} {packet_frame_index_3[13]} {packet_frame_index_3[14]} {packet_frame_index_3[15]} {packet_frame_index_3[16]} {packet_frame_index_3[17]} {packet_frame_index_3[18]} {packet_frame_index_3[19]} {packet_frame_index_3[20]} {packet_frame_index_3[21]} {packet_frame_index_3[22]} {packet_frame_index_3[23]} {packet_frame_index_3[24]} {packet_frame_index_3[25]} {packet_frame_index_3[26]} {packet_frame_index_3[27]} {packet_frame_index_3[28]} {packet_frame_index_3[29]} {packet_frame_index_3[30]} {packet_frame_index_3[31]} {packet_frame_index_3[32]} {packet_frame_index_3[33]} {packet_frame_index_3[34]} {packet_frame_index_3[35]} {packet_frame_index_3[36]} {packet_frame_index_3[37]} {packet_frame_index_3[38]} {packet_frame_index_3[39]} {packet_frame_index_3[40]} {packet_frame_index_3[41]} {packet_frame_index_3[42]} {packet_frame_index_3[43]} {packet_frame_index_3[44]} {packet_frame_index_3[45]} {packet_frame_index_3[46]} {packet_frame_index_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {cnt_send_number_3[0]} {cnt_send_number_3[1]} {cnt_send_number_3[2]} {cnt_send_number_3[3]} {cnt_send_number_3[4]} {cnt_send_number_3[5]} {cnt_send_number_3[6]} {cnt_send_number_3[7]} {cnt_send_number_3[8]} {cnt_send_number_3[9]} {cnt_send_number_3[10]} {cnt_send_number_3[11]} {cnt_send_number_3[12]} {cnt_send_number_3[13]} {cnt_send_number_3[14]} {cnt_send_number_3[15]} {cnt_send_number_3[16]} {cnt_send_number_3[17]} {cnt_send_number_3[18]} {cnt_send_number_3[19]} {cnt_send_number_3[20]} {cnt_send_number_3[21]} {cnt_send_number_3[22]} {cnt_send_number_3[23]} {cnt_send_number_3[24]} {cnt_send_number_3[25]} {cnt_send_number_3[26]} {cnt_send_number_3[27]} {cnt_send_number_3[28]} {cnt_send_number_3[29]} {cnt_send_number_3[30]} {cnt_send_number_3[31]} {cnt_send_number_3[32]} {cnt_send_number_3[33]} {cnt_send_number_3[34]} {cnt_send_number_3[35]} {cnt_send_number_3[36]} {cnt_send_number_3[37]} {cnt_send_number_3[38]} {cnt_send_number_3[39]} {cnt_send_number_3[40]} {cnt_send_number_3[41]} {cnt_send_number_3[42]} {cnt_send_number_3[43]} {cnt_send_number_3[44]} {cnt_send_number_3[45]} {cnt_send_number_3[46]} {cnt_send_number_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {tx_axis_tdata_3[0]} {tx_axis_tdata_3[1]} {tx_axis_tdata_3[2]} {tx_axis_tdata_3[3]} {tx_axis_tdata_3[4]} {tx_axis_tdata_3[5]} {tx_axis_tdata_3[6]} {tx_axis_tdata_3[7]} {tx_axis_tdata_3[8]} {tx_axis_tdata_3[9]} {tx_axis_tdata_3[10]} {tx_axis_tdata_3[11]} {tx_axis_tdata_3[12]} {tx_axis_tdata_3[13]} {tx_axis_tdata_3[14]} {tx_axis_tdata_3[15]} {tx_axis_tdata_3[16]} {tx_axis_tdata_3[17]} {tx_axis_tdata_3[18]} {tx_axis_tdata_3[19]} {tx_axis_tdata_3[20]} {tx_axis_tdata_3[21]} {tx_axis_tdata_3[22]} {tx_axis_tdata_3[23]} {tx_axis_tdata_3[24]} {tx_axis_tdata_3[25]} {tx_axis_tdata_3[26]} {tx_axis_tdata_3[27]} {tx_axis_tdata_3[28]} {tx_axis_tdata_3[29]} {tx_axis_tdata_3[30]} {tx_axis_tdata_3[31]} {tx_axis_tdata_3[32]} {tx_axis_tdata_3[33]} {tx_axis_tdata_3[34]} {tx_axis_tdata_3[35]} {tx_axis_tdata_3[36]} {tx_axis_tdata_3[37]} {tx_axis_tdata_3[38]} {tx_axis_tdata_3[39]} {tx_axis_tdata_3[40]} {tx_axis_tdata_3[41]} {tx_axis_tdata_3[42]} {tx_axis_tdata_3[43]} {tx_axis_tdata_3[44]} {tx_axis_tdata_3[45]} {tx_axis_tdata_3[46]} {tx_axis_tdata_3[47]} {tx_axis_tdata_3[48]} {tx_axis_tdata_3[49]} {tx_axis_tdata_3[50]} {tx_axis_tdata_3[51]} {tx_axis_tdata_3[52]} {tx_axis_tdata_3[53]} {tx_axis_tdata_3[54]} {tx_axis_tdata_3[55]} {tx_axis_tdata_3[56]} {tx_axis_tdata_3[57]} {tx_axis_tdata_3[58]} {tx_axis_tdata_3[59]} {tx_axis_tdata_3[60]} {tx_axis_tdata_3[61]} {tx_axis_tdata_3[62]} {tx_axis_tdata_3[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {tx_axis_tkeep_3[0]} {tx_axis_tkeep_3[1]} {tx_axis_tkeep_3[2]} {tx_axis_tkeep_3[3]} {tx_axis_tkeep_3[4]} {tx_axis_tkeep_3[5]} {tx_axis_tkeep_3[6]} {tx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list inst_Ports_for_CC_port_3/cWnd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list inst_Ports_for_CC_port_3/ECN ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list inst_Ports_for_CC_port_3/Rate_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list inst_Ports_for_CC_port_3/start_from_CWnd ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list inst_Ports_for_CC_port_3/start_from_Rate ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list inst_Ports_for_CC_port_3/start_send_data ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list start_send_data_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list tx_axis_tlast_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list tx_axis_tready_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tready_this_code ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list tx_axis_tvalid_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list user_tx_reset_3 ]]
set_property port_width 4 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {inst_Ports1/inst_send_ack/SM[0]} {inst_Ports1/inst_send_ack/SM[1]} {inst_Ports1/inst_send_ack/SM[2]} {inst_Ports1/inst_send_ack/SM[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {inst_Ports1/inst_send_ack/SM_nxt[0]} {inst_Ports1/inst_send_ack/SM_nxt[1]} {inst_Ports1/inst_send_ack/SM_nxt[2]} {inst_Ports1/inst_send_ack/SM_nxt[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {inst_Ports1/RTT_after_fifo[0]} {inst_Ports1/RTT_after_fifo[1]} {inst_Ports1/RTT_after_fifo[2]} {inst_Ports1/RTT_after_fifo[3]} {inst_Ports1/RTT_after_fifo[4]} {inst_Ports1/RTT_after_fifo[5]} {inst_Ports1/RTT_after_fifo[6]} {inst_Ports1/RTT_after_fifo[7]} {inst_Ports1/RTT_after_fifo[8]} {inst_Ports1/RTT_after_fifo[9]} {inst_Ports1/RTT_after_fifo[10]} {inst_Ports1/RTT_after_fifo[11]} {inst_Ports1/RTT_after_fifo[12]} {inst_Ports1/RTT_after_fifo[13]} {inst_Ports1/RTT_after_fifo[14]} {inst_Ports1/RTT_after_fifo[15]} {inst_Ports1/RTT_after_fifo[16]} {inst_Ports1/RTT_after_fifo[17]} {inst_Ports1/RTT_after_fifo[18]} {inst_Ports1/RTT_after_fifo[19]} {inst_Ports1/RTT_after_fifo[20]} {inst_Ports1/RTT_after_fifo[21]} {inst_Ports1/RTT_after_fifo[22]} {inst_Ports1/RTT_after_fifo[23]} {inst_Ports1/RTT_after_fifo[24]} {inst_Ports1/RTT_after_fifo[25]} {inst_Ports1/RTT_after_fifo[26]} {inst_Ports1/RTT_after_fifo[27]} {inst_Ports1/RTT_after_fifo[28]} {inst_Ports1/RTT_after_fifo[29]} {inst_Ports1/RTT_after_fifo[30]} {inst_Ports1/RTT_after_fifo[31]} {inst_Ports1/RTT_after_fifo[32]} {inst_Ports1/RTT_after_fifo[33]} {inst_Ports1/RTT_after_fifo[34]} {inst_Ports1/RTT_after_fifo[35]} {inst_Ports1/RTT_after_fifo[36]} {inst_Ports1/RTT_after_fifo[37]} {inst_Ports1/RTT_after_fifo[38]} {inst_Ports1/RTT_after_fifo[39]} {inst_Ports1/RTT_after_fifo[40]} {inst_Ports1/RTT_after_fifo[41]} {inst_Ports1/RTT_after_fifo[42]} {inst_Ports1/RTT_after_fifo[43]} {inst_Ports1/RTT_after_fifo[44]} {inst_Ports1/RTT_after_fifo[45]} {inst_Ports1/RTT_after_fifo[46]} {inst_Ports1/RTT_after_fifo[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {packet_frame_index_0[0]} {packet_frame_index_0[1]} {packet_frame_index_0[2]} {packet_frame_index_0[3]} {packet_frame_index_0[4]} {packet_frame_index_0[5]} {packet_frame_index_0[6]} {packet_frame_index_0[7]} {packet_frame_index_0[8]} {packet_frame_index_0[9]} {packet_frame_index_0[10]} {packet_frame_index_0[11]} {packet_frame_index_0[12]} {packet_frame_index_0[13]} {packet_frame_index_0[14]} {packet_frame_index_0[15]} {packet_frame_index_0[16]} {packet_frame_index_0[17]} {packet_frame_index_0[18]} {packet_frame_index_0[19]} {packet_frame_index_0[20]} {packet_frame_index_0[21]} {packet_frame_index_0[22]} {packet_frame_index_0[23]} {packet_frame_index_0[24]} {packet_frame_index_0[25]} {packet_frame_index_0[26]} {packet_frame_index_0[27]} {packet_frame_index_0[28]} {packet_frame_index_0[29]} {packet_frame_index_0[30]} {packet_frame_index_0[31]} {packet_frame_index_0[32]} {packet_frame_index_0[33]} {packet_frame_index_0[34]} {packet_frame_index_0[35]} {packet_frame_index_0[36]} {packet_frame_index_0[37]} {packet_frame_index_0[38]} {packet_frame_index_0[39]} {packet_frame_index_0[40]} {packet_frame_index_0[41]} {packet_frame_index_0[42]} {packet_frame_index_0[43]} {packet_frame_index_0[44]} {packet_frame_index_0[45]} {packet_frame_index_0[46]} {packet_frame_index_0[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 64 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {tx_axis_tdata_0[0]} {tx_axis_tdata_0[1]} {tx_axis_tdata_0[2]} {tx_axis_tdata_0[3]} {tx_axis_tdata_0[4]} {tx_axis_tdata_0[5]} {tx_axis_tdata_0[6]} {tx_axis_tdata_0[7]} {tx_axis_tdata_0[8]} {tx_axis_tdata_0[9]} {tx_axis_tdata_0[10]} {tx_axis_tdata_0[11]} {tx_axis_tdata_0[12]} {tx_axis_tdata_0[13]} {tx_axis_tdata_0[14]} {tx_axis_tdata_0[15]} {tx_axis_tdata_0[16]} {tx_axis_tdata_0[17]} {tx_axis_tdata_0[18]} {tx_axis_tdata_0[19]} {tx_axis_tdata_0[20]} {tx_axis_tdata_0[21]} {tx_axis_tdata_0[22]} {tx_axis_tdata_0[23]} {tx_axis_tdata_0[24]} {tx_axis_tdata_0[25]} {tx_axis_tdata_0[26]} {tx_axis_tdata_0[27]} {tx_axis_tdata_0[28]} {tx_axis_tdata_0[29]} {tx_axis_tdata_0[30]} {tx_axis_tdata_0[31]} {tx_axis_tdata_0[32]} {tx_axis_tdata_0[33]} {tx_axis_tdata_0[34]} {tx_axis_tdata_0[35]} {tx_axis_tdata_0[36]} {tx_axis_tdata_0[37]} {tx_axis_tdata_0[38]} {tx_axis_tdata_0[39]} {tx_axis_tdata_0[40]} {tx_axis_tdata_0[41]} {tx_axis_tdata_0[42]} {tx_axis_tdata_0[43]} {tx_axis_tdata_0[44]} {tx_axis_tdata_0[45]} {tx_axis_tdata_0[46]} {tx_axis_tdata_0[47]} {tx_axis_tdata_0[48]} {tx_axis_tdata_0[49]} {tx_axis_tdata_0[50]} {tx_axis_tdata_0[51]} {tx_axis_tdata_0[52]} {tx_axis_tdata_0[53]} {tx_axis_tdata_0[54]} {tx_axis_tdata_0[55]} {tx_axis_tdata_0[56]} {tx_axis_tdata_0[57]} {tx_axis_tdata_0[58]} {tx_axis_tdata_0[59]} {tx_axis_tdata_0[60]} {tx_axis_tdata_0[61]} {tx_axis_tdata_0[62]} {tx_axis_tdata_0[63]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {tx_axis_tkeep_0[0]} {tx_axis_tkeep_0[1]} {tx_axis_tkeep_0[2]} {tx_axis_tkeep_0[3]} {tx_axis_tkeep_0[4]} {tx_axis_tkeep_0[5]} {tx_axis_tkeep_0[6]} {tx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list inst_Ports1/RTT_fifo_rd_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list inst_Ports1/start_ack ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list tx_axis_tlast_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list tx_axis_tready_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list tx_axis_tvalid_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list user_tx_reset_0 ]]
set_property port_width 48 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {inst_Ports_for_CC_port_3/RTT[0]} {inst_Ports_for_CC_port_3/RTT[1]} {inst_Ports_for_CC_port_3/RTT[2]} {inst_Ports_for_CC_port_3/RTT[3]} {inst_Ports_for_CC_port_3/RTT[4]} {inst_Ports_for_CC_port_3/RTT[5]} {inst_Ports_for_CC_port_3/RTT[6]} {inst_Ports_for_CC_port_3/RTT[7]} {inst_Ports_for_CC_port_3/RTT[8]} {inst_Ports_for_CC_port_3/RTT[9]} {inst_Ports_for_CC_port_3/RTT[10]} {inst_Ports_for_CC_port_3/RTT[11]} {inst_Ports_for_CC_port_3/RTT[12]} {inst_Ports_for_CC_port_3/RTT[13]} {inst_Ports_for_CC_port_3/RTT[14]} {inst_Ports_for_CC_port_3/RTT[15]} {inst_Ports_for_CC_port_3/RTT[16]} {inst_Ports_for_CC_port_3/RTT[17]} {inst_Ports_for_CC_port_3/RTT[18]} {inst_Ports_for_CC_port_3/RTT[19]} {inst_Ports_for_CC_port_3/RTT[20]} {inst_Ports_for_CC_port_3/RTT[21]} {inst_Ports_for_CC_port_3/RTT[22]} {inst_Ports_for_CC_port_3/RTT[23]} {inst_Ports_for_CC_port_3/RTT[24]} {inst_Ports_for_CC_port_3/RTT[25]} {inst_Ports_for_CC_port_3/RTT[26]} {inst_Ports_for_CC_port_3/RTT[27]} {inst_Ports_for_CC_port_3/RTT[28]} {inst_Ports_for_CC_port_3/RTT[29]} {inst_Ports_for_CC_port_3/RTT[30]} {inst_Ports_for_CC_port_3/RTT[31]} {inst_Ports_for_CC_port_3/RTT[32]} {inst_Ports_for_CC_port_3/RTT[33]} {inst_Ports_for_CC_port_3/RTT[34]} {inst_Ports_for_CC_port_3/RTT[35]} {inst_Ports_for_CC_port_3/RTT[36]} {inst_Ports_for_CC_port_3/RTT[37]} {inst_Ports_for_CC_port_3/RTT[38]} {inst_Ports_for_CC_port_3/RTT[39]} {inst_Ports_for_CC_port_3/RTT[40]} {inst_Ports_for_CC_port_3/RTT[41]} {inst_Ports_for_CC_port_3/RTT[42]} {inst_Ports_for_CC_port_3/RTT[43]} {inst_Ports_for_CC_port_3/RTT[44]} {inst_Ports_for_CC_port_3/RTT[45]} {inst_Ports_for_CC_port_3/RTT[46]} {inst_Ports_for_CC_port_3/RTT[47]} ]]
create_debug_port u_ila_3 probe
set_property port_width 64 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {rx_axis_tdata_3[0]} {rx_axis_tdata_3[1]} {rx_axis_tdata_3[2]} {rx_axis_tdata_3[3]} {rx_axis_tdata_3[4]} {rx_axis_tdata_3[5]} {rx_axis_tdata_3[6]} {rx_axis_tdata_3[7]} {rx_axis_tdata_3[8]} {rx_axis_tdata_3[9]} {rx_axis_tdata_3[10]} {rx_axis_tdata_3[11]} {rx_axis_tdata_3[12]} {rx_axis_tdata_3[13]} {rx_axis_tdata_3[14]} {rx_axis_tdata_3[15]} {rx_axis_tdata_3[16]} {rx_axis_tdata_3[17]} {rx_axis_tdata_3[18]} {rx_axis_tdata_3[19]} {rx_axis_tdata_3[20]} {rx_axis_tdata_3[21]} {rx_axis_tdata_3[22]} {rx_axis_tdata_3[23]} {rx_axis_tdata_3[24]} {rx_axis_tdata_3[25]} {rx_axis_tdata_3[26]} {rx_axis_tdata_3[27]} {rx_axis_tdata_3[28]} {rx_axis_tdata_3[29]} {rx_axis_tdata_3[30]} {rx_axis_tdata_3[31]} {rx_axis_tdata_3[32]} {rx_axis_tdata_3[33]} {rx_axis_tdata_3[34]} {rx_axis_tdata_3[35]} {rx_axis_tdata_3[36]} {rx_axis_tdata_3[37]} {rx_axis_tdata_3[38]} {rx_axis_tdata_3[39]} {rx_axis_tdata_3[40]} {rx_axis_tdata_3[41]} {rx_axis_tdata_3[42]} {rx_axis_tdata_3[43]} {rx_axis_tdata_3[44]} {rx_axis_tdata_3[45]} {rx_axis_tdata_3[46]} {rx_axis_tdata_3[47]} {rx_axis_tdata_3[48]} {rx_axis_tdata_3[49]} {rx_axis_tdata_3[50]} {rx_axis_tdata_3[51]} {rx_axis_tdata_3[52]} {rx_axis_tdata_3[53]} {rx_axis_tdata_3[54]} {rx_axis_tdata_3[55]} {rx_axis_tdata_3[56]} {rx_axis_tdata_3[57]} {rx_axis_tdata_3[58]} {rx_axis_tdata_3[59]} {rx_axis_tdata_3[60]} {rx_axis_tdata_3[61]} {rx_axis_tdata_3[62]} {rx_axis_tdata_3[63]} ]]
create_debug_port u_ila_3 probe
set_property port_width 8 [get_debug_ports u_ila_3/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {rx_axis_tkeep_3[0]} {rx_axis_tkeep_3[1]} {rx_axis_tkeep_3[2]} {rx_axis_tkeep_3[3]} {rx_axis_tkeep_3[4]} {rx_axis_tkeep_3[5]} {rx_axis_tkeep_3[6]} {rx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_full ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_wr_en ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list rx_axis_tlast_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list rx_axis_tvalid_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list user_rx_reset_3 ]]
set_property port_width 48 [get_debug_ports u_ila_4/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list {inst_Ports1/RTT[0]} {inst_Ports1/RTT[1]} {inst_Ports1/RTT[2]} {inst_Ports1/RTT[3]} {inst_Ports1/RTT[4]} {inst_Ports1/RTT[5]} {inst_Ports1/RTT[6]} {inst_Ports1/RTT[7]} {inst_Ports1/RTT[8]} {inst_Ports1/RTT[9]} {inst_Ports1/RTT[10]} {inst_Ports1/RTT[11]} {inst_Ports1/RTT[12]} {inst_Ports1/RTT[13]} {inst_Ports1/RTT[14]} {inst_Ports1/RTT[15]} {inst_Ports1/RTT[16]} {inst_Ports1/RTT[17]} {inst_Ports1/RTT[18]} {inst_Ports1/RTT[19]} {inst_Ports1/RTT[20]} {inst_Ports1/RTT[21]} {inst_Ports1/RTT[22]} {inst_Ports1/RTT[23]} {inst_Ports1/RTT[24]} {inst_Ports1/RTT[25]} {inst_Ports1/RTT[26]} {inst_Ports1/RTT[27]} {inst_Ports1/RTT[28]} {inst_Ports1/RTT[29]} {inst_Ports1/RTT[30]} {inst_Ports1/RTT[31]} {inst_Ports1/RTT[32]} {inst_Ports1/RTT[33]} {inst_Ports1/RTT[34]} {inst_Ports1/RTT[35]} {inst_Ports1/RTT[36]} {inst_Ports1/RTT[37]} {inst_Ports1/RTT[38]} {inst_Ports1/RTT[39]} {inst_Ports1/RTT[40]} {inst_Ports1/RTT[41]} {inst_Ports1/RTT[42]} {inst_Ports1/RTT[43]} {inst_Ports1/RTT[44]} {inst_Ports1/RTT[45]} {inst_Ports1/RTT[46]} {inst_Ports1/RTT[47]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM[0]} {inst_Ports1/inst_RTT_Measurement/SM[1]} {inst_Ports1/inst_RTT_Measurement/SM[2]} {inst_Ports1/inst_RTT_Measurement/SM[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[0]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[1]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[2]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[3]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[4]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[5]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[6]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[7]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[8]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[9]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[10]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[11]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[12]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[13]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[14]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[15]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[16]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[17]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[18]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[19]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[20]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[21]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[22]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[23]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[24]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[25]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[26]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[27]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[28]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[29]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[30]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[31]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[32]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[33]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[34]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[35]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[36]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[37]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[38]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[39]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[40]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[41]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[42]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[43]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[44]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[45]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[46]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[47]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[48]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[49]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[50]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[51]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[52]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[53]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[54]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[55]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[56]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[57]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[58]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[59]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[60]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[61]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[62]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM_nxt[0]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[1]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[2]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
connect_debug_port u_ila_4/probe4 [get_nets [list {rx_axis_tdata_0[0]} {rx_axis_tdata_0[1]} {rx_axis_tdata_0[2]} {rx_axis_tdata_0[3]} {rx_axis_tdata_0[4]} {rx_axis_tdata_0[5]} {rx_axis_tdata_0[6]} {rx_axis_tdata_0[7]} {rx_axis_tdata_0[8]} {rx_axis_tdata_0[9]} {rx_axis_tdata_0[10]} {rx_axis_tdata_0[11]} {rx_axis_tdata_0[12]} {rx_axis_tdata_0[13]} {rx_axis_tdata_0[14]} {rx_axis_tdata_0[15]} {rx_axis_tdata_0[16]} {rx_axis_tdata_0[17]} {rx_axis_tdata_0[18]} {rx_axis_tdata_0[19]} {rx_axis_tdata_0[20]} {rx_axis_tdata_0[21]} {rx_axis_tdata_0[22]} {rx_axis_tdata_0[23]} {rx_axis_tdata_0[24]} {rx_axis_tdata_0[25]} {rx_axis_tdata_0[26]} {rx_axis_tdata_0[27]} {rx_axis_tdata_0[28]} {rx_axis_tdata_0[29]} {rx_axis_tdata_0[30]} {rx_axis_tdata_0[31]} {rx_axis_tdata_0[32]} {rx_axis_tdata_0[33]} {rx_axis_tdata_0[34]} {rx_axis_tdata_0[35]} {rx_axis_tdata_0[36]} {rx_axis_tdata_0[37]} {rx_axis_tdata_0[38]} {rx_axis_tdata_0[39]} {rx_axis_tdata_0[40]} {rx_axis_tdata_0[41]} {rx_axis_tdata_0[42]} {rx_axis_tdata_0[43]} {rx_axis_tdata_0[44]} {rx_axis_tdata_0[45]} {rx_axis_tdata_0[46]} {rx_axis_tdata_0[47]} {rx_axis_tdata_0[48]} {rx_axis_tdata_0[49]} {rx_axis_tdata_0[50]} {rx_axis_tdata_0[51]} {rx_axis_tdata_0[52]} {rx_axis_tdata_0[53]} {rx_axis_tdata_0[54]} {rx_axis_tdata_0[55]} {rx_axis_tdata_0[56]} {rx_axis_tdata_0[57]} {rx_axis_tdata_0[58]} {rx_axis_tdata_0[59]} {rx_axis_tdata_0[60]} {rx_axis_tdata_0[61]} {rx_axis_tdata_0[62]} {rx_axis_tdata_0[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 8 [get_debug_ports u_ila_4/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
connect_debug_port u_ila_4/probe5 [get_nets [list {rx_axis_tkeep_0[0]} {rx_axis_tkeep_0[1]} {rx_axis_tkeep_0[2]} {rx_axis_tkeep_0[3]} {rx_axis_tkeep_0[4]} {rx_axis_tkeep_0[5]} {rx_axis_tkeep_0[6]} {rx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
connect_debug_port u_ila_4/probe6 [get_nets [list inst_Ports1/RTT_fifo_wr_en ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
connect_debug_port u_ila_4/probe7 [get_nets [list rx_axis_tlast_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
connect_debug_port u_ila_4/probe8 [get_nets [list rx_axis_tvalid_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
connect_debug_port u_ila_4/probe9 [get_nets [list inst_Ports1/inst_RTT_Measurement/rx_tvalid_out ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
connect_debug_port u_ila_4/probe10 [get_nets [list user_rx_reset_0 ]]
set_property port_width 64 [get_debug_ports u_ila_5/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
connect_debug_port u_ila_5/probe0 [get_nets [list {rx_axis_tdata_1[0]} {rx_axis_tdata_1[1]} {rx_axis_tdata_1[2]} {rx_axis_tdata_1[3]} {rx_axis_tdata_1[4]} {rx_axis_tdata_1[5]} {rx_axis_tdata_1[6]} {rx_axis_tdata_1[7]} {rx_axis_tdata_1[8]} {rx_axis_tdata_1[9]} {rx_axis_tdata_1[10]} {rx_axis_tdata_1[11]} {rx_axis_tdata_1[12]} {rx_axis_tdata_1[13]} {rx_axis_tdata_1[14]} {rx_axis_tdata_1[15]} {rx_axis_tdata_1[16]} {rx_axis_tdata_1[17]} {rx_axis_tdata_1[18]} {rx_axis_tdata_1[19]} {rx_axis_tdata_1[20]} {rx_axis_tdata_1[21]} {rx_axis_tdata_1[22]} {rx_axis_tdata_1[23]} {rx_axis_tdata_1[24]} {rx_axis_tdata_1[25]} {rx_axis_tdata_1[26]} {rx_axis_tdata_1[27]} {rx_axis_tdata_1[28]} {rx_axis_tdata_1[29]} {rx_axis_tdata_1[30]} {rx_axis_tdata_1[31]} {rx_axis_tdata_1[32]} {rx_axis_tdata_1[33]} {rx_axis_tdata_1[34]} {rx_axis_tdata_1[35]} {rx_axis_tdata_1[36]} {rx_axis_tdata_1[37]} {rx_axis_tdata_1[38]} {rx_axis_tdata_1[39]} {rx_axis_tdata_1[40]} {rx_axis_tdata_1[41]} {rx_axis_tdata_1[42]} {rx_axis_tdata_1[43]} {rx_axis_tdata_1[44]} {rx_axis_tdata_1[45]} {rx_axis_tdata_1[46]} {rx_axis_tdata_1[47]} {rx_axis_tdata_1[48]} {rx_axis_tdata_1[49]} {rx_axis_tdata_1[50]} {rx_axis_tdata_1[51]} {rx_axis_tdata_1[52]} {rx_axis_tdata_1[53]} {rx_axis_tdata_1[54]} {rx_axis_tdata_1[55]} {rx_axis_tdata_1[56]} {rx_axis_tdata_1[57]} {rx_axis_tdata_1[58]} {rx_axis_tdata_1[59]} {rx_axis_tdata_1[60]} {rx_axis_tdata_1[61]} {rx_axis_tdata_1[62]} {rx_axis_tdata_1[63]} ]]
create_debug_port u_ila_5 probe
set_property port_width 8 [get_debug_ports u_ila_5/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
connect_debug_port u_ila_5/probe1 [get_nets [list {rx_axis_tkeep_1[0]} {rx_axis_tkeep_1[1]} {rx_axis_tkeep_1[2]} {rx_axis_tkeep_1[3]} {rx_axis_tkeep_1[4]} {rx_axis_tkeep_1[5]} {rx_axis_tkeep_1[6]} {rx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
connect_debug_port u_ila_5/probe2 [get_nets [list rx_axis_tlast_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
connect_debug_port u_ila_5/probe3 [get_nets [list rx_axis_tvalid_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
connect_debug_port u_ila_5/probe4 [get_nets [list user_rx_reset_1 ]]
set_property port_width 64 [get_debug_ports u_ila_6/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
connect_debug_port u_ila_6/probe0 [get_nets [list {rx_axis_tdata_2[0]} {rx_axis_tdata_2[1]} {rx_axis_tdata_2[2]} {rx_axis_tdata_2[3]} {rx_axis_tdata_2[4]} {rx_axis_tdata_2[5]} {rx_axis_tdata_2[6]} {rx_axis_tdata_2[7]} {rx_axis_tdata_2[8]} {rx_axis_tdata_2[9]} {rx_axis_tdata_2[10]} {rx_axis_tdata_2[11]} {rx_axis_tdata_2[12]} {rx_axis_tdata_2[13]} {rx_axis_tdata_2[14]} {rx_axis_tdata_2[15]} {rx_axis_tdata_2[16]} {rx_axis_tdata_2[17]} {rx_axis_tdata_2[18]} {rx_axis_tdata_2[19]} {rx_axis_tdata_2[20]} {rx_axis_tdata_2[21]} {rx_axis_tdata_2[22]} {rx_axis_tdata_2[23]} {rx_axis_tdata_2[24]} {rx_axis_tdata_2[25]} {rx_axis_tdata_2[26]} {rx_axis_tdata_2[27]} {rx_axis_tdata_2[28]} {rx_axis_tdata_2[29]} {rx_axis_tdata_2[30]} {rx_axis_tdata_2[31]} {rx_axis_tdata_2[32]} {rx_axis_tdata_2[33]} {rx_axis_tdata_2[34]} {rx_axis_tdata_2[35]} {rx_axis_tdata_2[36]} {rx_axis_tdata_2[37]} {rx_axis_tdata_2[38]} {rx_axis_tdata_2[39]} {rx_axis_tdata_2[40]} {rx_axis_tdata_2[41]} {rx_axis_tdata_2[42]} {rx_axis_tdata_2[43]} {rx_axis_tdata_2[44]} {rx_axis_tdata_2[45]} {rx_axis_tdata_2[46]} {rx_axis_tdata_2[47]} {rx_axis_tdata_2[48]} {rx_axis_tdata_2[49]} {rx_axis_tdata_2[50]} {rx_axis_tdata_2[51]} {rx_axis_tdata_2[52]} {rx_axis_tdata_2[53]} {rx_axis_tdata_2[54]} {rx_axis_tdata_2[55]} {rx_axis_tdata_2[56]} {rx_axis_tdata_2[57]} {rx_axis_tdata_2[58]} {rx_axis_tdata_2[59]} {rx_axis_tdata_2[60]} {rx_axis_tdata_2[61]} {rx_axis_tdata_2[62]} {rx_axis_tdata_2[63]} ]]
create_debug_port u_ila_6 probe
set_property port_width 8 [get_debug_ports u_ila_6/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
connect_debug_port u_ila_6/probe1 [get_nets [list {rx_axis_tkeep_2[0]} {rx_axis_tkeep_2[1]} {rx_axis_tkeep_2[2]} {rx_axis_tkeep_2[3]} {rx_axis_tkeep_2[4]} {rx_axis_tkeep_2[5]} {rx_axis_tkeep_2[6]} {rx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
connect_debug_port u_ila_6/probe2 [get_nets [list rx_axis_tlast_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
connect_debug_port u_ila_6/probe3 [get_nets [list rx_axis_tvalid_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe4]
connect_debug_port u_ila_6/probe4 [get_nets [list user_rx_reset_2 ]]
set_property port_width 64 [get_debug_ports u_ila_7/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
connect_debug_port u_ila_7/probe0 [get_nets [list {tx_axis_tdata_1[0]} {tx_axis_tdata_1[1]} {tx_axis_tdata_1[2]} {tx_axis_tdata_1[3]} {tx_axis_tdata_1[4]} {tx_axis_tdata_1[5]} {tx_axis_tdata_1[6]} {tx_axis_tdata_1[7]} {tx_axis_tdata_1[8]} {tx_axis_tdata_1[9]} {tx_axis_tdata_1[10]} {tx_axis_tdata_1[11]} {tx_axis_tdata_1[12]} {tx_axis_tdata_1[13]} {tx_axis_tdata_1[14]} {tx_axis_tdata_1[15]} {tx_axis_tdata_1[16]} {tx_axis_tdata_1[17]} {tx_axis_tdata_1[18]} {tx_axis_tdata_1[19]} {tx_axis_tdata_1[20]} {tx_axis_tdata_1[21]} {tx_axis_tdata_1[22]} {tx_axis_tdata_1[23]} {tx_axis_tdata_1[24]} {tx_axis_tdata_1[25]} {tx_axis_tdata_1[26]} {tx_axis_tdata_1[27]} {tx_axis_tdata_1[28]} {tx_axis_tdata_1[29]} {tx_axis_tdata_1[30]} {tx_axis_tdata_1[31]} {tx_axis_tdata_1[32]} {tx_axis_tdata_1[33]} {tx_axis_tdata_1[34]} {tx_axis_tdata_1[35]} {tx_axis_tdata_1[36]} {tx_axis_tdata_1[37]} {tx_axis_tdata_1[38]} {tx_axis_tdata_1[39]} {tx_axis_tdata_1[40]} {tx_axis_tdata_1[41]} {tx_axis_tdata_1[42]} {tx_axis_tdata_1[43]} {tx_axis_tdata_1[44]} {tx_axis_tdata_1[45]} {tx_axis_tdata_1[46]} {tx_axis_tdata_1[47]} {tx_axis_tdata_1[48]} {tx_axis_tdata_1[49]} {tx_axis_tdata_1[50]} {tx_axis_tdata_1[51]} {tx_axis_tdata_1[52]} {tx_axis_tdata_1[53]} {tx_axis_tdata_1[54]} {tx_axis_tdata_1[55]} {tx_axis_tdata_1[56]} {tx_axis_tdata_1[57]} {tx_axis_tdata_1[58]} {tx_axis_tdata_1[59]} {tx_axis_tdata_1[60]} {tx_axis_tdata_1[61]} {tx_axis_tdata_1[62]} {tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_7 probe
set_property port_width 8 [get_debug_ports u_ila_7/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
connect_debug_port u_ila_7/probe1 [get_nets [list {tx_axis_tkeep_1[0]} {tx_axis_tkeep_1[1]} {tx_axis_tkeep_1[2]} {tx_axis_tkeep_1[3]} {tx_axis_tkeep_1[4]} {tx_axis_tkeep_1[5]} {tx_axis_tkeep_1[6]} {tx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
connect_debug_port u_ila_7/probe2 [get_nets [list tx_axis_tlast_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
connect_debug_port u_ila_7/probe3 [get_nets [list tx_axis_tready_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe4]
connect_debug_port u_ila_7/probe4 [get_nets [list tx_axis_tvalid_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe5]
connect_debug_port u_ila_7/probe5 [get_nets [list user_tx_reset_1 ]]
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2636.090 ; gain = 0.000
[Thu Apr 15 14:48:55 2021] Launched impl_3...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.090 ; gain = 10.078
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1_copy_2' is stale and will not be used when launching 'impl_3'
[Thu Apr 15 14:51:58 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Thu Apr 15 14:51:59 2021] Launched impl_3...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/impl_3/runme.log
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1_copy_2' is stale and will not be used when launching 'impl_3'
[Thu Apr 15 14:56:30 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Thu Apr 15 14:56:30 2021] Launched impl_3...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/impl_3/runme.log
reset_run synth_1_copy_2
launch_runs synth_1_copy_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
[Thu Apr 15 15:38:10 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2636.090 ; gain = 0.000
open_run synth_1_copy_2 -name synth_1_copy_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'inst_Ports1/fifo_generator_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/C_Rate'
INFO: [Project 1-454] Reading design checkpoint 'd:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.dcp' for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 963 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Parsing XDC File [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[4]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[5]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[6]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[7]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[8]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[9]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[10]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[11]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[12]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[13]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[14]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[15]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[16]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[17]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[18]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[19]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[20]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[21]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[22]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[23]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[24]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[25]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[26]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[27]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[28]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[29]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[30]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[31]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[32]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[33]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[34]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[35]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[36]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[37]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[38]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[39]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[40]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[41]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[42]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[43]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[44]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[45]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[46]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'cnt_send_number[47]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'start_send_data'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/SM[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[0]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[1]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[2]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[3]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[4]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[5]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[6]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[7]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[8]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[9]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[10]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[11]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[12]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[13]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[14]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[15]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[16]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[17]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[18]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[19]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[20]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[21]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[22]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[23]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[24]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[25]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[26]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[27]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[28]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[29]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[30]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[31]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[32]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[33]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[34]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[35]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[36]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[37]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[38]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[39]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[40]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[41]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[42]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[43]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[44]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[45]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'inst_send_data/tx_axis_tdata_1[46]'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:174]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:175]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:177]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:178]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:179]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:180]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:182]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc:643]
Finished Parsing XDC File [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/imports/xxv_ethernet_0_example_top.xdc]
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_MAC/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports1/fifo_generator_for_RTT/U0'
Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
Finished Parsing XDC File [d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'inst_Ports_for_CC_port_3/fifo_generator_for_RTT/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 56 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2636.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 88 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2653.277 ; gain = 17.188
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 u_ila_4 u_ila_5 u_ila_6 u_ila_7 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
create_debug_core u_ila_4 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
create_debug_core u_ila_5 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
create_debug_core u_ila_6 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
create_debug_core u_ila_7 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
connect_debug_port u_ila_0/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_1/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_2/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_3/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_4/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_5/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1 ]]
connect_debug_port u_ila_6/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_7/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1 ]]
set_property port_width 48 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cnt_send_number_2[0]} {cnt_send_number_2[1]} {cnt_send_number_2[2]} {cnt_send_number_2[3]} {cnt_send_number_2[4]} {cnt_send_number_2[5]} {cnt_send_number_2[6]} {cnt_send_number_2[7]} {cnt_send_number_2[8]} {cnt_send_number_2[9]} {cnt_send_number_2[10]} {cnt_send_number_2[11]} {cnt_send_number_2[12]} {cnt_send_number_2[13]} {cnt_send_number_2[14]} {cnt_send_number_2[15]} {cnt_send_number_2[16]} {cnt_send_number_2[17]} {cnt_send_number_2[18]} {cnt_send_number_2[19]} {cnt_send_number_2[20]} {cnt_send_number_2[21]} {cnt_send_number_2[22]} {cnt_send_number_2[23]} {cnt_send_number_2[24]} {cnt_send_number_2[25]} {cnt_send_number_2[26]} {cnt_send_number_2[27]} {cnt_send_number_2[28]} {cnt_send_number_2[29]} {cnt_send_number_2[30]} {cnt_send_number_2[31]} {cnt_send_number_2[32]} {cnt_send_number_2[33]} {cnt_send_number_2[34]} {cnt_send_number_2[35]} {cnt_send_number_2[36]} {cnt_send_number_2[37]} {cnt_send_number_2[38]} {cnt_send_number_2[39]} {cnt_send_number_2[40]} {cnt_send_number_2[41]} {cnt_send_number_2[42]} {cnt_send_number_2[43]} {cnt_send_number_2[44]} {cnt_send_number_2[45]} {cnt_send_number_2[46]} {cnt_send_number_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {packet_frame_index_2[0]} {packet_frame_index_2[1]} {packet_frame_index_2[2]} {packet_frame_index_2[3]} {packet_frame_index_2[4]} {packet_frame_index_2[5]} {packet_frame_index_2[6]} {packet_frame_index_2[7]} {packet_frame_index_2[8]} {packet_frame_index_2[9]} {packet_frame_index_2[10]} {packet_frame_index_2[11]} {packet_frame_index_2[12]} {packet_frame_index_2[13]} {packet_frame_index_2[14]} {packet_frame_index_2[15]} {packet_frame_index_2[16]} {packet_frame_index_2[17]} {packet_frame_index_2[18]} {packet_frame_index_2[19]} {packet_frame_index_2[20]} {packet_frame_index_2[21]} {packet_frame_index_2[22]} {packet_frame_index_2[23]} {packet_frame_index_2[24]} {packet_frame_index_2[25]} {packet_frame_index_2[26]} {packet_frame_index_2[27]} {packet_frame_index_2[28]} {packet_frame_index_2[29]} {packet_frame_index_2[30]} {packet_frame_index_2[31]} {packet_frame_index_2[32]} {packet_frame_index_2[33]} {packet_frame_index_2[34]} {packet_frame_index_2[35]} {packet_frame_index_2[36]} {packet_frame_index_2[37]} {packet_frame_index_2[38]} {packet_frame_index_2[39]} {packet_frame_index_2[40]} {packet_frame_index_2[41]} {packet_frame_index_2[42]} {packet_frame_index_2[43]} {packet_frame_index_2[44]} {packet_frame_index_2[45]} {packet_frame_index_2[46]} {packet_frame_index_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wait_cnt_2[0]} {wait_cnt_2[1]} {wait_cnt_2[2]} {wait_cnt_2[3]} {wait_cnt_2[4]} {wait_cnt_2[5]} {wait_cnt_2[6]} {wait_cnt_2[7]} {wait_cnt_2[8]} {wait_cnt_2[9]} {wait_cnt_2[10]} {wait_cnt_2[11]} {wait_cnt_2[12]} {wait_cnt_2[13]} {wait_cnt_2[14]} {wait_cnt_2[15]} {wait_cnt_2[16]} {wait_cnt_2[17]} {wait_cnt_2[18]} {wait_cnt_2[19]} {wait_cnt_2[20]} {wait_cnt_2[21]} {wait_cnt_2[22]} {wait_cnt_2[23]} {wait_cnt_2[24]} {wait_cnt_2[25]} {wait_cnt_2[26]} {wait_cnt_2[27]} {wait_cnt_2[28]} {wait_cnt_2[29]} {wait_cnt_2[30]} {wait_cnt_2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tx_axis_tdata_2[0]} {tx_axis_tdata_2[1]} {tx_axis_tdata_2[2]} {tx_axis_tdata_2[3]} {tx_axis_tdata_2[4]} {tx_axis_tdata_2[5]} {tx_axis_tdata_2[6]} {tx_axis_tdata_2[7]} {tx_axis_tdata_2[8]} {tx_axis_tdata_2[9]} {tx_axis_tdata_2[10]} {tx_axis_tdata_2[11]} {tx_axis_tdata_2[12]} {tx_axis_tdata_2[13]} {tx_axis_tdata_2[14]} {tx_axis_tdata_2[15]} {tx_axis_tdata_2[16]} {tx_axis_tdata_2[17]} {tx_axis_tdata_2[18]} {tx_axis_tdata_2[19]} {tx_axis_tdata_2[20]} {tx_axis_tdata_2[21]} {tx_axis_tdata_2[22]} {tx_axis_tdata_2[23]} {tx_axis_tdata_2[24]} {tx_axis_tdata_2[25]} {tx_axis_tdata_2[26]} {tx_axis_tdata_2[27]} {tx_axis_tdata_2[28]} {tx_axis_tdata_2[29]} {tx_axis_tdata_2[30]} {tx_axis_tdata_2[31]} {tx_axis_tdata_2[32]} {tx_axis_tdata_2[33]} {tx_axis_tdata_2[34]} {tx_axis_tdata_2[35]} {tx_axis_tdata_2[36]} {tx_axis_tdata_2[37]} {tx_axis_tdata_2[38]} {tx_axis_tdata_2[39]} {tx_axis_tdata_2[40]} {tx_axis_tdata_2[41]} {tx_axis_tdata_2[42]} {tx_axis_tdata_2[43]} {tx_axis_tdata_2[44]} {tx_axis_tdata_2[45]} {tx_axis_tdata_2[46]} {tx_axis_tdata_2[47]} {tx_axis_tdata_2[48]} {tx_axis_tdata_2[49]} {tx_axis_tdata_2[50]} {tx_axis_tdata_2[51]} {tx_axis_tdata_2[52]} {tx_axis_tdata_2[53]} {tx_axis_tdata_2[54]} {tx_axis_tdata_2[55]} {tx_axis_tdata_2[56]} {tx_axis_tdata_2[57]} {tx_axis_tdata_2[58]} {tx_axis_tdata_2[59]} {tx_axis_tdata_2[60]} {tx_axis_tdata_2[61]} {tx_axis_tdata_2[62]} {tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tx_axis_tkeep_2[0]} {tx_axis_tkeep_2[1]} {tx_axis_tkeep_2[2]} {tx_axis_tkeep_2[3]} {tx_axis_tkeep_2[4]} {tx_axis_tkeep_2[5]} {tx_axis_tkeep_2[6]} {tx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_send_data_2/SM[0]} {inst_send_data_2/SM[1]} {inst_send_data_2/SM[2]} {inst_send_data_2/SM[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_send_data_2/SM_nxt[0]} {inst_send_data_2/SM_nxt[1]} {inst_send_data_2/SM_nxt[2]} {inst_send_data_2/SM_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {inst_send_data_2/tx_axis_tdata_1[0]} {inst_send_data_2/tx_axis_tdata_1[1]} {inst_send_data_2/tx_axis_tdata_1[2]} {inst_send_data_2/tx_axis_tdata_1[3]} {inst_send_data_2/tx_axis_tdata_1[4]} {inst_send_data_2/tx_axis_tdata_1[5]} {inst_send_data_2/tx_axis_tdata_1[6]} {inst_send_data_2/tx_axis_tdata_1[7]} {inst_send_data_2/tx_axis_tdata_1[8]} {inst_send_data_2/tx_axis_tdata_1[9]} {inst_send_data_2/tx_axis_tdata_1[10]} {inst_send_data_2/tx_axis_tdata_1[11]} {inst_send_data_2/tx_axis_tdata_1[12]} {inst_send_data_2/tx_axis_tdata_1[13]} {inst_send_data_2/tx_axis_tdata_1[14]} {inst_send_data_2/tx_axis_tdata_1[15]} {inst_send_data_2/tx_axis_tdata_1[16]} {inst_send_data_2/tx_axis_tdata_1[17]} {inst_send_data_2/tx_axis_tdata_1[18]} {inst_send_data_2/tx_axis_tdata_1[19]} {inst_send_data_2/tx_axis_tdata_1[20]} {inst_send_data_2/tx_axis_tdata_1[21]} {inst_send_data_2/tx_axis_tdata_1[22]} {inst_send_data_2/tx_axis_tdata_1[23]} {inst_send_data_2/tx_axis_tdata_1[24]} {inst_send_data_2/tx_axis_tdata_1[25]} {inst_send_data_2/tx_axis_tdata_1[26]} {inst_send_data_2/tx_axis_tdata_1[27]} {inst_send_data_2/tx_axis_tdata_1[28]} {inst_send_data_2/tx_axis_tdata_1[29]} {inst_send_data_2/tx_axis_tdata_1[30]} {inst_send_data_2/tx_axis_tdata_1[31]} {inst_send_data_2/tx_axis_tdata_1[32]} {inst_send_data_2/tx_axis_tdata_1[33]} {inst_send_data_2/tx_axis_tdata_1[34]} {inst_send_data_2/tx_axis_tdata_1[35]} {inst_send_data_2/tx_axis_tdata_1[36]} {inst_send_data_2/tx_axis_tdata_1[37]} {inst_send_data_2/tx_axis_tdata_1[38]} {inst_send_data_2/tx_axis_tdata_1[39]} {inst_send_data_2/tx_axis_tdata_1[40]} {inst_send_data_2/tx_axis_tdata_1[41]} {inst_send_data_2/tx_axis_tdata_1[42]} {inst_send_data_2/tx_axis_tdata_1[43]} {inst_send_data_2/tx_axis_tdata_1[44]} {inst_send_data_2/tx_axis_tdata_1[45]} {inst_send_data_2/tx_axis_tdata_1[46]} {inst_send_data_2/tx_axis_tdata_1[47]} {inst_send_data_2/tx_axis_tdata_1[48]} {inst_send_data_2/tx_axis_tdata_1[49]} {inst_send_data_2/tx_axis_tdata_1[50]} {inst_send_data_2/tx_axis_tdata_1[51]} {inst_send_data_2/tx_axis_tdata_1[52]} {inst_send_data_2/tx_axis_tdata_1[53]} {inst_send_data_2/tx_axis_tdata_1[54]} {inst_send_data_2/tx_axis_tdata_1[55]} {inst_send_data_2/tx_axis_tdata_1[56]} {inst_send_data_2/tx_axis_tdata_1[57]} {inst_send_data_2/tx_axis_tdata_1[58]} {inst_send_data_2/tx_axis_tdata_1[59]} {inst_send_data_2/tx_axis_tdata_1[60]} {inst_send_data_2/tx_axis_tdata_1[61]} {inst_send_data_2/tx_axis_tdata_1[62]} {inst_send_data_2/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {inst_send_data_2/tx_axis_tdata_2[0]} {inst_send_data_2/tx_axis_tdata_2[1]} {inst_send_data_2/tx_axis_tdata_2[2]} {inst_send_data_2/tx_axis_tdata_2[3]} {inst_send_data_2/tx_axis_tdata_2[4]} {inst_send_data_2/tx_axis_tdata_2[5]} {inst_send_data_2/tx_axis_tdata_2[6]} {inst_send_data_2/tx_axis_tdata_2[7]} {inst_send_data_2/tx_axis_tdata_2[8]} {inst_send_data_2/tx_axis_tdata_2[9]} {inst_send_data_2/tx_axis_tdata_2[10]} {inst_send_data_2/tx_axis_tdata_2[11]} {inst_send_data_2/tx_axis_tdata_2[12]} {inst_send_data_2/tx_axis_tdata_2[13]} {inst_send_data_2/tx_axis_tdata_2[14]} {inst_send_data_2/tx_axis_tdata_2[15]} {inst_send_data_2/tx_axis_tdata_2[16]} {inst_send_data_2/tx_axis_tdata_2[17]} {inst_send_data_2/tx_axis_tdata_2[18]} {inst_send_data_2/tx_axis_tdata_2[19]} {inst_send_data_2/tx_axis_tdata_2[20]} {inst_send_data_2/tx_axis_tdata_2[21]} {inst_send_data_2/tx_axis_tdata_2[22]} {inst_send_data_2/tx_axis_tdata_2[23]} {inst_send_data_2/tx_axis_tdata_2[24]} {inst_send_data_2/tx_axis_tdata_2[25]} {inst_send_data_2/tx_axis_tdata_2[26]} {inst_send_data_2/tx_axis_tdata_2[27]} {inst_send_data_2/tx_axis_tdata_2[28]} {inst_send_data_2/tx_axis_tdata_2[29]} {inst_send_data_2/tx_axis_tdata_2[30]} {inst_send_data_2/tx_axis_tdata_2[31]} {inst_send_data_2/tx_axis_tdata_2[32]} {inst_send_data_2/tx_axis_tdata_2[33]} {inst_send_data_2/tx_axis_tdata_2[34]} {inst_send_data_2/tx_axis_tdata_2[35]} {inst_send_data_2/tx_axis_tdata_2[36]} {inst_send_data_2/tx_axis_tdata_2[37]} {inst_send_data_2/tx_axis_tdata_2[38]} {inst_send_data_2/tx_axis_tdata_2[39]} {inst_send_data_2/tx_axis_tdata_2[40]} {inst_send_data_2/tx_axis_tdata_2[41]} {inst_send_data_2/tx_axis_tdata_2[42]} {inst_send_data_2/tx_axis_tdata_2[43]} {inst_send_data_2/tx_axis_tdata_2[44]} {inst_send_data_2/tx_axis_tdata_2[45]} {inst_send_data_2/tx_axis_tdata_2[46]} {inst_send_data_2/tx_axis_tdata_2[47]} {inst_send_data_2/tx_axis_tdata_2[48]} {inst_send_data_2/tx_axis_tdata_2[49]} {inst_send_data_2/tx_axis_tdata_2[50]} {inst_send_data_2/tx_axis_tdata_2[51]} {inst_send_data_2/tx_axis_tdata_2[52]} {inst_send_data_2/tx_axis_tdata_2[53]} {inst_send_data_2/tx_axis_tdata_2[54]} {inst_send_data_2/tx_axis_tdata_2[55]} {inst_send_data_2/tx_axis_tdata_2[56]} {inst_send_data_2/tx_axis_tdata_2[57]} {inst_send_data_2/tx_axis_tdata_2[58]} {inst_send_data_2/tx_axis_tdata_2[59]} {inst_send_data_2/tx_axis_tdata_2[60]} {inst_send_data_2/tx_axis_tdata_2[61]} {inst_send_data_2/tx_axis_tdata_2[62]} {inst_send_data_2/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list start_send_data_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tx_axis_tlast_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list tx_axis_tready_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list inst_send_data_2/tx_axis_tready_this_code ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list tx_axis_tvalid_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list user_tx_reset_2 ]]
set_property port_width 48 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {cnt_send_number_3[0]} {cnt_send_number_3[1]} {cnt_send_number_3[2]} {cnt_send_number_3[3]} {cnt_send_number_3[4]} {cnt_send_number_3[5]} {cnt_send_number_3[6]} {cnt_send_number_3[7]} {cnt_send_number_3[8]} {cnt_send_number_3[9]} {cnt_send_number_3[10]} {cnt_send_number_3[11]} {cnt_send_number_3[12]} {cnt_send_number_3[13]} {cnt_send_number_3[14]} {cnt_send_number_3[15]} {cnt_send_number_3[16]} {cnt_send_number_3[17]} {cnt_send_number_3[18]} {cnt_send_number_3[19]} {cnt_send_number_3[20]} {cnt_send_number_3[21]} {cnt_send_number_3[22]} {cnt_send_number_3[23]} {cnt_send_number_3[24]} {cnt_send_number_3[25]} {cnt_send_number_3[26]} {cnt_send_number_3[27]} {cnt_send_number_3[28]} {cnt_send_number_3[29]} {cnt_send_number_3[30]} {cnt_send_number_3[31]} {cnt_send_number_3[32]} {cnt_send_number_3[33]} {cnt_send_number_3[34]} {cnt_send_number_3[35]} {cnt_send_number_3[36]} {cnt_send_number_3[37]} {cnt_send_number_3[38]} {cnt_send_number_3[39]} {cnt_send_number_3[40]} {cnt_send_number_3[41]} {cnt_send_number_3[42]} {cnt_send_number_3[43]} {cnt_send_number_3[44]} {cnt_send_number_3[45]} {cnt_send_number_3[46]} {cnt_send_number_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {packet_frame_index_3[0]} {packet_frame_index_3[1]} {packet_frame_index_3[2]} {packet_frame_index_3[3]} {packet_frame_index_3[4]} {packet_frame_index_3[5]} {packet_frame_index_3[6]} {packet_frame_index_3[7]} {packet_frame_index_3[8]} {packet_frame_index_3[9]} {packet_frame_index_3[10]} {packet_frame_index_3[11]} {packet_frame_index_3[12]} {packet_frame_index_3[13]} {packet_frame_index_3[14]} {packet_frame_index_3[15]} {packet_frame_index_3[16]} {packet_frame_index_3[17]} {packet_frame_index_3[18]} {packet_frame_index_3[19]} {packet_frame_index_3[20]} {packet_frame_index_3[21]} {packet_frame_index_3[22]} {packet_frame_index_3[23]} {packet_frame_index_3[24]} {packet_frame_index_3[25]} {packet_frame_index_3[26]} {packet_frame_index_3[27]} {packet_frame_index_3[28]} {packet_frame_index_3[29]} {packet_frame_index_3[30]} {packet_frame_index_3[31]} {packet_frame_index_3[32]} {packet_frame_index_3[33]} {packet_frame_index_3[34]} {packet_frame_index_3[35]} {packet_frame_index_3[36]} {packet_frame_index_3[37]} {packet_frame_index_3[38]} {packet_frame_index_3[39]} {packet_frame_index_3[40]} {packet_frame_index_3[41]} {packet_frame_index_3[42]} {packet_frame_index_3[43]} {packet_frame_index_3[44]} {packet_frame_index_3[45]} {packet_frame_index_3[46]} {packet_frame_index_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {wait_cnt_3[0]} {wait_cnt_3[1]} {wait_cnt_3[2]} {wait_cnt_3[3]} {wait_cnt_3[4]} {wait_cnt_3[5]} {wait_cnt_3[6]} {wait_cnt_3[7]} {wait_cnt_3[8]} {wait_cnt_3[9]} {wait_cnt_3[10]} {wait_cnt_3[11]} {wait_cnt_3[12]} {wait_cnt_3[13]} {wait_cnt_3[14]} {wait_cnt_3[15]} {wait_cnt_3[16]} {wait_cnt_3[17]} {wait_cnt_3[18]} {wait_cnt_3[19]} {wait_cnt_3[20]} {wait_cnt_3[21]} {wait_cnt_3[22]} {wait_cnt_3[23]} {wait_cnt_3[24]} {wait_cnt_3[25]} {wait_cnt_3[26]} {wait_cnt_3[27]} {wait_cnt_3[28]} {wait_cnt_3[29]} {wait_cnt_3[30]} {wait_cnt_3[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {tx_axis_tkeep_3[0]} {tx_axis_tkeep_3[1]} {tx_axis_tkeep_3[2]} {tx_axis_tkeep_3[3]} {tx_axis_tkeep_3[4]} {tx_axis_tkeep_3[5]} {tx_axis_tkeep_3[6]} {tx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {tx_axis_tdata_3[0]} {tx_axis_tdata_3[1]} {tx_axis_tdata_3[2]} {tx_axis_tdata_3[3]} {tx_axis_tdata_3[4]} {tx_axis_tdata_3[5]} {tx_axis_tdata_3[6]} {tx_axis_tdata_3[7]} {tx_axis_tdata_3[8]} {tx_axis_tdata_3[9]} {tx_axis_tdata_3[10]} {tx_axis_tdata_3[11]} {tx_axis_tdata_3[12]} {tx_axis_tdata_3[13]} {tx_axis_tdata_3[14]} {tx_axis_tdata_3[15]} {tx_axis_tdata_3[16]} {tx_axis_tdata_3[17]} {tx_axis_tdata_3[18]} {tx_axis_tdata_3[19]} {tx_axis_tdata_3[20]} {tx_axis_tdata_3[21]} {tx_axis_tdata_3[22]} {tx_axis_tdata_3[23]} {tx_axis_tdata_3[24]} {tx_axis_tdata_3[25]} {tx_axis_tdata_3[26]} {tx_axis_tdata_3[27]} {tx_axis_tdata_3[28]} {tx_axis_tdata_3[29]} {tx_axis_tdata_3[30]} {tx_axis_tdata_3[31]} {tx_axis_tdata_3[32]} {tx_axis_tdata_3[33]} {tx_axis_tdata_3[34]} {tx_axis_tdata_3[35]} {tx_axis_tdata_3[36]} {tx_axis_tdata_3[37]} {tx_axis_tdata_3[38]} {tx_axis_tdata_3[39]} {tx_axis_tdata_3[40]} {tx_axis_tdata_3[41]} {tx_axis_tdata_3[42]} {tx_axis_tdata_3[43]} {tx_axis_tdata_3[44]} {tx_axis_tdata_3[45]} {tx_axis_tdata_3[46]} {tx_axis_tdata_3[47]} {tx_axis_tdata_3[48]} {tx_axis_tdata_3[49]} {tx_axis_tdata_3[50]} {tx_axis_tdata_3[51]} {tx_axis_tdata_3[52]} {tx_axis_tdata_3[53]} {tx_axis_tdata_3[54]} {tx_axis_tdata_3[55]} {tx_axis_tdata_3[56]} {tx_axis_tdata_3[57]} {tx_axis_tdata_3[58]} {tx_axis_tdata_3[59]} {tx_axis_tdata_3[60]} {tx_axis_tdata_3[61]} {tx_axis_tdata_3[62]} {tx_axis_tdata_3[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_Rate/state[0]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[1]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[2]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {inst_Ports_for_CC_port_3/m_cWnd[0]} {inst_Ports_for_CC_port_3/m_cWnd[1]} {inst_Ports_for_CC_port_3/m_cWnd[2]} {inst_Ports_for_CC_port_3/m_cWnd[3]} {inst_Ports_for_CC_port_3/m_cWnd[4]} {inst_Ports_for_CC_port_3/m_cWnd[5]} {inst_Ports_for_CC_port_3/m_cWnd[6]} {inst_Ports_for_CC_port_3/m_cWnd[7]} {inst_Ports_for_CC_port_3/m_cWnd[8]} {inst_Ports_for_CC_port_3/m_cWnd[9]} {inst_Ports_for_CC_port_3/m_cWnd[10]} {inst_Ports_for_CC_port_3/m_cWnd[11]} {inst_Ports_for_CC_port_3/m_cWnd[12]} {inst_Ports_for_CC_port_3/m_cWnd[13]} {inst_Ports_for_CC_port_3/m_cWnd[14]} {inst_Ports_for_CC_port_3/m_cWnd[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {inst_Ports_for_CC_port_3/RTT_after_fifo[0]} {inst_Ports_for_CC_port_3/RTT_after_fifo[1]} {inst_Ports_for_CC_port_3/RTT_after_fifo[2]} {inst_Ports_for_CC_port_3/RTT_after_fifo[3]} {inst_Ports_for_CC_port_3/RTT_after_fifo[4]} {inst_Ports_for_CC_port_3/RTT_after_fifo[5]} {inst_Ports_for_CC_port_3/RTT_after_fifo[6]} {inst_Ports_for_CC_port_3/RTT_after_fifo[7]} {inst_Ports_for_CC_port_3/RTT_after_fifo[8]} {inst_Ports_for_CC_port_3/RTT_after_fifo[9]} {inst_Ports_for_CC_port_3/RTT_after_fifo[10]} {inst_Ports_for_CC_port_3/RTT_after_fifo[11]} {inst_Ports_for_CC_port_3/RTT_after_fifo[12]} {inst_Ports_for_CC_port_3/RTT_after_fifo[13]} {inst_Ports_for_CC_port_3/RTT_after_fifo[14]} {inst_Ports_for_CC_port_3/RTT_after_fifo[15]} {inst_Ports_for_CC_port_3/RTT_after_fifo[16]} {inst_Ports_for_CC_port_3/RTT_after_fifo[17]} {inst_Ports_for_CC_port_3/RTT_after_fifo[18]} {inst_Ports_for_CC_port_3/RTT_after_fifo[19]} {inst_Ports_for_CC_port_3/RTT_after_fifo[20]} {inst_Ports_for_CC_port_3/RTT_after_fifo[21]} {inst_Ports_for_CC_port_3/RTT_after_fifo[22]} {inst_Ports_for_CC_port_3/RTT_after_fifo[23]} {inst_Ports_for_CC_port_3/RTT_after_fifo[24]} {inst_Ports_for_CC_port_3/RTT_after_fifo[25]} {inst_Ports_for_CC_port_3/RTT_after_fifo[26]} {inst_Ports_for_CC_port_3/RTT_after_fifo[27]} {inst_Ports_for_CC_port_3/RTT_after_fifo[28]} {inst_Ports_for_CC_port_3/RTT_after_fifo[29]} {inst_Ports_for_CC_port_3/RTT_after_fifo[30]} {inst_Ports_for_CC_port_3/RTT_after_fifo[31]} {inst_Ports_for_CC_port_3/RTT_after_fifo[32]} {inst_Ports_for_CC_port_3/RTT_after_fifo[33]} {inst_Ports_for_CC_port_3/RTT_after_fifo[34]} {inst_Ports_for_CC_port_3/RTT_after_fifo[35]} {inst_Ports_for_CC_port_3/RTT_after_fifo[36]} {inst_Ports_for_CC_port_3/RTT_after_fifo[37]} {inst_Ports_for_CC_port_3/RTT_after_fifo[38]} {inst_Ports_for_CC_port_3/RTT_after_fifo[39]} {inst_Ports_for_CC_port_3/RTT_after_fifo[40]} {inst_Ports_for_CC_port_3/RTT_after_fifo[41]} {inst_Ports_for_CC_port_3/RTT_after_fifo[42]} {inst_Ports_for_CC_port_3/RTT_after_fifo[43]} {inst_Ports_for_CC_port_3/RTT_after_fifo[44]} {inst_Ports_for_CC_port_3/RTT_after_fifo[45]} {inst_Ports_for_CC_port_3/RTT_after_fifo[46]} {inst_Ports_for_CC_port_3/RTT_after_fifo[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {inst_Ports_for_CC_port_3/Rate[0]} {inst_Ports_for_CC_port_3/Rate[1]} {inst_Ports_for_CC_port_3/Rate[2]} {inst_Ports_for_CC_port_3/Rate[3]} {inst_Ports_for_CC_port_3/Rate[4]} {inst_Ports_for_CC_port_3/Rate[5]} {inst_Ports_for_CC_port_3/Rate[6]} {inst_Ports_for_CC_port_3/Rate[7]} {inst_Ports_for_CC_port_3/Rate[8]} {inst_Ports_for_CC_port_3/Rate[9]} {inst_Ports_for_CC_port_3/Rate[10]} {inst_Ports_for_CC_port_3/Rate[11]} {inst_Ports_for_CC_port_3/Rate[12]} {inst_Ports_for_CC_port_3/Rate[13]} {inst_Ports_for_CC_port_3/Rate[14]} {inst_Ports_for_CC_port_3/Rate[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list inst_Ports_for_CC_port_3/cWnd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list inst_Ports_for_CC_port_3/ECN ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list inst_Ports_for_CC_port_3/Rate_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list inst_Ports_for_CC_port_3/start_from_CWnd ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list inst_Ports_for_CC_port_3/start_from_Rate ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list inst_Ports_for_CC_port_3/start_send_data ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list start_send_data_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list tx_axis_tlast_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list tx_axis_tready_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tready_this_code ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list tx_axis_tvalid_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list user_tx_reset_3 ]]
set_property port_width 48 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {packet_frame_index_0[0]} {packet_frame_index_0[1]} {packet_frame_index_0[2]} {packet_frame_index_0[3]} {packet_frame_index_0[4]} {packet_frame_index_0[5]} {packet_frame_index_0[6]} {packet_frame_index_0[7]} {packet_frame_index_0[8]} {packet_frame_index_0[9]} {packet_frame_index_0[10]} {packet_frame_index_0[11]} {packet_frame_index_0[12]} {packet_frame_index_0[13]} {packet_frame_index_0[14]} {packet_frame_index_0[15]} {packet_frame_index_0[16]} {packet_frame_index_0[17]} {packet_frame_index_0[18]} {packet_frame_index_0[19]} {packet_frame_index_0[20]} {packet_frame_index_0[21]} {packet_frame_index_0[22]} {packet_frame_index_0[23]} {packet_frame_index_0[24]} {packet_frame_index_0[25]} {packet_frame_index_0[26]} {packet_frame_index_0[27]} {packet_frame_index_0[28]} {packet_frame_index_0[29]} {packet_frame_index_0[30]} {packet_frame_index_0[31]} {packet_frame_index_0[32]} {packet_frame_index_0[33]} {packet_frame_index_0[34]} {packet_frame_index_0[35]} {packet_frame_index_0[36]} {packet_frame_index_0[37]} {packet_frame_index_0[38]} {packet_frame_index_0[39]} {packet_frame_index_0[40]} {packet_frame_index_0[41]} {packet_frame_index_0[42]} {packet_frame_index_0[43]} {packet_frame_index_0[44]} {packet_frame_index_0[45]} {packet_frame_index_0[46]} {packet_frame_index_0[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {tx_axis_tkeep_0[0]} {tx_axis_tkeep_0[1]} {tx_axis_tkeep_0[2]} {tx_axis_tkeep_0[3]} {tx_axis_tkeep_0[4]} {tx_axis_tkeep_0[5]} {tx_axis_tkeep_0[6]} {tx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 64 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {tx_axis_tdata_0[0]} {tx_axis_tdata_0[1]} {tx_axis_tdata_0[2]} {tx_axis_tdata_0[3]} {tx_axis_tdata_0[4]} {tx_axis_tdata_0[5]} {tx_axis_tdata_0[6]} {tx_axis_tdata_0[7]} {tx_axis_tdata_0[8]} {tx_axis_tdata_0[9]} {tx_axis_tdata_0[10]} {tx_axis_tdata_0[11]} {tx_axis_tdata_0[12]} {tx_axis_tdata_0[13]} {tx_axis_tdata_0[14]} {tx_axis_tdata_0[15]} {tx_axis_tdata_0[16]} {tx_axis_tdata_0[17]} {tx_axis_tdata_0[18]} {tx_axis_tdata_0[19]} {tx_axis_tdata_0[20]} {tx_axis_tdata_0[21]} {tx_axis_tdata_0[22]} {tx_axis_tdata_0[23]} {tx_axis_tdata_0[24]} {tx_axis_tdata_0[25]} {tx_axis_tdata_0[26]} {tx_axis_tdata_0[27]} {tx_axis_tdata_0[28]} {tx_axis_tdata_0[29]} {tx_axis_tdata_0[30]} {tx_axis_tdata_0[31]} {tx_axis_tdata_0[32]} {tx_axis_tdata_0[33]} {tx_axis_tdata_0[34]} {tx_axis_tdata_0[35]} {tx_axis_tdata_0[36]} {tx_axis_tdata_0[37]} {tx_axis_tdata_0[38]} {tx_axis_tdata_0[39]} {tx_axis_tdata_0[40]} {tx_axis_tdata_0[41]} {tx_axis_tdata_0[42]} {tx_axis_tdata_0[43]} {tx_axis_tdata_0[44]} {tx_axis_tdata_0[45]} {tx_axis_tdata_0[46]} {tx_axis_tdata_0[47]} {tx_axis_tdata_0[48]} {tx_axis_tdata_0[49]} {tx_axis_tdata_0[50]} {tx_axis_tdata_0[51]} {tx_axis_tdata_0[52]} {tx_axis_tdata_0[53]} {tx_axis_tdata_0[54]} {tx_axis_tdata_0[55]} {tx_axis_tdata_0[56]} {tx_axis_tdata_0[57]} {tx_axis_tdata_0[58]} {tx_axis_tdata_0[59]} {tx_axis_tdata_0[60]} {tx_axis_tdata_0[61]} {tx_axis_tdata_0[62]} {tx_axis_tdata_0[63]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {inst_Ports1/inst_send_ack/SM_nxt[0]} {inst_Ports1/inst_send_ack/SM_nxt[1]} {inst_Ports1/inst_send_ack/SM_nxt[2]} {inst_Ports1/inst_send_ack/SM_nxt[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {inst_Ports1/RTT_after_fifo[0]} {inst_Ports1/RTT_after_fifo[1]} {inst_Ports1/RTT_after_fifo[2]} {inst_Ports1/RTT_after_fifo[3]} {inst_Ports1/RTT_after_fifo[4]} {inst_Ports1/RTT_after_fifo[5]} {inst_Ports1/RTT_after_fifo[6]} {inst_Ports1/RTT_after_fifo[7]} {inst_Ports1/RTT_after_fifo[8]} {inst_Ports1/RTT_after_fifo[9]} {inst_Ports1/RTT_after_fifo[10]} {inst_Ports1/RTT_after_fifo[11]} {inst_Ports1/RTT_after_fifo[12]} {inst_Ports1/RTT_after_fifo[13]} {inst_Ports1/RTT_after_fifo[14]} {inst_Ports1/RTT_after_fifo[15]} {inst_Ports1/RTT_after_fifo[16]} {inst_Ports1/RTT_after_fifo[17]} {inst_Ports1/RTT_after_fifo[18]} {inst_Ports1/RTT_after_fifo[19]} {inst_Ports1/RTT_after_fifo[20]} {inst_Ports1/RTT_after_fifo[21]} {inst_Ports1/RTT_after_fifo[22]} {inst_Ports1/RTT_after_fifo[23]} {inst_Ports1/RTT_after_fifo[24]} {inst_Ports1/RTT_after_fifo[25]} {inst_Ports1/RTT_after_fifo[26]} {inst_Ports1/RTT_after_fifo[27]} {inst_Ports1/RTT_after_fifo[28]} {inst_Ports1/RTT_after_fifo[29]} {inst_Ports1/RTT_after_fifo[30]} {inst_Ports1/RTT_after_fifo[31]} {inst_Ports1/RTT_after_fifo[32]} {inst_Ports1/RTT_after_fifo[33]} {inst_Ports1/RTT_after_fifo[34]} {inst_Ports1/RTT_after_fifo[35]} {inst_Ports1/RTT_after_fifo[36]} {inst_Ports1/RTT_after_fifo[37]} {inst_Ports1/RTT_after_fifo[38]} {inst_Ports1/RTT_after_fifo[39]} {inst_Ports1/RTT_after_fifo[40]} {inst_Ports1/RTT_after_fifo[41]} {inst_Ports1/RTT_after_fifo[42]} {inst_Ports1/RTT_after_fifo[43]} {inst_Ports1/RTT_after_fifo[44]} {inst_Ports1/RTT_after_fifo[45]} {inst_Ports1/RTT_after_fifo[46]} {inst_Ports1/RTT_after_fifo[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {inst_Ports1/inst_send_ack/SM[0]} {inst_Ports1/inst_send_ack/SM[1]} {inst_Ports1/inst_send_ack/SM[2]} {inst_Ports1/inst_send_ack/SM[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list inst_Ports1/RTT_fifo_rd_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list inst_Ports1/start_ack ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list tx_axis_tlast_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list tx_axis_tready_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list tx_axis_tvalid_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list user_tx_reset_0 ]]
set_property port_width 64 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {rx_axis_tdata_3[0]} {rx_axis_tdata_3[1]} {rx_axis_tdata_3[2]} {rx_axis_tdata_3[3]} {rx_axis_tdata_3[4]} {rx_axis_tdata_3[5]} {rx_axis_tdata_3[6]} {rx_axis_tdata_3[7]} {rx_axis_tdata_3[8]} {rx_axis_tdata_3[9]} {rx_axis_tdata_3[10]} {rx_axis_tdata_3[11]} {rx_axis_tdata_3[12]} {rx_axis_tdata_3[13]} {rx_axis_tdata_3[14]} {rx_axis_tdata_3[15]} {rx_axis_tdata_3[16]} {rx_axis_tdata_3[17]} {rx_axis_tdata_3[18]} {rx_axis_tdata_3[19]} {rx_axis_tdata_3[20]} {rx_axis_tdata_3[21]} {rx_axis_tdata_3[22]} {rx_axis_tdata_3[23]} {rx_axis_tdata_3[24]} {rx_axis_tdata_3[25]} {rx_axis_tdata_3[26]} {rx_axis_tdata_3[27]} {rx_axis_tdata_3[28]} {rx_axis_tdata_3[29]} {rx_axis_tdata_3[30]} {rx_axis_tdata_3[31]} {rx_axis_tdata_3[32]} {rx_axis_tdata_3[33]} {rx_axis_tdata_3[34]} {rx_axis_tdata_3[35]} {rx_axis_tdata_3[36]} {rx_axis_tdata_3[37]} {rx_axis_tdata_3[38]} {rx_axis_tdata_3[39]} {rx_axis_tdata_3[40]} {rx_axis_tdata_3[41]} {rx_axis_tdata_3[42]} {rx_axis_tdata_3[43]} {rx_axis_tdata_3[44]} {rx_axis_tdata_3[45]} {rx_axis_tdata_3[46]} {rx_axis_tdata_3[47]} {rx_axis_tdata_3[48]} {rx_axis_tdata_3[49]} {rx_axis_tdata_3[50]} {rx_axis_tdata_3[51]} {rx_axis_tdata_3[52]} {rx_axis_tdata_3[53]} {rx_axis_tdata_3[54]} {rx_axis_tdata_3[55]} {rx_axis_tdata_3[56]} {rx_axis_tdata_3[57]} {rx_axis_tdata_3[58]} {rx_axis_tdata_3[59]} {rx_axis_tdata_3[60]} {rx_axis_tdata_3[61]} {rx_axis_tdata_3[62]} {rx_axis_tdata_3[63]} ]]
create_debug_port u_ila_3 probe
set_property port_width 8 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {rx_axis_tkeep_3[0]} {rx_axis_tkeep_3[1]} {rx_axis_tkeep_3[2]} {rx_axis_tkeep_3[3]} {rx_axis_tkeep_3[4]} {rx_axis_tkeep_3[5]} {rx_axis_tkeep_3[6]} {rx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_3 probe
set_property port_width 48 [get_debug_ports u_ila_3/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {inst_Ports_for_CC_port_3/RTT[0]} {inst_Ports_for_CC_port_3/RTT[1]} {inst_Ports_for_CC_port_3/RTT[2]} {inst_Ports_for_CC_port_3/RTT[3]} {inst_Ports_for_CC_port_3/RTT[4]} {inst_Ports_for_CC_port_3/RTT[5]} {inst_Ports_for_CC_port_3/RTT[6]} {inst_Ports_for_CC_port_3/RTT[7]} {inst_Ports_for_CC_port_3/RTT[8]} {inst_Ports_for_CC_port_3/RTT[9]} {inst_Ports_for_CC_port_3/RTT[10]} {inst_Ports_for_CC_port_3/RTT[11]} {inst_Ports_for_CC_port_3/RTT[12]} {inst_Ports_for_CC_port_3/RTT[13]} {inst_Ports_for_CC_port_3/RTT[14]} {inst_Ports_for_CC_port_3/RTT[15]} {inst_Ports_for_CC_port_3/RTT[16]} {inst_Ports_for_CC_port_3/RTT[17]} {inst_Ports_for_CC_port_3/RTT[18]} {inst_Ports_for_CC_port_3/RTT[19]} {inst_Ports_for_CC_port_3/RTT[20]} {inst_Ports_for_CC_port_3/RTT[21]} {inst_Ports_for_CC_port_3/RTT[22]} {inst_Ports_for_CC_port_3/RTT[23]} {inst_Ports_for_CC_port_3/RTT[24]} {inst_Ports_for_CC_port_3/RTT[25]} {inst_Ports_for_CC_port_3/RTT[26]} {inst_Ports_for_CC_port_3/RTT[27]} {inst_Ports_for_CC_port_3/RTT[28]} {inst_Ports_for_CC_port_3/RTT[29]} {inst_Ports_for_CC_port_3/RTT[30]} {inst_Ports_for_CC_port_3/RTT[31]} {inst_Ports_for_CC_port_3/RTT[32]} {inst_Ports_for_CC_port_3/RTT[33]} {inst_Ports_for_CC_port_3/RTT[34]} {inst_Ports_for_CC_port_3/RTT[35]} {inst_Ports_for_CC_port_3/RTT[36]} {inst_Ports_for_CC_port_3/RTT[37]} {inst_Ports_for_CC_port_3/RTT[38]} {inst_Ports_for_CC_port_3/RTT[39]} {inst_Ports_for_CC_port_3/RTT[40]} {inst_Ports_for_CC_port_3/RTT[41]} {inst_Ports_for_CC_port_3/RTT[42]} {inst_Ports_for_CC_port_3/RTT[43]} {inst_Ports_for_CC_port_3/RTT[44]} {inst_Ports_for_CC_port_3/RTT[45]} {inst_Ports_for_CC_port_3/RTT[46]} {inst_Ports_for_CC_port_3/RTT[47]} ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_full ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_wr_en ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list rx_axis_tlast_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list rx_axis_tvalid_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list user_rx_reset_3 ]]
set_property port_width 8 [get_debug_ports u_ila_4/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list {rx_axis_tkeep_0[0]} {rx_axis_tkeep_0[1]} {rx_axis_tkeep_0[2]} {rx_axis_tkeep_0[3]} {rx_axis_tkeep_0[4]} {rx_axis_tkeep_0[5]} {rx_axis_tkeep_0[6]} {rx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list {rx_axis_tdata_0[0]} {rx_axis_tdata_0[1]} {rx_axis_tdata_0[2]} {rx_axis_tdata_0[3]} {rx_axis_tdata_0[4]} {rx_axis_tdata_0[5]} {rx_axis_tdata_0[6]} {rx_axis_tdata_0[7]} {rx_axis_tdata_0[8]} {rx_axis_tdata_0[9]} {rx_axis_tdata_0[10]} {rx_axis_tdata_0[11]} {rx_axis_tdata_0[12]} {rx_axis_tdata_0[13]} {rx_axis_tdata_0[14]} {rx_axis_tdata_0[15]} {rx_axis_tdata_0[16]} {rx_axis_tdata_0[17]} {rx_axis_tdata_0[18]} {rx_axis_tdata_0[19]} {rx_axis_tdata_0[20]} {rx_axis_tdata_0[21]} {rx_axis_tdata_0[22]} {rx_axis_tdata_0[23]} {rx_axis_tdata_0[24]} {rx_axis_tdata_0[25]} {rx_axis_tdata_0[26]} {rx_axis_tdata_0[27]} {rx_axis_tdata_0[28]} {rx_axis_tdata_0[29]} {rx_axis_tdata_0[30]} {rx_axis_tdata_0[31]} {rx_axis_tdata_0[32]} {rx_axis_tdata_0[33]} {rx_axis_tdata_0[34]} {rx_axis_tdata_0[35]} {rx_axis_tdata_0[36]} {rx_axis_tdata_0[37]} {rx_axis_tdata_0[38]} {rx_axis_tdata_0[39]} {rx_axis_tdata_0[40]} {rx_axis_tdata_0[41]} {rx_axis_tdata_0[42]} {rx_axis_tdata_0[43]} {rx_axis_tdata_0[44]} {rx_axis_tdata_0[45]} {rx_axis_tdata_0[46]} {rx_axis_tdata_0[47]} {rx_axis_tdata_0[48]} {rx_axis_tdata_0[49]} {rx_axis_tdata_0[50]} {rx_axis_tdata_0[51]} {rx_axis_tdata_0[52]} {rx_axis_tdata_0[53]} {rx_axis_tdata_0[54]} {rx_axis_tdata_0[55]} {rx_axis_tdata_0[56]} {rx_axis_tdata_0[57]} {rx_axis_tdata_0[58]} {rx_axis_tdata_0[59]} {rx_axis_tdata_0[60]} {rx_axis_tdata_0[61]} {rx_axis_tdata_0[62]} {rx_axis_tdata_0[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 48 [get_debug_ports u_ila_4/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list {inst_Ports1/RTT[0]} {inst_Ports1/RTT[1]} {inst_Ports1/RTT[2]} {inst_Ports1/RTT[3]} {inst_Ports1/RTT[4]} {inst_Ports1/RTT[5]} {inst_Ports1/RTT[6]} {inst_Ports1/RTT[7]} {inst_Ports1/RTT[8]} {inst_Ports1/RTT[9]} {inst_Ports1/RTT[10]} {inst_Ports1/RTT[11]} {inst_Ports1/RTT[12]} {inst_Ports1/RTT[13]} {inst_Ports1/RTT[14]} {inst_Ports1/RTT[15]} {inst_Ports1/RTT[16]} {inst_Ports1/RTT[17]} {inst_Ports1/RTT[18]} {inst_Ports1/RTT[19]} {inst_Ports1/RTT[20]} {inst_Ports1/RTT[21]} {inst_Ports1/RTT[22]} {inst_Ports1/RTT[23]} {inst_Ports1/RTT[24]} {inst_Ports1/RTT[25]} {inst_Ports1/RTT[26]} {inst_Ports1/RTT[27]} {inst_Ports1/RTT[28]} {inst_Ports1/RTT[29]} {inst_Ports1/RTT[30]} {inst_Ports1/RTT[31]} {inst_Ports1/RTT[32]} {inst_Ports1/RTT[33]} {inst_Ports1/RTT[34]} {inst_Ports1/RTT[35]} {inst_Ports1/RTT[36]} {inst_Ports1/RTT[37]} {inst_Ports1/RTT[38]} {inst_Ports1/RTT[39]} {inst_Ports1/RTT[40]} {inst_Ports1/RTT[41]} {inst_Ports1/RTT[42]} {inst_Ports1/RTT[43]} {inst_Ports1/RTT[44]} {inst_Ports1/RTT[45]} {inst_Ports1/RTT[46]} {inst_Ports1/RTT[47]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM[0]} {inst_Ports1/inst_RTT_Measurement/SM[1]} {inst_Ports1/inst_RTT_Measurement/SM[2]} {inst_Ports1/inst_RTT_Measurement/SM[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
connect_debug_port u_ila_4/probe4 [get_nets [list {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[0]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[1]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[2]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[3]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[4]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[5]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[6]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[7]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[8]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[9]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[10]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[11]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[12]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[13]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[14]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[15]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[16]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[17]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[18]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[19]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[20]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[21]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[22]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[23]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[24]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[25]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[26]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[27]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[28]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[29]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[30]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[31]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[32]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[33]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[34]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[35]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[36]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[37]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[38]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[39]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[40]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[41]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[42]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[43]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[44]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[45]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[46]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[47]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[48]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[49]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[50]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[51]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[52]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[53]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[54]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[55]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[56]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[57]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[58]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[59]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[60]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[61]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[62]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
connect_debug_port u_ila_4/probe5 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM_nxt[0]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[1]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[2]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
connect_debug_port u_ila_4/probe6 [get_nets [list inst_Ports1/RTT_fifo_wr_en ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
connect_debug_port u_ila_4/probe7 [get_nets [list rx_axis_tlast_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
connect_debug_port u_ila_4/probe8 [get_nets [list rx_axis_tvalid_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
connect_debug_port u_ila_4/probe9 [get_nets [list inst_Ports1/inst_RTT_Measurement/rx_tvalid_out ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
connect_debug_port u_ila_4/probe10 [get_nets [list user_rx_reset_0 ]]
set_property port_width 8 [get_debug_ports u_ila_5/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
connect_debug_port u_ila_5/probe0 [get_nets [list {rx_axis_tkeep_1[0]} {rx_axis_tkeep_1[1]} {rx_axis_tkeep_1[2]} {rx_axis_tkeep_1[3]} {rx_axis_tkeep_1[4]} {rx_axis_tkeep_1[5]} {rx_axis_tkeep_1[6]} {rx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_5 probe
set_property port_width 64 [get_debug_ports u_ila_5/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
connect_debug_port u_ila_5/probe1 [get_nets [list {rx_axis_tdata_1[0]} {rx_axis_tdata_1[1]} {rx_axis_tdata_1[2]} {rx_axis_tdata_1[3]} {rx_axis_tdata_1[4]} {rx_axis_tdata_1[5]} {rx_axis_tdata_1[6]} {rx_axis_tdata_1[7]} {rx_axis_tdata_1[8]} {rx_axis_tdata_1[9]} {rx_axis_tdata_1[10]} {rx_axis_tdata_1[11]} {rx_axis_tdata_1[12]} {rx_axis_tdata_1[13]} {rx_axis_tdata_1[14]} {rx_axis_tdata_1[15]} {rx_axis_tdata_1[16]} {rx_axis_tdata_1[17]} {rx_axis_tdata_1[18]} {rx_axis_tdata_1[19]} {rx_axis_tdata_1[20]} {rx_axis_tdata_1[21]} {rx_axis_tdata_1[22]} {rx_axis_tdata_1[23]} {rx_axis_tdata_1[24]} {rx_axis_tdata_1[25]} {rx_axis_tdata_1[26]} {rx_axis_tdata_1[27]} {rx_axis_tdata_1[28]} {rx_axis_tdata_1[29]} {rx_axis_tdata_1[30]} {rx_axis_tdata_1[31]} {rx_axis_tdata_1[32]} {rx_axis_tdata_1[33]} {rx_axis_tdata_1[34]} {rx_axis_tdata_1[35]} {rx_axis_tdata_1[36]} {rx_axis_tdata_1[37]} {rx_axis_tdata_1[38]} {rx_axis_tdata_1[39]} {rx_axis_tdata_1[40]} {rx_axis_tdata_1[41]} {rx_axis_tdata_1[42]} {rx_axis_tdata_1[43]} {rx_axis_tdata_1[44]} {rx_axis_tdata_1[45]} {rx_axis_tdata_1[46]} {rx_axis_tdata_1[47]} {rx_axis_tdata_1[48]} {rx_axis_tdata_1[49]} {rx_axis_tdata_1[50]} {rx_axis_tdata_1[51]} {rx_axis_tdata_1[52]} {rx_axis_tdata_1[53]} {rx_axis_tdata_1[54]} {rx_axis_tdata_1[55]} {rx_axis_tdata_1[56]} {rx_axis_tdata_1[57]} {rx_axis_tdata_1[58]} {rx_axis_tdata_1[59]} {rx_axis_tdata_1[60]} {rx_axis_tdata_1[61]} {rx_axis_tdata_1[62]} {rx_axis_tdata_1[63]} ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
connect_debug_port u_ila_5/probe2 [get_nets [list rx_axis_tlast_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
connect_debug_port u_ila_5/probe3 [get_nets [list rx_axis_tvalid_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
connect_debug_port u_ila_5/probe4 [get_nets [list user_rx_reset_1 ]]
set_property port_width 64 [get_debug_ports u_ila_6/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
connect_debug_port u_ila_6/probe0 [get_nets [list {rx_axis_tdata_2[0]} {rx_axis_tdata_2[1]} {rx_axis_tdata_2[2]} {rx_axis_tdata_2[3]} {rx_axis_tdata_2[4]} {rx_axis_tdata_2[5]} {rx_axis_tdata_2[6]} {rx_axis_tdata_2[7]} {rx_axis_tdata_2[8]} {rx_axis_tdata_2[9]} {rx_axis_tdata_2[10]} {rx_axis_tdata_2[11]} {rx_axis_tdata_2[12]} {rx_axis_tdata_2[13]} {rx_axis_tdata_2[14]} {rx_axis_tdata_2[15]} {rx_axis_tdata_2[16]} {rx_axis_tdata_2[17]} {rx_axis_tdata_2[18]} {rx_axis_tdata_2[19]} {rx_axis_tdata_2[20]} {rx_axis_tdata_2[21]} {rx_axis_tdata_2[22]} {rx_axis_tdata_2[23]} {rx_axis_tdata_2[24]} {rx_axis_tdata_2[25]} {rx_axis_tdata_2[26]} {rx_axis_tdata_2[27]} {rx_axis_tdata_2[28]} {rx_axis_tdata_2[29]} {rx_axis_tdata_2[30]} {rx_axis_tdata_2[31]} {rx_axis_tdata_2[32]} {rx_axis_tdata_2[33]} {rx_axis_tdata_2[34]} {rx_axis_tdata_2[35]} {rx_axis_tdata_2[36]} {rx_axis_tdata_2[37]} {rx_axis_tdata_2[38]} {rx_axis_tdata_2[39]} {rx_axis_tdata_2[40]} {rx_axis_tdata_2[41]} {rx_axis_tdata_2[42]} {rx_axis_tdata_2[43]} {rx_axis_tdata_2[44]} {rx_axis_tdata_2[45]} {rx_axis_tdata_2[46]} {rx_axis_tdata_2[47]} {rx_axis_tdata_2[48]} {rx_axis_tdata_2[49]} {rx_axis_tdata_2[50]} {rx_axis_tdata_2[51]} {rx_axis_tdata_2[52]} {rx_axis_tdata_2[53]} {rx_axis_tdata_2[54]} {rx_axis_tdata_2[55]} {rx_axis_tdata_2[56]} {rx_axis_tdata_2[57]} {rx_axis_tdata_2[58]} {rx_axis_tdata_2[59]} {rx_axis_tdata_2[60]} {rx_axis_tdata_2[61]} {rx_axis_tdata_2[62]} {rx_axis_tdata_2[63]} ]]
create_debug_port u_ila_6 probe
set_property port_width 8 [get_debug_ports u_ila_6/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
connect_debug_port u_ila_6/probe1 [get_nets [list {rx_axis_tkeep_2[0]} {rx_axis_tkeep_2[1]} {rx_axis_tkeep_2[2]} {rx_axis_tkeep_2[3]} {rx_axis_tkeep_2[4]} {rx_axis_tkeep_2[5]} {rx_axis_tkeep_2[6]} {rx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
connect_debug_port u_ila_6/probe2 [get_nets [list rx_axis_tlast_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
connect_debug_port u_ila_6/probe3 [get_nets [list rx_axis_tvalid_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe4]
connect_debug_port u_ila_6/probe4 [get_nets [list user_rx_reset_2 ]]
set_property port_width 64 [get_debug_ports u_ila_7/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
connect_debug_port u_ila_7/probe0 [get_nets [list {tx_axis_tdata_1[0]} {tx_axis_tdata_1[1]} {tx_axis_tdata_1[2]} {tx_axis_tdata_1[3]} {tx_axis_tdata_1[4]} {tx_axis_tdata_1[5]} {tx_axis_tdata_1[6]} {tx_axis_tdata_1[7]} {tx_axis_tdata_1[8]} {tx_axis_tdata_1[9]} {tx_axis_tdata_1[10]} {tx_axis_tdata_1[11]} {tx_axis_tdata_1[12]} {tx_axis_tdata_1[13]} {tx_axis_tdata_1[14]} {tx_axis_tdata_1[15]} {tx_axis_tdata_1[16]} {tx_axis_tdata_1[17]} {tx_axis_tdata_1[18]} {tx_axis_tdata_1[19]} {tx_axis_tdata_1[20]} {tx_axis_tdata_1[21]} {tx_axis_tdata_1[22]} {tx_axis_tdata_1[23]} {tx_axis_tdata_1[24]} {tx_axis_tdata_1[25]} {tx_axis_tdata_1[26]} {tx_axis_tdata_1[27]} {tx_axis_tdata_1[28]} {tx_axis_tdata_1[29]} {tx_axis_tdata_1[30]} {tx_axis_tdata_1[31]} {tx_axis_tdata_1[32]} {tx_axis_tdata_1[33]} {tx_axis_tdata_1[34]} {tx_axis_tdata_1[35]} {tx_axis_tdata_1[36]} {tx_axis_tdata_1[37]} {tx_axis_tdata_1[38]} {tx_axis_tdata_1[39]} {tx_axis_tdata_1[40]} {tx_axis_tdata_1[41]} {tx_axis_tdata_1[42]} {tx_axis_tdata_1[43]} {tx_axis_tdata_1[44]} {tx_axis_tdata_1[45]} {tx_axis_tdata_1[46]} {tx_axis_tdata_1[47]} {tx_axis_tdata_1[48]} {tx_axis_tdata_1[49]} {tx_axis_tdata_1[50]} {tx_axis_tdata_1[51]} {tx_axis_tdata_1[52]} {tx_axis_tdata_1[53]} {tx_axis_tdata_1[54]} {tx_axis_tdata_1[55]} {tx_axis_tdata_1[56]} {tx_axis_tdata_1[57]} {tx_axis_tdata_1[58]} {tx_axis_tdata_1[59]} {tx_axis_tdata_1[60]} {tx_axis_tdata_1[61]} {tx_axis_tdata_1[62]} {tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_7 probe
set_property port_width 8 [get_debug_ports u_ila_7/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
connect_debug_port u_ila_7/probe1 [get_nets [list {tx_axis_tkeep_1[0]} {tx_axis_tkeep_1[1]} {tx_axis_tkeep_1[2]} {tx_axis_tkeep_1[3]} {tx_axis_tkeep_1[4]} {tx_axis_tkeep_1[5]} {tx_axis_tkeep_1[6]} {tx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
connect_debug_port u_ila_7/probe2 [get_nets [list tx_axis_tlast_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
connect_debug_port u_ila_7/probe3 [get_nets [list tx_axis_tready_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe4]
connect_debug_port u_ila_7/probe4 [get_nets [list tx_axis_tvalid_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe5]
connect_debug_port u_ila_7/probe5 [get_nets [list user_tx_reset_1 ]]
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 2674.418 ; gain = 8.641
[Thu Apr 15 15:43:25 2021] Launched impl_3...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.418 ; gain = 8.641
file mkdir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v w ]
add_files -fileset sim_1 D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v
update_compile_order -fileset sim_1
set_property top sim_first [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/send_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'send_data'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim/xsim.dir/sim_first_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 15 16:22:46 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2715.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_first_behav -key {Behavioral:sim_1:Functional:sim_first} -tclbatch {sim_first.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sim_first.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_first_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2750.871 ; gain = 35.254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.871 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2754.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2754.125 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2754.125 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.805 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.875 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2758.875 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.918 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.918 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:59 ; elapsed = 00:05:09 . Memory (MB): peak = 2758.941 ; gain = 0.023
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.941 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2758.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.941 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2758.941 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2758.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2758.941 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.941 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.453 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2760.453 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.645 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2760.645 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.645 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2760.645 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2020.2/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xxv_ethernet_v3_3_0 -prj sim_first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CWnd_Rate_Computation_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ports_for_CC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rate_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_first
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tdata_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tkeep_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tlast_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:44]
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tvalid_3, assumed default net type wire [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:45]
"xvhdl --incr --relax -prj sim_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RTT_Measurement'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d902e15df5cb4b228bc2d228a32de696 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_first_behav xil_defaultlib.sim_first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Ports_for_CC_tdata' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Ports_for_CC_tkeep' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v:43]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'cWnd' [D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling architecture behavioral of entity xil_defaultlib.RTT_Measurement [rtt_measurement_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=24,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=25,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=25,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.CWnd_Rate_Computation_verilog
Compiling module xil_defaultlib.Rate_Control
Compiling module xil_defaultlib.CWnd_Control
Compiling architecture rtl of entity xil_defaultlib.send_data [send_data_default]
Compiling module xil_defaultlib.Ports_for_CC
Compiling module xil_defaultlib.sim_first
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_first_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2760.719 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2760.719 ; gain = 0.000
run all
reset_run synth_1_copy_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1_copy_2' is stale and will not be used when launching 'impl_3'
[Thu Apr 15 17:06:42 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Thu Apr 15 17:06:42 2021] Launched impl_3...
Run output will be captured here: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.runs/impl_3/runme.log
relaunch_sim
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.cmd.CommandFailedException: Unknown exception occurred ui.frmwork.cmd.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jJP(SourceFile:1302)
	at ui.views.N.a.z.reset(SourceFile:393)
	at ui.views.N.a.y.reset(SourceFile:274)
	at ui.views.N.a.w.reset(SourceFile:67)
	at ui.views.N.a.B.reset(SourceFile:124)
	at ui.views.N.a.B.handleTclEvent(SourceFile:114)
	at ui.frmwork.a.o.c(SourceFile:42)
	at ui.frmwork.E.i(SourceFile:253)
	at ui.frmwork.E.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.N.c.a.b(SourceFile:674)
	at ui.views.N.i.e.jKe(SourceFile:122)
	at ui.views.N.i.h.componentResized(SourceFile:145)
	at java.desktop/java.awt.Component.processComponentEvent(Component.java:6458)
	at java.desktop/java.awt.Component.processEvent(Component.java:6412)
	at java.desktop/java.awt.Container.processEvent(Container.java:2263)
	at java.desktop/java.awt.Component.dispatchEventImpl(Component.java:5008)
	at java.desktop/java.awt.Container.dispatchEventImpl(Container.java:2321)
	at java.desktop/java.awt.Component.dispatchEvent(Component.java:4840)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(EventQueue.java:772)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:721)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:715)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:85)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:95)
	at java.desktop/java.awt.EventQueue$5.run(EventQueue.java:745)
	at java.desktop/java.awt.EventQueue$5.run(EventQueue.java:743)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:85)
	at java.desktop/java.awt.EventQueue.dispatchEvent(EventQueue.java:742)
	at ui.frmwork.a.d.dispatchEvent(SourceFile:92)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(EventDispatchThread.java:203)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(EventDispatchThread.java:124)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(EventDispatchThread.java:117)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(WaitDispatchSupport.java:190)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(WaitDispatchSupport.java:235)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(WaitDispatchSupport.java:233)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(WaitDispatchSupport.java:233)
	at java.desktop/java.awt.Dialog.show(Dialog.java:1070)
	at java.desktop/java.awt.Component.show(Component.java:1716)
	at java.desktop/java.awt.Component.setVisible(Component.java:1663)
	at java.desktop/java.awt.Window.setVisible(Window.java:1031)
	at java.desktop/java.awt.Dialog.setVisible(Dialog.java:1005)
	at ui.dlg.c.g.setVisible(SourceFile:864)
	at ui.dlg.c.bz.bIi(SourceFile:595)
	at ui.dlg.c.bI.actionPerformed(SourceFile:1182)
	at ui.dlg.c.bz.fud(SourceFile:696)
	at ui.views.c.t.b.a.run(SourceFile:81)
	at ui.frmwork.cmd.a.hsT(SourceFile:132)
	at ui.frmwork.cmd.d.htb(SourceFile:66)
	at ui.bm.actionPerformed(SourceFile:491)
	at java.desktop/javax.swing.AbstractButton.fireActionPerformed(AbstractButton.java:1967)
	at ui.utils.swing.b.E.fireActionPerformed(SourceFile:243)
	at java.desktop/javax.swing.AbstractButton$Handler.actionPerformed(AbstractButton.java:2308)
	at java.desktop/javax.swing.DefaultButtonModel.fireActionPerformed(DefaultButtonModel.java:405)
	at java.desktop/javax.swing.DefaultButtonModel.setPressed(DefaultButtonModel.java:262)
	at java.desktop/javax.swing.plaf.basic.BasicButtonListener.mouseReleased(BasicButtonListener.java:279)
	at com.jidesoft.plaf.basic.BasicJideButtonListener.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(AWTEventMulticaster.java:297)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(AWTEventMulticaster.java:297)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(AWTEventMulticaster.java:297)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(AWTEventMulticaster.java:297)
	at java.desktop/java.awt.Component.processMouseEvent(Component.java:6632)
	at java.desktop/javax.swing.JComponent.processMouseEvent(JComponent.java:3342)
	at java.desktop/java.awt.Component.processEvent(Component.java:6397)
	at java.desktop/java.awt.Container.processEvent(Container.java:2263)
	at java.desktop/java.awt.Component.dispatchEventImpl(Component.java:5008)
	at java.desktop/java.awt.Container.dispatchEventImpl(Container.java:2321)
	at java.desktop/java.awt.Component.dispatchEvent(Component.java:4840)
	at java.desktop/java.awt.LightweightDispatcher.retargetMouseEvent(Container.java:4918)
	at java.desktop/java.awt.LightweightDispatcher.processMouseEvent(Container.java:4547)
	at java.desktop/java.awt.LightweightDispatcher.dispatchEvent(Container.java:4488)
	at java.desktop/java.awt.Container.dispatchEventImpl(Container.java:2307)
	at java.desktop/java.awt.Window.dispatchEventImpl(Window.java:2772)
	at java.desktop/java.awt.Component.dispatchEvent(Component.java:4840)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(EventQueue.java:772)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:721)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:715)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:85)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:95)
	at java.desktop/java.awt.EventQueue$5.run(EventQueue.java:745)
	at java.desktop/java.awt.EventQueue$5.run(EventQueue.java:743)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:85)
	at java.desktop/java.awt.EventQueue.dispatchEvent(EventQueue.java:742)
	at ui.frmwork.a.d.dispatchEvent(SourceFile:92)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(EventDispatchThread.java:203)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(EventDispatchThread.java:124)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(EventDispatchThread.java:113)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(EventDispatchThread.java:109)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(EventDispatchThread.java:101)
	at java.desktop/java.awt.EventDispatchThread.run(EventDispatchThread.java:90)
 (See D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/vivado_pid6508.debug)
