<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4073" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4073{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4073{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4073{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4073{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_4073{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_4073{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_4073{left:70px;bottom:1028px;}
#t8_4073{left:96px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_4073{left:494px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#ta_4073{left:607px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4073{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_4073{left:96px;bottom:998px;letter-spacing:-0.13px;}
#td_4073{left:70px;bottom:971px;}
#te_4073{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tf_4073{left:793px;bottom:975px;letter-spacing:-0.12px;}
#tg_4073{left:96px;bottom:958px;letter-spacing:-0.14px;}
#th_4073{left:155px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#ti_4073{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_4073{left:70px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tk_4073{left:499px;bottom:917px;letter-spacing:-0.14px;}
#tl_4073{left:540px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tm_4073{left:70px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tn_4073{left:565px;bottom:900px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_4073{left:635px;bottom:900px;}
#tp_4073{left:70px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tq_4073{left:70px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_4073{left:70px;bottom:842px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_4073{left:569px;bottom:842px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_4073{left:733px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#tu_4073{left:70px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tv_4073{left:70px;bottom:808px;letter-spacing:-0.36px;word-spacing:-0.29px;}
#tw_4073{left:70px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_4073{left:408px;bottom:784px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_4073{left:559px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.32px;}
#tz_4073{left:70px;bottom:725px;letter-spacing:0.14px;}
#t10_4073{left:152px;bottom:725px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t11_4073{left:70px;bottom:701px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t12_4073{left:309px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_4073{left:498px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_4073{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t15_4073{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t16_4073{left:70px;bottom:651px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t17_4073{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t18_4073{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_4073{left:70px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_4073{left:70px;bottom:576px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_4073{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_4073{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1d_4073{left:70px;bottom:518px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t1e_4073{left:70px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_4073{left:70px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1g_4073{left:70px;bottom:452px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1h_4073{left:70px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_4073{left:70px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1j_4073{left:70px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_4073{left:70px;bottom:377px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1l_4073{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_4073{left:70px;bottom:336px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1n_4073{left:70px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_4073{left:70px;bottom:302px;letter-spacing:-0.2px;word-spacing:-0.36px;}
#t1p_4073{left:70px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t1q_4073{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_4073{left:70px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_4073{left:70px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1t_4073{left:70px;bottom:203px;letter-spacing:-0.14px;}

.s1_4073{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4073{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4073{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4073{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4073{font-size:14px;font-family:Verdana_b5t;color:#6432AF;}
.s6_4073{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4073{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4073" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4073Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4073" style="-webkit-user-select: none;"><object width="935" height="1210" data="4073/4073.svg" type="image/svg+xml" id="pdf4073" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4073" class="t s1_4073">Vol. 3C </span><span id="t2_4073" class="t s1_4073">29-17 </span>
<span id="t3_4073" class="t s2_4073">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4073" class="t s3_4073">A write access to multiple 128-byte sub-pages on a single 4-KByte page is allowed only if the indicated bit in the </span>
<span id="t5_4073" class="t s3_4073">page’s SPP vector for each of those sub-pages is set to 1. The following items apply to cases in which an access </span>
<span id="t6_4073" class="t s3_4073">writes to two 4-KByte pages: </span>
<span id="t7_4073" class="t s4_4073">• </span><span id="t8_4073" class="t s3_4073">If a write to either page would be disallowed according to </span><span id="t9_4073" class="t s5_4073">Section 29.3.3.2</span><span id="ta_4073" class="t s3_4073">, the access might be disallowed </span>
<span id="tb_4073" class="t s3_4073">even if the guest-physical address of that page is eligible for sub-page write permissions. (This behavior is </span>
<span id="tc_4073" class="t s3_4073">model-specific.) </span>
<span id="td_4073" class="t s4_4073">• </span><span id="te_4073" class="t s3_4073">The access is allowed only if, for each page, either (1) a write to the page would be allowed following </span><span id="tf_4073" class="t s5_4073">Section </span>
<span id="tg_4073" class="t s5_4073">29.3.3.2</span><span id="th_4073" class="t s3_4073">; or (2) both (a) the guest-physical address of that page is eligible for sub-page write permissions; </span>
<span id="ti_4073" class="t s3_4073">and (b) the page’s sub-page vector allows the write (as described above). </span>
<span id="tj_4073" class="t s3_4073">Bit 0 of each entry (SPPL4E, SPPL3E, or SPPL2E) is the entry’s </span><span id="tk_4073" class="t s6_4073">valid </span><span id="tl_4073" class="t s3_4073">bit. If the process above accesses an entry in </span>
<span id="tm_4073" class="t s3_4073">which this bit is 0, the process stops and the logical processor incurs an </span><span id="tn_4073" class="t s6_4073">SPP miss</span><span id="to_4073" class="t s3_4073">. </span>
<span id="tp_4073" class="t s3_4073">In each entry (SPPL4E, SPPL4E, or SPPL2E), bits 11:1 are reserved, as are bits 63:N, where N is the processor’s </span>
<span id="tq_4073" class="t s3_4073">physical-address width. If the process above accesses an entry in which the valid bit is 1 and in which some </span>
<span id="tr_4073" class="t s3_4073">reserved bit is set, the process stops and the logical processor incurs an </span><span id="ts_4073" class="t s6_4073">SPP misconfiguration</span><span id="tt_4073" class="t s3_4073">. Bits in an SPP </span>
<span id="tu_4073" class="t s3_4073">vector in odd positions are also reserved; an SPP misconfiguration occurs also any of those bits are set in the final </span>
<span id="tv_4073" class="t s3_4073">SPP vector. </span>
<span id="tw_4073" class="t s3_4073">SPP misses and SPP misconfigurations are called </span><span id="tx_4073" class="t s6_4073">SPP-related events </span><span id="ty_4073" class="t s3_4073">and cause VM exits. </span>
<span id="tz_4073" class="t s7_4073">29.3.5 </span><span id="t10_4073" class="t s7_4073">Accessed and Dirty Flags for EPT </span>
<span id="t11_4073" class="t s3_4073">The Intel 64 architecture supports </span><span id="t12_4073" class="t s6_4073">accessed and dirty flags </span><span id="t13_4073" class="t s3_4073">in ordinary paging-structure entries (see Section </span>
<span id="t14_4073" class="t s3_4073">4.8). Some processors also support corresponding flags in EPT paging-structure entries. Software should read the </span>
<span id="t15_4073" class="t s3_4073">VMX capability MSR IA32_VMX_EPT_VPID_CAP (see Appendix A.10) to determine whether the processor supports </span>
<span id="t16_4073" class="t s3_4073">this feature. </span>
<span id="t17_4073" class="t s3_4073">Software can enable accessed and dirty flags for EPT using bit 6 of the extended-page-table pointer (EPTP), a VM- </span>
<span id="t18_4073" class="t s3_4073">execution control field (see Table 25-9 in Section 25.6.11). If this bit is 1, the processor will set the accessed and </span>
<span id="t19_4073" class="t s3_4073">dirty flags for EPT as described below. In addition, setting this flag causes processor accesses to guest paging- </span>
<span id="t1a_4073" class="t s3_4073">structure entries to be treated as writes (see below and Section 29.3.3.2). </span>
<span id="t1b_4073" class="t s3_4073">For any EPT paging-structure entry that is used during guest-physical-address translation, bit 8 is the accessed </span>
<span id="t1c_4073" class="t s3_4073">flag. For a EPT paging-structure entry that maps a page (as opposed to referencing another EPT paging structure), </span>
<span id="t1d_4073" class="t s3_4073">bit 9 is the dirty flag. </span>
<span id="t1e_4073" class="t s3_4073">Whenever the processor uses an EPT paging-structure entry as part of guest-physical-address translation, it sets </span>
<span id="t1f_4073" class="t s3_4073">the accessed flag in that entry (if it is not already set). </span>
<span id="t1g_4073" class="t s3_4073">Whenever there is a write to a guest-physical address, the processor sets the dirty flag (if it is not already set) in </span>
<span id="t1h_4073" class="t s3_4073">the EPT paging-structure entry that identifies the final physical address for the guest-physical address (either an </span>
<span id="t1i_4073" class="t s3_4073">EPT PTE or an EPT paging-structure entry in which bit 7 is 1). </span>
<span id="t1j_4073" class="t s3_4073">When accessed and dirty flags for EPT are enabled, processor accesses to guest paging-structure entries are </span>
<span id="t1k_4073" class="t s3_4073">treated as writes (see Section 29.3.3.2). Thus, such an access will cause the processor to set the dirty flag in the </span>
<span id="t1l_4073" class="t s3_4073">EPT paging-structure entry that identifies the final physical address of the guest paging-structure entry. </span>
<span id="t1m_4073" class="t s3_4073">(This does not apply to loads of the PDPTE registers for PAE paging by the MOV to CR instruction; see Section 4.4.1. </span>
<span id="t1n_4073" class="t s3_4073">Those loads of guest PDPTEs are treated as reads and do not cause the processor to set the dirty flag in any EPT </span>
<span id="t1o_4073" class="t s3_4073">paging-structure entry.) </span>
<span id="t1p_4073" class="t s3_4073">These flags are “sticky,” meaning that, once set, the processor does not clear them; only software can clear them. </span>
<span id="t1q_4073" class="t s3_4073">A processor may cache information from the EPT paging-structure entries in TLBs and paging-structure caches </span>
<span id="t1r_4073" class="t s3_4073">(see Section 29.4). This fact implies that, if software changes an accessed flag or a dirty flag from 1 to 0, the </span>
<span id="t1s_4073" class="t s3_4073">processor might not set the corresponding bit in memory on a subsequent access using an affected guest-physical </span>
<span id="t1t_4073" class="t s3_4073">address. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
