ARM GAS  /tmp/cckradHw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM6_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM6_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM6_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM6 init function */
  30:Core/Src/tim.c **** void MX_TIM6_Init(void)
ARM GAS  /tmp/cckradHw.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0193     		str	r3, [sp, #4]
  44 0008 0293     		str	r3, [sp, #8]
  45 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  42:Core/Src/tim.c ****   htim6.Instance = TIM6;
  46              		.loc 1 42 3 is_stmt 1 view .LVU3
  47              		.loc 1 42 18 is_stmt 0 view .LVU4
  48 000c 0E48     		ldr	r0, .L7
  49 000e 0F4A     		ldr	r2, .L7+4
  50 0010 0260     		str	r2, [r0]
  43:Core/Src/tim.c ****   htim6.Init.Prescaler = 0;
  51              		.loc 1 43 3 is_stmt 1 view .LVU5
  52              		.loc 1 43 24 is_stmt 0 view .LVU6
  53 0012 4360     		str	r3, [r0, #4]
  44:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
  45:Core/Src/tim.c ****   htim6.Init.Period = 16;
  57              		.loc 1 45 3 is_stmt 1 view .LVU9
  58              		.loc 1 45 21 is_stmt 0 view .LVU10
  59 0016 1022     		movs	r2, #16
  60 0018 C260     		str	r2, [r0, #12]
  46:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 32 is_stmt 0 view .LVU12
  63 001a 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 47 3 is_stmt 1 view .LVU13
  65              		.loc 1 47 7 is_stmt 0 view .LVU14
  66 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
  68              		.loc 1 47 6 view .LVU15
ARM GAS  /tmp/cckradHw.s 			page 3


  69 0020 58B9     		cbnz	r0, .L5
  70              	.L2:
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU16
  72              		.loc 1 51 37 is_stmt 0 view .LVU17
  73 0022 2023     		movs	r3, #32
  74 0024 0193     		str	r3, [sp, #4]
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 52 3 is_stmt 1 view .LVU18
  76              		.loc 1 52 33 is_stmt 0 view .LVU19
  77 0026 0023     		movs	r3, #0
  78 0028 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  79              		.loc 1 53 3 is_stmt 1 view .LVU20
  80              		.loc 1 53 7 is_stmt 0 view .LVU21
  81 002a 01A9     		add	r1, sp, #4
  82 002c 0648     		ldr	r0, .L7
  83 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  84              	.LVL1:
  85              		.loc 1 53 6 view .LVU22
  86 0032 28B9     		cbnz	r0, .L6
  87              	.L1:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  88              		.loc 1 61 1 view .LVU23
  89 0034 05B0     		add	sp, sp, #20
  90              	.LCFI2:
  91              		.cfi_remember_state
  92              		.cfi_def_cfa_offset 4
  93              		@ sp needed
  94 0036 5DF804FB 		ldr	pc, [sp], #4
  95              	.L5:
  96              	.LCFI3:
  97              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
  98              		.loc 1 49 5 is_stmt 1 view .LVU24
  99 003a FFF7FEFF 		bl	Error_Handler
 100              	.LVL2:
 101 003e F0E7     		b	.L2
 102              	.L6:
  55:Core/Src/tim.c ****   }
 103              		.loc 1 55 5 view .LVU25
 104 0040 FFF7FEFF 		bl	Error_Handler
 105              	.LVL3:
 106              		.loc 1 61 1 is_stmt 0 view .LVU26
 107 0044 F6E7     		b	.L1
 108              	.L8:
 109 0046 00BF     		.align	2
ARM GAS  /tmp/cckradHw.s 			page 4


 110              	.L7:
 111 0048 00000000 		.word	.LANCHOR0
 112 004c 00100040 		.word	1073745920
 113              		.cfi_endproc
 114              	.LFE132:
 116              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 117              		.align	1
 118              		.global	HAL_TIM_Base_MspInit
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 123              	HAL_TIM_Base_MspInit:
 124              	.LVL4:
 125              	.LFB133:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 126              		.loc 1 64 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 8
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 131              		.loc 1 66 3 view .LVU28
 132              		.loc 1 66 20 is_stmt 0 view .LVU29
 133 0000 0268     		ldr	r2, [r0]
 134              		.loc 1 66 5 view .LVU30
 135 0002 094B     		ldr	r3, .L16
 136 0004 9A42     		cmp	r2, r3
 137 0006 00D0     		beq	.L15
 138 0008 7047     		bx	lr
 139              	.L15:
  64:Core/Src/tim.c **** 
 140              		.loc 1 64 1 view .LVU31
 141 000a 82B0     		sub	sp, sp, #8
 142              	.LCFI4:
 143              		.cfi_def_cfa_offset 8
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM6 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 144              		.loc 1 72 5 is_stmt 1 view .LVU32
 145              	.LBB2:
 146              		.loc 1 72 5 view .LVU33
 147              		.loc 1 72 5 view .LVU34
 148 000c 03F50033 		add	r3, r3, #131072
 149 0010 9A6D     		ldr	r2, [r3, #88]
 150 0012 42F01002 		orr	r2, r2, #16
 151 0016 9A65     		str	r2, [r3, #88]
 152              		.loc 1 72 5 view .LVU35
 153 0018 9B6D     		ldr	r3, [r3, #88]
 154 001a 03F01003 		and	r3, r3, #16
 155 001e 0193     		str	r3, [sp, #4]
 156              		.loc 1 72 5 view .LVU36
ARM GAS  /tmp/cckradHw.s 			page 5


 157 0020 019B     		ldr	r3, [sp, #4]
 158              	.LBE2:
 159              		.loc 1 72 5 view .LVU37
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c **** }
 160              		.loc 1 77 1 is_stmt 0 view .LVU38
 161 0022 02B0     		add	sp, sp, #8
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 0
 164              		@ sp needed
 165 0024 7047     		bx	lr
 166              	.L17:
 167 0026 00BF     		.align	2
 168              	.L16:
 169 0028 00100040 		.word	1073745920
 170              		.cfi_endproc
 171              	.LFE133:
 173              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 174              		.align	1
 175              		.global	HAL_TIM_Base_MspDeInit
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	HAL_TIM_Base_MspDeInit:
 181              	.LVL5:
 182              	.LFB134:
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  80:Core/Src/tim.c **** {
 183              		.loc 1 80 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 188              		.loc 1 82 3 view .LVU40
 189              		.loc 1 82 20 is_stmt 0 view .LVU41
 190 0000 0268     		ldr	r2, [r0]
 191              		.loc 1 82 5 view .LVU42
 192 0002 054B     		ldr	r3, .L21
 193 0004 9A42     		cmp	r2, r3
 194 0006 00D0     		beq	.L20
 195              	.L18:
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
  87:Core/Src/tim.c ****     /* Peripheral clock disable */
  88:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
  92:Core/Src/tim.c ****   }
ARM GAS  /tmp/cckradHw.s 			page 6


  93:Core/Src/tim.c **** }
 196              		.loc 1 93 1 view .LVU43
 197 0008 7047     		bx	lr
 198              	.L20:
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 199              		.loc 1 88 5 is_stmt 1 view .LVU44
 200 000a 044A     		ldr	r2, .L21+4
 201 000c 936D     		ldr	r3, [r2, #88]
 202 000e 23F01003 		bic	r3, r3, #16
 203 0012 9365     		str	r3, [r2, #88]
 204              		.loc 1 93 1 is_stmt 0 view .LVU45
 205 0014 F8E7     		b	.L18
 206              	.L22:
 207 0016 00BF     		.align	2
 208              	.L21:
 209 0018 00100040 		.word	1073745920
 210 001c 00100240 		.word	1073876992
 211              		.cfi_endproc
 212              	.LFE134:
 214              		.global	htim6
 215              		.section	.bss.htim6,"aw",%nobits
 216              		.align	2
 217              		.set	.LANCHOR0,. + 0
 220              	htim6:
 221 0000 00000000 		.space	76
 221      00000000 
 221      00000000 
 221      00000000 
 221      00000000 
 222              		.text
 223              	.Letext0:
 224              		.file 2 "/home/alexw/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-non
 225              		.file 3 "/home/alexw/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-non
 226              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 227              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 228              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 229              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 230              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 231              		.file 9 "Core/Inc/main.h"
 232              		.file 10 "Core/Inc/tim.h"
ARM GAS  /tmp/cckradHw.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cckradHw.s:20     .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/cckradHw.s:26     .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/cckradHw.s:111    .text.MX_TIM6_Init:0000000000000048 $d
     /tmp/cckradHw.s:117    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cckradHw.s:123    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cckradHw.s:169    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cckradHw.s:174    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cckradHw.s:180    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cckradHw.s:209    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/cckradHw.s:220    .bss.htim6:0000000000000000 htim6
     /tmp/cckradHw.s:216    .bss.htim6:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
