ExecStartTime: 1714989235
Domain of the design: Unit Level Test
RegID: 10878.122.3364
timeout: 720
Device: GEMINI_COMPACT_104x68
Strategy: delay

    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 42)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Mon May  6 09:53:56 2024 GMT

INFO: Created design: orim_generic. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_alert_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_mubi_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_ram_1p_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_pad_wrapper_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_subreg_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_util_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/top_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/entropy_src_reg_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/entropy_src_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/edn_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/ast_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/jtag_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_ctrl_reg_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_ctrl_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_phy_pkg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_fifo_sync.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_flash.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_flash_bank.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_ram_1p.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_ram_1p.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_39_32_dec.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_39_32_enc.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_64_57_dec.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_64_57_enc.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_adapter_sram.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_cmd_intg_chk.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_cmd_intg_gen.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_data_integ_dec.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_data_integ_enc.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_err.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_rsp_intg_gen.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_sram_byte.sv
INFO: Adding constraint file /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: orim_generic
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_alert_pkg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_alert_pkg.sv' to AST representation.
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_alert_pkg.sv:19: ERROR: syntax error, unexpected OP_CAST
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: orim_generic
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pad_wrapper_pkg.sv:5:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_reg_pkg.sv:7:1: Compile package "entropy_src_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Compile module "work@prim_generic_flash".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:8:1: Compile module "work@prim_generic_flash_bank".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:8:1: Compile module "work@prim_generic_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:11:1: Compile module "work@prim_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:19:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_gen.sv:10:1: Compile module "work@tlul_cmd_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:17:1: Compile module "work@tlul_sram_byte".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:23:10: Implicit port type (wire) for "init_busy_o",
there are 2 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:87:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_cmd_intg_check".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:119:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:125:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_reads_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:273:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sram_byte.gen_no_integ_handling".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:331:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:374:42: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:378:14: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0].gen_ft_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:429:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_rmask".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[8]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[9]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[10]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[11]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[12]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[13]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[14]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[15]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[16]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[17]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[18]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[19]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[20]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[21]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[22]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[23]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[24]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[25]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[26]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[27]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[28]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[29]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[30]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[31]".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Top level module "work@prim_generic_flash".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 29.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:433: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:357: Post-incrementation operations are handled as pre-incrementation.
Warning: Removing unelaborated module: \tlul_sram_byte from the design.
Warning: Removing unelaborated module: \tlul_err from the design.
Warning: Removing unelaborated module: \tlul_data_integ_enc from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_gen from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_chk from the design.
Warning: Removing unelaborated module: \tlul_rsp_intg_gen from the design.
Warning: Removing unelaborated module: \prim_fifo_sync from the design.
Warning: Removing unelaborated module: \tlul_data_integ_dec from the design.
Warning: Removing unelaborated module: \prim_secded_inv_64_57_dec from the design.
Warning: Removing unelaborated module: \prim_secded_inv_39_32_dec from the design.
Warning: Removing unelaborated module: \prim_generic_ram_1p from the design.
Warning: Removing unelaborated module: \prim_generic_flash_bank from the design.
Warning: Removing unelaborated module: \prim_ram_1p from the design.
Warning: Removing unelaborated module: \tlul_adapter_sram from the design.
Generating RTLIL representation for module `$paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram'.
Warning: reg '\req_type_o' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:321.10-321.49.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank'.
Warning: reg '\mem_part' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:156.10-156.31.
Warning: reg '\unused_prog_type' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:417.10-417.44.
Generating RTLIL representation for module `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync'.
Generating RTLIL representation for module `\prim_generic_flash'.
Generating RTLIL representation for module `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.

-- Running command `hierarchy -top prim_generic_flash' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err

3.2. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Removed 0 unused modules.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.

Dumping file hier_info.json ...
 Process module "$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\\prim_generic_ram_1p"
 Process module "$paramod$11f43933c71010aa28c6547a523459764229d051\\prim_ram_1p"
 Process module "$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\\tlul_adapter_sram"
 Process module "$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\\prim_generic_flash_bank"
 Process module "$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\\tlul_rsp_intg_gen"
 Process module "$paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\\tlul_sram_byte"
 Process module "$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\\prim_generic_ram_1p"
 Process module "$paramod$68488b4082b243b7869032eda803e712bc9dd859\\prim_ram_1p"
 Process module "$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\\prim_fifo_sync"
 Process module "$paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\\prim_ram_1p"
 Process module "$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\\prim_generic_ram_1p"
 Process module "$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\\prim_fifo_sync"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_enc"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err"
 Process module "$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\\prim_fifo_sync"
 Process module "$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\\prim_fifo_sync"
 Process module "prim_secded_inv_39_32_enc"
 Process module "prim_secded_inv_64_57_enc"
Dumping file port_info.json ...

Warnings: 36 unique messages, 36 total
End of script. Logfile hash: a77f86d369, CPU: user 8.47s system 0.39s, MEM: 399.54 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 2x read_systemverilog (8 sec), 0% 1x analyze (0 sec), ...
INFO: ANL: Design orim_generic is analyzed
INFO: ANL: Top Modules: prim_generic_flash

INFO: ANL: Design orim_generic is analyzed
INFO: ANL: Top Modules: prim_generic_flash

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: orim_generic
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s orim_generic.ys -l orim_generic_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s orim_generic.ys -l orim_generic_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `orim_generic.ys' --

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pad_wrapper_pkg.sv:5:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_reg_pkg.sv:7:1: Compile package "entropy_src_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139:1: Compile module "work@BRAM2x18_SDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084:1: Compile module "work@BRAM2x18_TDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:285:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1058:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1073:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1029:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:565:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:583:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:676:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:727:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1178:1: Compile module "work@_$_mem_v2_asymmetric".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Compile module "work@prim_generic_flash".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:8:1: Compile module "work@prim_generic_flash_bank".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:8:1: Compile module "work@prim_generic_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:11:1: Compile module "work@prim_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:19:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_gen.sv:10:1: Compile module "work@tlul_cmd_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:17:1: Compile module "work@tlul_sram_byte".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179:61: Implicit port type (wire) for "RD_DATA".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:23:10: Implicit port type (wire) for "init_busy_o",
there are 2 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:87:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_cmd_intg_check".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:119:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:125:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_reads_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:273:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sram_byte.gen_no_integ_handling".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:331:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:374:42: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:378:14: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0].gen_ft_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:429:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_rmask".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[8]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[9]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[10]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[11]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[12]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[13]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[14]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[15]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[16]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[17]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[18]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[19]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[20]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[21]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[22]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[23]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[24]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[25]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[26]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[27]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[28]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[29]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[30]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[31]".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Top level module "work@prim_generic_flash".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 29.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 16
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:433: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:357: Post-incrementation operations are handled as pre-incrementation.
Warning: Removing unelaborated module: \tlul_sram_byte from the design.
Warning: Removing unelaborated module: \tlul_err from the design.
Warning: Removing unelaborated module: \prim_secded_inv_39_32_dec from the design.
Warning: Removing unelaborated module: \prim_ram_1p from the design.
Warning: Removing unelaborated module: \prim_generic_ram_1p from the design.
Warning: Removing unelaborated module: \prim_generic_flash_bank from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_gen from the design.
Warning: Removing unelaborated module: \prim_fifo_sync from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_chk from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \tlul_rsp_intg_gen from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \tlul_data_integ_dec from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Warning: Removing unelaborated module: \prim_secded_inv_64_57_dec from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \tlul_data_integ_enc from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \tlul_adapter_sram from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Generating RTLIL representation for module `$paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync'.
Generating RTLIL representation for module `\prim_generic_flash'.
Generating RTLIL representation for module `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank'.
Warning: reg '\mem_part' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:156.10-156.31.
Warning: reg '\unused_prog_type' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:417.10-417.44.
Generating RTLIL representation for module `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.
Generating RTLIL representation for module `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram'.
Warning: reg '\req_type_o' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:321.10-321.49.
Generating RTLIL representation for module `$paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err

2.2. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Removed 0 unused modules.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err

3.17.2. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Removed 0 unused modules.

3.18. Executing PROC pass (convert processes to netlists).

3.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037 in module $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020 in module $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012 in module $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007 in module $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978 in module $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970 in module $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965 in module $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820 in module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742 in module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:247$739 in module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:227$737 in module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735 in module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699 in module $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691 in module $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686 in module $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632 in module $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.
Marked 15 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:161$576 in module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Marked 34 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155 in module $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:124$114 in module prim_generic_flash.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97 in module $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89 in module $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84 in module $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12 in module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
Removed a total of 0 dead cases.

3.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 195 assignments to connections.

3.18.4. Executing PROC_INIT pass (extract init attributes).

3.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012'.
Found async reset \rst_ni in `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007'.
Found async reset \rst_ni in `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970'.
Found async reset \rst_ni in `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965'.
Found async reset \rst_ni in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735'.
Found async reset \rst_ni in `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691'.
Found async reset \rst_ni in `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686'.
Found async reset \rst_ni in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
Found async reset \rst_ni in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
Found async reset \rst_ni in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580'.
Found async reset \rst_ni in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
Found async reset \rst_ni in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:161$576'.
Found async reset \rst_ni in `\prim_generic_flash.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:124$114'.
Found async reset \rst_ni in `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89'.
Found async reset \rst_ni in `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84'.

3.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~100 debug messages>

3.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
     1/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1052
     2/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_DATA[31:0]$1051
     3/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_ADDR[7:0]$1050
     4/12: $2$fordecl_block14.i[31:0]$1046
     5/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1049
     6/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_DATA[31:0]$1048
     7/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_ADDR[7:0]$1047
     8/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1045
     9/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_DATA[31:0]$1044
    10/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_ADDR[7:0]$1043
    11/12: $1$fordecl_block14.i[31:0]$1042
    12/12: $0\rdata_o[31:0]
Creating decoders for process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
     1/2: $1$lookahead\gen_normal_fifo.storage$1019[33:0]$1024
     2/2: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$993[31:0]$1023
Creating decoders for process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
     1/2: $1$lookahead\gen_normal_fifo.storage$977[9:0]$982
     2/2: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$951[31:0]$981
Creating decoders for process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$946'.
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$941'.
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$936'.
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$931'.
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:431$929'.
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
     1/11: $1$fordecl_block11.i[31:0]$830
     2/11: $1\wdata_int[31:0]
     3/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$730[31:0]$838
     4/11: $1\wmask_int[31:0]
     5/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$729[31:0]$837
     6/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$728[31:0]$836
     7/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$727[31:0]$835
     8/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$726[31:0]$834
     9/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$725[31:0]$833
    10/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$724[31:0]$832
    11/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$723[31:0]$831
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
     1/4: $1\wdata_intg[6:0]
     2/4: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:370$718[31:0]$746
     3/4: $1\wmask_intg[6:0]
     4/4: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:369$717[31:0]$745
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:247$739'.
     1/2: $2\d_error[0:0]
     2/2: $1\d_error[0:0]
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:227$737'.
     1/3: $3\d_valid[0:0]
     2/3: $2\d_valid[0:0]
     3/3: $1\d_valid[0:0]
Creating decoders for process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735'.
     1/1: $0\intg_error_q[0:0]
Creating decoders for process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
     1/2: $1$lookahead\gen_normal_fifo.storage$698[79:0]$703
     2/2: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$672[31:0]$702
Creating decoders for process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `\prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:12$650'.
Creating decoders for process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
     1/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$647
     2/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_DATA[31:0]$646
     3/12: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_ADDR[15:0]$645
     4/12: $2$fordecl_block13.i[31:0]$641
     5/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$644
     6/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_DATA[31:0]$643
     7/12: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_ADDR[15:0]$642
     8/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$640
     9/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_DATA[31:0]$639
    10/12: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_ADDR[15:0]$638
    11/12: $1$fordecl_block13.i[31:0]$637
    12/12: $0\rdata_o[31:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
     1/88: $15\st_d[2:0]
     2/88: $4\index_cnt_inc[0:0]
     3/88: $6\time_cnt_inc[0:0]
     4/88: $3\mem_wdata[31:0]
     5/88: $4\mem_wr[0:0]
     6/88: $9\mem_req[0:0]
     7/88: $8\pop_cmd[0:0]
     8/88: $4\index_cnt_clr[0:0]
     9/88: $8\time_cnt_clr[0:0]
    10/88: $14\st_d[2:0]
    11/88: $6\done_o[0:0]
    12/88: $3\index_cnt_clr[0:0]
    13/88: $7\time_cnt_clr[0:0]
    14/88: $5\done_o[0:0]
    15/88: $7\pop_cmd[0:0]
    16/88: $13\st_d[2:0]
    17/88: $2\mem_wdata[31:0]
    18/88: $3\mem_wr[0:0]
    19/88: $8\mem_req[0:0]
    20/88: $3\index_cnt_inc[0:0]
    21/88: $5\time_cnt_inc[0:0]
    22/88: $4\time_cnt_inc[0:0]
    23/88: $2\mem_wr[0:0]
    24/88: $7\mem_req[0:0]
    25/88: $6\pop_cmd[0:0]
    26/88: $6\time_cnt_clr[0:0]
    27/88: $12\st_d[2:0]
    28/88: $4\done_o[0:0]
    29/88: $11\st_d[2:0]
    30/88: $5\time_cnt_clr[0:0]
    31/88: $6\prog_pend_d[0:0]
    32/88: $10\st_d[2:0]
    33/88: $4\time_cnt_set1[0:0]
    34/88: $6\mem_req[0:0]
    35/88: $5\pop_cmd[0:0]
    36/88: $4\time_cnt_clr[0:0]
    37/88: $4\pop_cmd[0:0]
    38/88: $5\mem_req[0:0]
    39/88: $3\time_cnt_set1[0:0]
    40/88: $3\time_cnt_clr[0:0]
    41/88: $9\st_d[2:0]
    42/88: $3\done_o[0:0]
    43/88: $5\prog_pend_d[0:0]
    44/88: $3\time_cnt_inc[0:0]
    45/88: $3\pop_cmd[0:0]
    46/88: $4\mem_req[0:0]
    47/88: $4\prog_pend_d[0:0]
    48/88: $2\time_cnt_set1[0:0]
    49/88: $2\time_cnt_clr[0:0]
    50/88: $8\st_d[2:0]
    51/88: $2\done_o[0:0]
    52/88: $5\time_limit_d[31:0]
    53/88: $5\index_limit_d[31:0]
    54/88: $7\st_d[2:0]
    55/88: $4\time_limit_d[31:0]
    56/88: $4\index_limit_d[31:0]
    57/88: $6\st_d[2:0]
    58/88: $5\st_d[2:0]
    59/88: $3\prog_pend_d[0:0]
    60/88: $3\mem_req[0:0]
    61/88: $3\time_limit_d[31:0]
    62/88: $3\index_limit_d[31:0]
    63/88: $4\st_d[2:0]
    64/88: $2\time_cnt_inc[0:0]
    65/88: $2\mem_req[0:0]
    66/88: $2\pop_cmd[0:0]
    67/88: $2\prog_pend_d[0:0]
    68/88: $2\time_limit_d[31:0]
    69/88: $2\index_limit_d[31:0]
    70/88: $2\index_cnt_inc[0:0]
    71/88: $3\st_d[2:0]
    72/88: $2\index_cnt_clr[0:0]
    73/88: $2\st_d[2:0]
    74/88: $1\st_d[2:0]
    75/88: $1\init_busy_o[0:0]
    76/88: $1\pop_cmd[0:0]
    77/88: $1\mem_wdata[31:0]
    78/88: $1\mem_wr[0:0]
    79/88: $1\mem_req[0:0]
    80/88: $1\prog_pend_d[0:0]
    81/88: $1\time_limit_d[31:0]
    82/88: $1\index_limit_d[31:0]
    83/88: $1\index_cnt_clr[0:0]
    84/88: $1\index_cnt_inc[0:0]
    85/88: $1\time_cnt_set1[0:0]
    86/88: $1\time_cnt_clr[0:0]
    87/88: $1\time_cnt_inc[0:0]
    88/88: $1\done_o[0:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
     1/2: $0\index_cnt[31:0]
     2/2: $0\time_cnt[31:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
     1/2: $0\info_sel_q[0:0]
     2/2: $0\rd_part_q[0:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580'.
     1/1: $0\rd_data_q[31:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
     1/4: $0\mem_rd_q[0:0]
     2/4: $0\prog_pend_q[0:0]
     3/4: $0\index_limit_q[31:0]
     4/4: $0\time_limit_q[31:0]
Creating decoders for process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:161$576'.
     1/1: $0\st_q[2:0]
Creating decoders for process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
     1/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$542
     2/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_DATA[31:0]$541
     3/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_ADDR[4:0]$540
     4/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$539
     5/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_DATA[31:0]$538
     6/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_ADDR[4:0]$537
     7/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$536
     8/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_DATA[31:0]$535
     9/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_ADDR[4:0]$534
    10/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$533
    11/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_DATA[31:0]$532
    12/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_ADDR[4:0]$531
    13/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$530
    14/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_DATA[31:0]$529
    15/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_ADDR[4:0]$528
    16/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$527
    17/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_DATA[31:0]$526
    18/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_ADDR[4:0]$525
    19/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$524
    20/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_DATA[31:0]$523
    21/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_ADDR[4:0]$522
    22/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$521
    23/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_DATA[31:0]$520
    24/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_ADDR[4:0]$519
    25/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$518
    26/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_DATA[31:0]$517
    27/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_ADDR[4:0]$516
    28/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$515
    29/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_DATA[31:0]$514
    30/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_ADDR[4:0]$513
    31/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$512
    32/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_DATA[31:0]$511
    33/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_ADDR[4:0]$510
    34/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$509
    35/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_DATA[31:0]$508
    36/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_ADDR[4:0]$507
    37/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$506
    38/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_DATA[31:0]$505
    39/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_ADDR[4:0]$504
    40/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$503
    41/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_DATA[31:0]$502
    42/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_ADDR[4:0]$501
    43/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$500
    44/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_DATA[31:0]$499
    45/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_ADDR[4:0]$498
    46/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$497
    47/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_DATA[31:0]$496
    48/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_ADDR[4:0]$495
    49/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$494
    50/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_DATA[31:0]$493
    51/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_ADDR[4:0]$492
    52/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$491
    53/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_DATA[31:0]$490
    54/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_ADDR[4:0]$489
    55/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$488
    56/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_DATA[31:0]$487
    57/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_ADDR[4:0]$486
    58/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$485
    59/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_DATA[31:0]$484
    60/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_ADDR[4:0]$483
    61/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$482
    62/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_DATA[31:0]$481
    63/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_ADDR[4:0]$480
    64/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$479
    65/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_DATA[31:0]$478
    66/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_ADDR[4:0]$477
    67/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$476
    68/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_DATA[31:0]$475
    69/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_ADDR[4:0]$474
    70/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$473
    71/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_DATA[31:0]$472
    72/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_ADDR[4:0]$471
    73/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$470
    74/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_DATA[31:0]$469
    75/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_ADDR[4:0]$468
    76/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$467
    77/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_DATA[31:0]$466
    78/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_ADDR[4:0]$465
    79/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$464
    80/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_DATA[31:0]$463
    81/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_ADDR[4:0]$462
    82/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$461
    83/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_DATA[31:0]$460
    84/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_ADDR[4:0]$459
    85/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$458
    86/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_DATA[31:0]$457
    87/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_ADDR[4:0]$456
    88/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$455
    89/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_DATA[31:0]$454
    90/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_ADDR[4:0]$453
    91/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$452
    92/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_DATA[31:0]$451
    93/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_ADDR[4:0]$450
    94/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$449
    95/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_DATA[31:0]$448
    96/291: $3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_ADDR[4:0]$447
    97/291: $2$fordecl_block12.i[31:0]$350
    98/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$446
    99/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_DATA[31:0]$445
   100/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_ADDR[4:0]$444
   101/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$443
   102/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_DATA[31:0]$442
   103/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_ADDR[4:0]$441
   104/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$440
   105/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_DATA[31:0]$439
   106/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_ADDR[4:0]$438
   107/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$437
   108/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_DATA[31:0]$436
   109/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_ADDR[4:0]$435
   110/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$434
   111/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_DATA[31:0]$433
   112/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_ADDR[4:0]$432
   113/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$431
   114/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_DATA[31:0]$430
   115/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_ADDR[4:0]$429
   116/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$428
   117/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_DATA[31:0]$427
   118/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_ADDR[4:0]$426
   119/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$425
   120/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_DATA[31:0]$424
   121/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_ADDR[4:0]$423
   122/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$422
   123/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_DATA[31:0]$421
   124/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_ADDR[4:0]$420
   125/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$419
   126/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_DATA[31:0]$418
   127/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_ADDR[4:0]$417
   128/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$416
   129/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_DATA[31:0]$415
   130/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_ADDR[4:0]$414
   131/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$413
   132/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_DATA[31:0]$412
   133/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_ADDR[4:0]$411
   134/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$410
   135/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_DATA[31:0]$409
   136/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_ADDR[4:0]$408
   137/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$407
   138/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_DATA[31:0]$406
   139/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_ADDR[4:0]$405
   140/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$404
   141/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_DATA[31:0]$403
   142/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_ADDR[4:0]$402
   143/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$401
   144/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_DATA[31:0]$400
   145/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_ADDR[4:0]$399
   146/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$398
   147/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_DATA[31:0]$397
   148/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_ADDR[4:0]$396
   149/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$395
   150/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_DATA[31:0]$394
   151/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_ADDR[4:0]$393
   152/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$392
   153/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_DATA[31:0]$391
   154/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_ADDR[4:0]$390
   155/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$389
   156/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_DATA[31:0]$388
   157/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_ADDR[4:0]$387
   158/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$386
   159/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_DATA[31:0]$385
   160/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_ADDR[4:0]$384
   161/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$383
   162/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_DATA[31:0]$382
   163/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_ADDR[4:0]$381
   164/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$380
   165/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_DATA[31:0]$379
   166/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_ADDR[4:0]$378
   167/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$377
   168/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_DATA[31:0]$376
   169/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_ADDR[4:0]$375
   170/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$374
   171/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_DATA[31:0]$373
   172/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_ADDR[4:0]$372
   173/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$371
   174/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_DATA[31:0]$370
   175/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_ADDR[4:0]$369
   176/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$368
   177/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_DATA[31:0]$367
   178/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_ADDR[4:0]$366
   179/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$365
   180/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_DATA[31:0]$364
   181/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_ADDR[4:0]$363
   182/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$362
   183/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_DATA[31:0]$361
   184/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_ADDR[4:0]$360
   185/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$359
   186/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_DATA[31:0]$358
   187/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_ADDR[4:0]$357
   188/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$356
   189/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_DATA[31:0]$355
   190/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_ADDR[4:0]$354
   191/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$353
   192/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_DATA[31:0]$352
   193/291: $2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_ADDR[4:0]$351
   194/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$349
   195/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_DATA[31:0]$348
   196/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_ADDR[4:0]$347
   197/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$346
   198/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_DATA[31:0]$345
   199/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_ADDR[4:0]$344
   200/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$343
   201/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_DATA[31:0]$342
   202/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_ADDR[4:0]$341
   203/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$340
   204/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_DATA[31:0]$339
   205/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_ADDR[4:0]$338
   206/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$337
   207/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_DATA[31:0]$336
   208/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_ADDR[4:0]$335
   209/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$334
   210/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_DATA[31:0]$333
   211/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_ADDR[4:0]$332
   212/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$331
   213/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_DATA[31:0]$330
   214/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_ADDR[4:0]$329
   215/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$328
   216/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_DATA[31:0]$327
   217/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_ADDR[4:0]$326
   218/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$325
   219/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_DATA[31:0]$324
   220/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_ADDR[4:0]$323
   221/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$322
   222/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_DATA[31:0]$321
   223/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_ADDR[4:0]$320
   224/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$319
   225/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_DATA[31:0]$318
   226/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_ADDR[4:0]$317
   227/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$316
   228/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_DATA[31:0]$315
   229/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_ADDR[4:0]$314
   230/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$313
   231/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_DATA[31:0]$312
   232/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_ADDR[4:0]$311
   233/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$310
   234/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_DATA[31:0]$309
   235/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_ADDR[4:0]$308
   236/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$307
   237/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_DATA[31:0]$306
   238/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_ADDR[4:0]$305
   239/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$304
   240/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_DATA[31:0]$303
   241/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_ADDR[4:0]$302
   242/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$301
   243/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_DATA[31:0]$300
   244/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_ADDR[4:0]$299
   245/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$298
   246/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_DATA[31:0]$297
   247/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_ADDR[4:0]$296
   248/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$295
   249/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_DATA[31:0]$294
   250/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_ADDR[4:0]$293
   251/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$292
   252/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_DATA[31:0]$291
   253/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_ADDR[4:0]$290
   254/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$289
   255/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_DATA[31:0]$288
   256/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_ADDR[4:0]$287
   257/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$286
   258/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_DATA[31:0]$285
   259/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_ADDR[4:0]$284
   260/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$283
   261/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_DATA[31:0]$282
   262/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_ADDR[4:0]$281
   263/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$280
   264/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_DATA[31:0]$279
   265/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_ADDR[4:0]$278
   266/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$277
   267/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_DATA[31:0]$276
   268/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_ADDR[4:0]$275
   269/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$274
   270/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_DATA[31:0]$273
   271/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_ADDR[4:0]$272
   272/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$271
   273/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_DATA[31:0]$270
   274/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_ADDR[4:0]$269
   275/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$268
   276/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_DATA[31:0]$267
   277/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_ADDR[4:0]$266
   278/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$265
   279/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_DATA[31:0]$264
   280/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_ADDR[4:0]$263
   281/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$262
   282/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_DATA[31:0]$261
   283/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_ADDR[4:0]$260
   284/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$259
   285/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_DATA[31:0]$258
   286/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_ADDR[4:0]$257
   287/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$256
   288/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_DATA[31:0]$255
   289/291: $1$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_ADDR[4:0]$254
   290/291: $1$fordecl_block12.i[31:0]$253
   291/291: $0\rdata_o[31:0]
Creating decoders for process `\prim_generic_flash.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:124$114'.
     1/1: $0\cfg_rvalid[0:0]
Creating decoders for process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
     1/2: $1$lookahead\gen_normal_fifo.storage$96[111:0]$101
     2/2: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$70[31:0]$100
Creating decoders for process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `\prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:12$48'.
Creating decoders for process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
     1/6: $2\fulldata_chk[0:0]
     2/6: $2\mask_chk[0:0]
     3/6: $2\addr_sz_chk[0:0]
     4/6: $1\fulldata_chk[0:0]
     5/6: $1\mask_chk[0:0]
     6/6: $1\addr_sz_chk[0:0]
Creating decoders for process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
Creating decoders for process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:44$3'.

3.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:285$722.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$946'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:285$734.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$946'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:285$734.val' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$946'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:266$721.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$941'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:266$733.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$941'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:266$733.val' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$941'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_false_loose$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:115$720.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$936'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_false_loose$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:115$732.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$936'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_false_loose$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:115$732.val' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$936'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:114$719.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$931'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:114$731.$result' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$931'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\prim_mubi_pkg::mubi4_test_true_strict$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:114$731.val' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$931'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\gen_rmask.rmask' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:431$929'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\gen_rmask.$fordecl_block10.i' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:431$929'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\wmask_int' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\wdata_int' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$fordecl_block11.i' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$723' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$724' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$725' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$726' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$727' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$728' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:358$729' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:359$730' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\wmask_intg' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\wdata_intg' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:369$717' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:370$718' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\d_error' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:247$739'.
No latch inferred for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\d_valid' from process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:227$737'.
No latch inferred for signal `\prim_secded_inv_64_57_enc.\data_o' from process `\prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:12$650'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\init_busy_o' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\done_o' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\st_d' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_cnt_inc' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_cnt_clr' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_cnt_set1' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\index_cnt_inc' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\index_cnt_clr' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\index_limit_d' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_limit_d' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\prog_pend_d' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\mem_req' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\mem_wr' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\mem_wdata' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\pop_cmd' from process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
No latch inferred for signal `\prim_secded_inv_39_32_enc.\data_o' from process `\prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:12$48'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\addr_sz_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\mask_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\fulldata_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:23$1.$result' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:23$2.$result' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:23$2.tl' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:23$2.$unnamed_block$47.payload' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:23$2.$unnamed_block$47.unused_tlul' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tl_o' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:44$3'.

3.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.\rdata_o' using process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$fordecl_block14.i' using process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_ADDR' using process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_DATA' using process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN' using process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$993' using process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$lookahead\gen_normal_fifo.storage$1019' using process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012'.
  created $adff cell `$procdff$3959' with positive edge clock and negative level reset.
Creating register for signal `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007'.
  created $adff cell `$procdff$3960' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$951' using process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$lookahead\gen_normal_fifo.storage$977' using process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970'.
  created $adff cell `$procdff$3964' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965'.
  created $adff cell `$procdff$3965' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.\intg_error_q' using process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735'.
  created $adff cell `$procdff$3966' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$672' using process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$lookahead\gen_normal_fifo.storage$698' using process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691'.
  created $adff cell `$procdff$3970' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686'.
  created $adff cell `$procdff$3971' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.\rdata_o' using process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$fordecl_block13.i' using process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_ADDR' using process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_DATA' using process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN' using process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_cnt' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
  created $adff cell `$procdff$3977' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\index_cnt' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
  created $adff cell `$procdff$3978' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\rd_part_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
  created $adff cell `$procdff$3979' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\info_sel_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
  created $adff cell `$procdff$3980' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\rd_data_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580'.
  created $adff cell `$procdff$3981' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\index_limit_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
  created $adff cell `$procdff$3982' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\time_limit_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
  created $adff cell `$procdff$3983' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\prog_pend_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
  created $adff cell `$procdff$3984' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\mem_rd_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
  created $adff cell `$procdff$3985' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.\st_q' using process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:161$576'.
  created $adff cell `$procdff$3986' with positive edge clock and negative level reset.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.\rdata_o' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$fordecl_block12.i' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_ADDR' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_DATA' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN' using process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `\prim_generic_flash.\cfg_rvalid' using process `\prim_generic_flash.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:124$114'.
  created $adff cell `$procdff$4085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:127$70' using process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$lookahead\gen_normal_fifo.storage$96' using process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89'.
  created $adff cell `$procdff$4089' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84'.
  created $adff cell `$procdff$4090' with positive edge clock and negative level reset.

3.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
Removing empty process `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$1037'.
Found and cleaned up 1 empty switch in `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
Removing empty process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$1020'.
Found and cleaned up 3 empty switches in `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012'.
Removing empty process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$1012'.
Found and cleaned up 3 empty switches in `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007'.
Removing empty process `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$1007'.
Found and cleaned up 1 empty switch in `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
Removing empty process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$978'.
Found and cleaned up 3 empty switches in `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970'.
Removing empty process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$970'.
Found and cleaned up 3 empty switches in `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965'.
Removing empty process `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$965'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$946'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$941'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$936'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:0$931'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:431$929'.
Found and cleaned up 1 empty switch in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:352$820'.
Found and cleaned up 1 empty switch in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:364$742'.
Found and cleaned up 2 empty switches in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:247$739'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:247$739'.
Found and cleaned up 3 empty switches in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:227$737'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:227$737'.
Found and cleaned up 1 empty switch in `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735'.
Removing empty process `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:93$735'.
Found and cleaned up 1 empty switch in `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
Removing empty process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$699'.
Found and cleaned up 3 empty switches in `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691'.
Removing empty process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$691'.
Found and cleaned up 3 empty switches in `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686'.
Removing empty process `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$686'.
Removing empty process `prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:12$650'.
Found and cleaned up 3 empty switches in `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
Removing empty process `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$632'.
Found and cleaned up 15 empty switches in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:226$588'.
Found and cleaned up 5 empty switches in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:212$584'.
Found and cleaned up 1 empty switch in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:193$582'.
Found and cleaned up 1 empty switch in `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:182$580'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:166$578'.
Removing empty process `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:161$576'.
Found and cleaned up 34 empty switches in `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
Removing empty process `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:55$155'.
Removing empty process `prim_generic_flash.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:124$114'.
Found and cleaned up 1 empty switch in `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
Removing empty process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:125$97'.
Found and cleaned up 3 empty switches in `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89'.
Removing empty process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:92$89'.
Found and cleaned up 3 empty switches in `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84'.
Removing empty process `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:78$84'.
Removing empty process `prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:12$48'.
Found and cleaned up 2 empty switches in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
Removing empty process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:46$12'.
Removing empty process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$5'.
Removing empty process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:44$3'.
Cleaned up 100 empty switches.

3.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.
Optimizing module $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.
<suppressed ~3 debug messages>
Optimizing module $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.
<suppressed ~3 debug messages>
Optimizing module $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p.
Optimizing module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
<suppressed ~98 debug messages>
Optimizing module $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.
<suppressed ~3 debug messages>
Optimizing module prim_secded_inv_64_57_enc.
<suppressed ~14 debug messages>
Optimizing module $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.
Optimizing module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
<suppressed ~23 debug messages>
Optimizing module $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.
<suppressed ~32 debug messages>
Optimizing module prim_generic_flash.
Optimizing module $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.
<suppressed ~3 debug messages>
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc.
Optimizing module prim_secded_inv_39_32_enc.
<suppressed ~14 debug messages>
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
<suppressed ~7 debug messages>
Optimizing module $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.
Optimizing module $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte.
Optimizing module $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p.
Optimizing module $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p.

3.19. Executing SPLITNETS pass (splitting up multi-bit signals).

3.20. Executing DEMUXMAP pass.

3.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p.
Deleting now unused module $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p.
Deleting now unused module $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram.
Deleting now unused module $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank.
Deleting now unused module $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.
Deleting now unused module $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte.
Deleting now unused module $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p.
Deleting now unused module $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p.
Deleting now unused module $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync.
Deleting now unused module $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p.
Deleting now unused module $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p.
Deleting now unused module $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
Deleting now unused module $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync.
Deleting now unused module $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
<suppressed ~21 debug messages>

3.22. Executing DEMUXMAP pass.

3.23. Executing TRIBUF pass.

3.24. Executing TRIBUF pass.

3.25. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port prim_generic_flash.flash_test_mode_a_io to input.
Demoting inout port prim_generic_flash.flash_test_voltage_h_io to input.

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~167 debug messages>

3.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 238 unused cells and 2600 unused wires.
<suppressed ~284 debug messages>

3.28. Executing CHECK pass (checking for obvious problems).
Checking module prim_generic_flash...
Found and reported 0 problems.

3.29. Printing statistics.

=== prim_generic_flash ===

   Number of wires:               1906
   Number of wire bits:          26370
   Number of public wires:         473
   Number of public wire bits:    6531
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:               1651
     $add                           16
     $adff                          31
     $and                           59
     $dff                           10
     $eq                           243
     $logic_and                     10
     $logic_not                     24
     $logic_or                       5
     $lt                            14
     $memrd_v2                       5
     $memwr_v2                      36
     $mul                           10
     $mux                         1032
     $ne                             2
     $neg                           10
     $not                           49
     $or                            26
     $pmux                          27
     $reduce_and                     3
     $reduce_or                      6
     $reduce_xor                    14
     $shift                         10
     $shiftx                         8
     $shl                            1

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~729 debug messages>
Removed a total of 243 cells.

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1717: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1567: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1717: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1567: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1822.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1832.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1835.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1838.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1840.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1341.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1850.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1853.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1855.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1343.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1865.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1868.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1870.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1880.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1883.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1885.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1895.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1897.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1350.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1907.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1909.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1352.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1919.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1921.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1931.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1933.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1943.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1945.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1359.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1954.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1361.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1963.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1972.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1981.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1368.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1990.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1370.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1999.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2008.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2018.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2028.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1377.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2038.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1379.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2049.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1386.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1388.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1395.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1397.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1404.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1406.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1413.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1415.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1422.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1424.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1430.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1436.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1442.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1448.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1454.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1460.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1060.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1062.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1069.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1071.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1078.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1080.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1092.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1098.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1104.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1466.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1269.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1271.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1278.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1280.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1287.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1289.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1301.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1307.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1313.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1472.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1820.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1478.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1341.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1343.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1350.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1352.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1359.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1361.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1368.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1370.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1484.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1377.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1379.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1386.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1388.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1395.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1397.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1491.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1404.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1406.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1413.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1415.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1422.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1424.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1498.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1430.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1436.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1442.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1505.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1448.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1454.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1460.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1512.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1466.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1472.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1478.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1519.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1484.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1491.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1498.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1505.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1526.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1512.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1519.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1526.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1533.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1533.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1539.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1542.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1545.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1547.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1553.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1556.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1559.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1561.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1539.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1567.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1570.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1573.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1575.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1542.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1584.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1587.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1589.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1545.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1598.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1601.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1603.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1547.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1612.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1615.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1617.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1626.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1629.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1631.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1553.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1640.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1643.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1645.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1556.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1654.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1656.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1559.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1665.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1667.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1561.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1676.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1678.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1687.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1689.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1567.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1698.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1700.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1570.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1709.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1711.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1573.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1720.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1722.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1575.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1730.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1738.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1746.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1584.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1754.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1587.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1762.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1589.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1770.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1778.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1786.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1598.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1796.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1799.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1802.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1804.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1814.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1817.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1820.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1822.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1601.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1832.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1835.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1838.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1840.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1603.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1850.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1853.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1855.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1865.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1868.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1870.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1880.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1883.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1885.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1612.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1895.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1897.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1615.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1907.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1909.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1617.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1919.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1921.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1931.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1933.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1943.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1945.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1626.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1954.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1629.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1963.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1631.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1972.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1981.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1990.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1640.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1999.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1643.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2008.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1645.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2018.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2028.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2038.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2049.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1654.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1656.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1665.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1667.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1676.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1678.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1687.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1689.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1698.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1700.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1709.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1711.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1720.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1722.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1730.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1738.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1746.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1754.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1060.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1062.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1069.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1071.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1078.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1080.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1092.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1098.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1104.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1762.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1269.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1271.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1278.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1280.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1287.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1289.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1301.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1307.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1313.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1770.
    dead port 1/2 on $mux $flatten\u_cfg.$procmux$1217.
    dead port 1/2 on $mux $flatten\u_cfg.$procmux$1227.
    dead port 1/2 on $mux $flatten\u_cfg.$procmux$1229.
    dead port 1/2 on $mux $flatten\u_cfg.$procmux$1235.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1778.
    dead port 2/2 on $mux $flatten\u_cfg.\u_err.$procmux$3924.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1786.
    dead port 2/2 on $mux $flatten\u_cfg.\u_err.$procmux$3932.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1796.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1799.
    dead port 2/2 on $mux $flatten\u_cfg.\u_err.$procmux$3940.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1802.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1804.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1814.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1817.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2158.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2160.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2167.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2169.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2176.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2178.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2185.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2187.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2194.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2196.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2203.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2205.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2212.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2214.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2221.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2223.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2230.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2232.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2239.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2241.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2248.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2250.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2257.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2259.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2266.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2268.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2275.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2277.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2284.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2286.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2293.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2295.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2302.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2304.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2311.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2313.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2320.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2322.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2329.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2331.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2338.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2340.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2347.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2349.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2356.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2358.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2365.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2367.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2374.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2376.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2383.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2385.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2392.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2394.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2401.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2403.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2410.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2412.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2419.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2421.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2428.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2430.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2437.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2439.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2446.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2448.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2455.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2457.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2464.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2466.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2473.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2475.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2482.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2484.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2491.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2493.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2500.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2502.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2509.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2511.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2518.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2520.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2527.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2529.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2536.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2538.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2545.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2547.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2554.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2556.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2563.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2565.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2572.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2574.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2581.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2583.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2590.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2592.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2599.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2601.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2608.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2610.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2617.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2619.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2626.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2628.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2635.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2637.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2644.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2646.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2653.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2655.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2662.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2664.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2671.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2673.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2680.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2682.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2689.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2691.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2698.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2700.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2707.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2709.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2716.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2718.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2725.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2727.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2734.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2736.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2743.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2745.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2752.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2754.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2761.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2763.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2770.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2772.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2779.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2781.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2788.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2790.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2797.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2799.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2806.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2808.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2815.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2817.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2824.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2826.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2833.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2835.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2842.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2844.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2851.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2853.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2860.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2862.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2869.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2871.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2878.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2880.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2887.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2889.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2896.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2898.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2905.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2907.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2914.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2916.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2923.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2925.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2932.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2934.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2941.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2943.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2950.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2952.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2959.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2961.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2968.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2970.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2977.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2979.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2986.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2988.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2995.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$2997.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3004.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3006.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3013.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3015.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3027.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3033.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3039.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3045.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3051.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3057.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3063.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3069.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3075.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3081.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3087.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3093.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3099.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3105.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3111.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3117.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3123.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3129.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3135.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3141.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3147.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3153.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3159.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3165.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3171.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3177.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3183.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3189.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3195.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3201.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3207.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3213.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3219.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3225.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3231.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3237.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3243.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3249.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3255.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3261.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3267.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3273.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3279.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3285.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3291.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3297.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3303.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3309.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3315.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3321.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3327.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3333.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3339.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3345.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3351.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3357.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3363.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3369.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3375.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3381.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3387.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3393.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3399.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3405.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3411.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3417.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3423.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3429.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3435.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3441.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3447.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3453.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3459.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3465.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3471.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3477.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3483.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3489.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3495.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3501.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3507.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3513.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3519.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3525.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3531.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3537.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3543.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3549.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3555.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3561.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3567.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3573.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3579.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3585.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3591.
    dead port 2/2 on $mux $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3597.
Removed 587 multiplexer ports.
<suppressed ~192 debug messages>

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
    New input vector for $reduce_or cell $flatten\u_cfg.\u_err.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:63$24: \tl_i [59:58]
    New input vector for $reduce_or cell $flatten\u_cfg.\u_err.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:62$21: \tl_i [57:56]
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1052, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0]
      New connections: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [31:1] = { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$647, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0]
      New connections: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [31:1] = { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1052, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0]
      New connections: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [31:1] = { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$647, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y
      New ports: A=1'0, B=1'1, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0]
      New connections: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [31:1] = { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3025:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$542, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3025_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3025_Y [31]
      New connections: $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3025_Y [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$539, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043_Y [30]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043_Y [31] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043_Y [29:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$536, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061_Y [29]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061_Y [31:30] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061_Y [28:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$533, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079_Y [28]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079_Y [31:29] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079_Y [27:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$530, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097_Y [27]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097_Y [31:28] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097_Y [26:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$527, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115_Y [26]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115_Y [31:27] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115_Y [25:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$524, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133_Y [25]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133_Y [31:26] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133_Y [24:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$521, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151_Y [24]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151_Y [31:25] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151_Y [23:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$518, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169_Y [23]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169_Y [31:24] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169_Y [22:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$515, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187_Y [22]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187_Y [31:23] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187_Y [21:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$512, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205_Y [21]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205_Y [31:22] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205_Y [20:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$509, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223_Y [20]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223_Y [31:21] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223_Y [19:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$506, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241_Y [19]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241_Y [31:20] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241_Y [18:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$503, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259_Y [18]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259_Y [31:19] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259_Y [17:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$500, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277_Y [17]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277_Y [31:18] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277_Y [16:0] } = 31'0000000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2064: $auto$opt_reduce.cc:134:opt_pmux$4146
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$497, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295_Y [16]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295_Y [31:17] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295_Y [15:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$494, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313_Y [15]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313_Y [31:16] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313_Y [14:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$491, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331_Y [14]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331_Y [31:15] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331_Y [13:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$488, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349_Y [13]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349_Y [31:14] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349_Y [12:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$485, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367_Y [12]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367_Y [31:13] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367_Y [11:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$482, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385_Y [11]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385_Y [31:12] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385_Y [10:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$479, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403_Y [10]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403_Y [31:11] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403_Y [9:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$476, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421_Y [9]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421_Y [31:10] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421_Y [8:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$473, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439_Y [8]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439_Y [31:9] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439_Y [7:0] } = 31'0000000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2064: $auto$opt_reduce.cc:134:opt_pmux$4148
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$470, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457_Y [7]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457_Y [31:8] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457_Y [6:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$467, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475_Y [6]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475_Y [31:7] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475_Y [5:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$464, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493_Y [5]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493_Y [31:6] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493_Y [4:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$461, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511_Y [4]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511_Y [31:5] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511_Y [3:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$458, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529_Y [3]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529_Y [31:4] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529_Y [2:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$455, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547_Y [2]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547_Y [31:3] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547_Y [1:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$452, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565_Y [1]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565_Y [31:2] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565_Y [0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3583:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$3$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$449, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3583_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3583_Y [0]
      New connections: $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3583_Y [31:1] = 31'0000000000000000000000000000000
  Optimizing cells in module \prim_generic_flash.
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1107:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1049, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041
      New ports: A=1'0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0], Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0]
      New connections: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [31:1] = { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1316:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$644, Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636
      New ports: A=1'0, B=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0], Y=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0]
      New connections: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [31:1] = { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1107:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1049, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041
      New ports: A=1'0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1090_Y [0], Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0]
      New connections: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [31:1] = { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$1035_EN[31:0]$1041 [0] }
    Consolidated identical input bits for $mux cell $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1316:
      Old ports: A=0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$644, Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636
      New ports: A=1'0, B=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procmux$1299_Y [0], Y=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0]
      New connections: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [31:1] = { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$630_EN[31:0]$636 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3600:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$446, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$252
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3025_Y [31], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$252 [31]
      New connections: $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$153_EN[31:0]$252 [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3609:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$443, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$249
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3043_Y [30], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$249 [30]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$249 [31] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$152_EN[31:0]$249 [29:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3618:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$440, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$246
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3061_Y [29], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$246 [29]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$246 [31:30] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$151_EN[31:0]$246 [28:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3627:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$437, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$243
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3079_Y [28], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$243 [28]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$243 [31:29] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$150_EN[31:0]$243 [27:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3636:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$434, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$240
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3097_Y [27], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$240 [27]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$240 [31:28] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$149_EN[31:0]$240 [26:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3645:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$431, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$237
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3115_Y [26], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$237 [26]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$237 [31:27] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$148_EN[31:0]$237 [25:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3654:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$428, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$234
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3133_Y [25], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$234 [25]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$234 [31:26] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$147_EN[31:0]$234 [24:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3663:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$425, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$231
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3151_Y [24], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$231 [24]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$231 [31:25] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$146_EN[31:0]$231 [23:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3672:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$422, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$228
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3169_Y [23], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$228 [23]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$228 [31:24] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$145_EN[31:0]$228 [22:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3681:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$419, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$225
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3187_Y [22], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$225 [22]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$225 [31:23] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$144_EN[31:0]$225 [21:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3690:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$416, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$222
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3205_Y [21], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$222 [21]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$222 [31:22] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$143_EN[31:0]$222 [20:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3699:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$413, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$219
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3223_Y [20], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$219 [20]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$219 [31:21] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$142_EN[31:0]$219 [19:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3708:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$410, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$216
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3241_Y [19], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$216 [19]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$216 [31:20] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$141_EN[31:0]$216 [18:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3717:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$407, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$213
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3259_Y [18], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$213 [18]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$213 [31:19] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$140_EN[31:0]$213 [17:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3726:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$404, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$210
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3277_Y [17], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$210 [17]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$210 [31:18] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$139_EN[31:0]$210 [16:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3735:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$401, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$207
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3295_Y [16], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$207 [16]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$207 [31:17] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$138_EN[31:0]$207 [15:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3744:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$398, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$204
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3313_Y [15], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$204 [15]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$204 [31:16] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$137_EN[31:0]$204 [14:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3753:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$395, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$201
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3331_Y [14], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$201 [14]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$201 [31:15] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$136_EN[31:0]$201 [13:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3762:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$392, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$198
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3349_Y [13], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$198 [13]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$198 [31:14] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$135_EN[31:0]$198 [12:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3771:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$389, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$195
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3367_Y [12], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$195 [12]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$195 [31:13] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$134_EN[31:0]$195 [11:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3780:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$386, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$192
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3385_Y [11], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$192 [11]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$192 [31:12] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$133_EN[31:0]$192 [10:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3789:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$383, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$189
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3403_Y [10], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$189 [10]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$189 [31:11] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$132_EN[31:0]$189 [9:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3798:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$380, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$186
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3421_Y [9], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$186 [9]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$186 [31:10] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$131_EN[31:0]$186 [8:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3807:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$377, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$183
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3439_Y [8], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$183 [8]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$183 [31:9] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$130_EN[31:0]$183 [7:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3816:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$374, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$180
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3457_Y [7], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$180 [7]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$180 [31:8] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$129_EN[31:0]$180 [6:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3825:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$371, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$177
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3475_Y [6], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$177 [6]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$177 [31:7] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$128_EN[31:0]$177 [5:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3834:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$368, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$174
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3493_Y [5], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$174 [5]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$174 [31:6] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$127_EN[31:0]$174 [4:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3843:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$365, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$171
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3511_Y [4], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$171 [4]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$171 [31:5] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$126_EN[31:0]$171 [3:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3852:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$362, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$168
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3529_Y [3], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$168 [3]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$168 [31:4] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$125_EN[31:0]$168 [2:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3861:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$359, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$165
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3547_Y [2], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$165 [2]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$165 [31:3] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$124_EN[31:0]$165 [1:0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3870:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$356, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$162
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3565_Y [1], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$162 [1]
      New connections: { $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$162 [31:2] $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$123_EN[31:0]$162 [0] } = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3879:
      Old ports: A=0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$353, Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$159
      New ports: A=1'0, B=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procmux$3583_Y [0], Y=$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$159 [0]
      New connections: $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$159 [31:1] = 31'0000000000000000000000000000000
  Optimizing cells in module \prim_generic_flash.
Performed a total of 78 changes.

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~498 debug messages>
Removed a total of 166 cells.

3.35. Executing OPT_SHARE pass.

3.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.05 sec.]

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 0 unused cells and 998 unused wires.
<suppressed ~1 debug messages>

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.42. Executing OPT_SHARE pass.

3.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.05 sec.]

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 2

3.46. Executing FSM pass (extract and optimize FSM).

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.index_limit_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.st_q.
Not marking prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.time_limit_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.index_limit_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.st_q.
Not marking prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.time_limit_q as FSM state register:
    Users of register don't seem to benefit from recoding.

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\gen_prim_flash_banks[0].u_prim_flash_bank.st_q' from module `\prim_generic_flash'.
  found $adff cell for state register: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3986
  root of input selection tree: \gen_prim_flash_banks[0].u_prim_flash_bank.st_d
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1344_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1492_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1548_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1805_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2019_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2050_CMP
  found state code: 3'010
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.erase_suspend_req_i
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.rd_req
  found state code: 3'011
  found state code: 3'100
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_req
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.pg_erase_req
  found ctrl input: \gen_prim_flash_banks[0].u_prim_flash_bank.bk_erase_req
  found state code: 3'101
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y
  found state code: 3'001
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2050_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2019_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1805_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1548_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1492_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1344_CMP
  ctrl inputs: { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y \gen_prim_flash_banks[0].u_prim_flash_bank.bk_erase_req \gen_prim_flash_banks[0].u_prim_flash_bank.erase_suspend_req_i \gen_prim_flash_banks[0].u_prim_flash_bank.pg_erase_req \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q \gen_prim_flash_banks[0].u_prim_flash_bank.prog_req \gen_prim_flash_banks[0].u_prim_flash_bank.rd_req }
  ctrl outputs: { $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1344_CMP $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1492_CMP $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1548_CMP $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1805_CMP $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2019_CMP $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2050_CMP \gen_prim_flash_banks[0].u_prim_flash_bank.st_d }
  transition:      3'000 12'0-0--------- ->      3'000 9'000001000
  transition:      3'000 12'1-0--------- ->      3'001 9'000001001
  transition:      3'000 12'--1--------- ->      3'000 9'000001000
  transition:      3'100 12'--0--0------ ->      3'010 9'010000010
  transition:      3'100 12'--0--1------ ->      3'100 9'010000100
  transition:      3'100 12'--1--------- ->      3'000 9'010000000
  transition:      3'010 12'--0---0-0-00 ->      3'010 9'000100010
  transition:      3'010 12'--0---1-0-00 ->      3'101 9'000100101
  transition:      3'010 12'--0-----1-00 ->      3'101 9'000100101
  transition:      3'010 12'--0-------10 ->      3'011 9'000100011
  transition:      3'010 12'--0--------1 ->      3'011 9'000100011
  transition:      3'010 12'--1--------- ->      3'000 9'000100000
  transition:      3'001 12'--00-------- ->      3'010 9'000010010
  transition:      3'001 12'--01-------- ->      3'001 9'000010001
  transition:      3'001 12'--1--------- ->      3'000 9'000010000
  transition:      3'101 12'-00----0---- ->      3'010 9'100000010
  transition:      3'101 12'-10----0---- ->      3'101 9'100000101
  transition:      3'101 12'--0----1---- ->      3'010 9'100000010
  transition:      3'101 12'--1--------- ->      3'000 9'100000000
  transition:      3'011 12'--0-0----0-0 ->      3'010 9'001000010
  transition:      3'011 12'--0-0----0-1 ->      3'011 9'001000011
  transition:      3'011 12'--0-0----1-- ->      3'100 9'001000100
  transition:      3'011 12'--0-1------- ->      3'011 9'001000011
  transition:      3'011 12'--1--------- ->      3'000 9'001000000
Extracting FSM `\gen_prim_flash_banks[1].u_prim_flash_bank.st_q' from module `\prim_generic_flash'.
  found $adff cell for state register: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3986
  root of input selection tree: \gen_prim_flash_banks[1].u_prim_flash_bank.st_d
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1344_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1492_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1548_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1805_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2019_CMP
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2050_CMP
  found state code: 3'010
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.erase_suspend_req_i
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.rd_req
  found state code: 3'011
  found state code: 3'100
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_req
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.pg_erase_req
  found ctrl input: \gen_prim_flash_banks[1].u_prim_flash_bank.bk_erase_req
  found state code: 3'101
  found ctrl input: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y
  found state code: 3'001
  found ctrl input: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2050_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2019_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1805_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1548_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1492_CMP
  found ctrl output: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1344_CMP
  ctrl inputs: { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y \gen_prim_flash_banks[1].u_prim_flash_bank.bk_erase_req \gen_prim_flash_banks[1].u_prim_flash_bank.erase_suspend_req_i \gen_prim_flash_banks[1].u_prim_flash_bank.pg_erase_req \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q \gen_prim_flash_banks[1].u_prim_flash_bank.prog_req \gen_prim_flash_banks[1].u_prim_flash_bank.rd_req $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y }
  ctrl outputs: { $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1344_CMP $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1492_CMP $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1548_CMP $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1805_CMP $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2019_CMP $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2050_CMP \gen_prim_flash_banks[1].u_prim_flash_bank.st_d }
  transition:      3'000 12'----------00 ->      3'000 9'000001000
  transition:      3'000 12'----------10 ->      3'001 9'000001001
  transition:      3'000 12'-----------1 ->      3'000 9'000001000
  transition:      3'100 12'---0-------0 ->      3'010 9'010000010
  transition:      3'100 12'---1-------0 ->      3'100 9'010000100
  transition:      3'100 12'-----------1 ->      3'000 9'010000000
  transition:      3'010 12'----0-0-00-0 ->      3'010 9'000100010
  transition:      3'010 12'----1-0-00-0 ->      3'101 9'000100101
  transition:      3'010 12'------1-00-0 ->      3'101 9'000100101
  transition:      3'010 12'--------10-0 ->      3'011 9'000100011
  transition:      3'010 12'---------1-0 ->      3'011 9'000100011
  transition:      3'010 12'-----------1 ->      3'000 9'000100000
  transition:      3'001 12'-0---------0 ->      3'010 9'000010010
  transition:      3'001 12'-1---------0 ->      3'001 9'000010001
  transition:      3'001 12'-----------1 ->      3'000 9'000010000
  transition:      3'101 12'0----0-----0 ->      3'010 9'100000010
  transition:      3'101 12'1----0-----0 ->      3'101 9'100000101
  transition:      3'101 12'-----1-----0 ->      3'010 9'100000010
  transition:      3'101 12'-----------1 ->      3'000 9'100000000
  transition:      3'011 12'--0----0-0-0 ->      3'010 9'001000010
  transition:      3'011 12'--0----0-1-0 ->      3'011 9'001000011
  transition:      3'011 12'--0----1---0 ->      3'100 9'001000100
  transition:      3'011 12'--1--------0 ->      3'011 9'001000011
  transition:      3'011 12'-----------1 ->      3'000 9'001000000

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157' from module `\prim_generic_flash'.
Optimizing FSM `$fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149' from module `\prim_generic_flash'.

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149' from module `\prim_generic_flash'.
  Removing unused output signal \gen_prim_flash_banks[0].u_prim_flash_bank.st_d [0].
  Removing unused output signal \gen_prim_flash_banks[0].u_prim_flash_bank.st_d [1].
  Removing unused output signal \gen_prim_flash_banks[0].u_prim_flash_bank.st_d [2].
Optimizing FSM `$fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157' from module `\prim_generic_flash'.
  Removing unused output signal \gen_prim_flash_banks[1].u_prim_flash_bank.st_d [0].
  Removing unused output signal \gen_prim_flash_banks[1].u_prim_flash_bank.st_d [1].
  Removing unused output signal \gen_prim_flash_banks[1].u_prim_flash_bank.st_d [2].

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149' from module `\prim_generic_flash' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157' from module `\prim_generic_flash' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149' from module `prim_generic_flash':
-------------------------------------

  Information on FSM $fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149 (\gen_prim_flash_banks[0].u_prim_flash_bank.st_q):

  Number of input signals:   12
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \gen_prim_flash_banks[0].u_prim_flash_bank.rd_req
    1: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_req
    2: \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q
    3: \gen_prim_flash_banks[0].u_prim_flash_bank.pg_erase_req
    4: \gen_prim_flash_banks[0].u_prim_flash_bank.erase_suspend_req_i
    5: \gen_prim_flash_banks[0].u_prim_flash_bank.bk_erase_req
    6: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y
    7: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y
    8: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y
    9: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y
   10: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y
   11: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y

  Output signals:
    0: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2050_CMP
    1: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2019_CMP
    2: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1805_CMP
    3: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1548_CMP
    4: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1492_CMP
    5: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1344_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'0-0---------   ->     0 6'000001
      1:     0 12'--1---------   ->     0 6'000001
      2:     0 12'1-0---------   ->     3 6'000001
      3:     1 12'--1---------   ->     0 6'010000
      4:     1 12'--0--1------   ->     1 6'010000
      5:     1 12'--0--0------   ->     2 6'010000
      6:     2 12'--1---------   ->     0 6'000100
      7:     2 12'--0---0-0-00   ->     2 6'000100
      8:     2 12'--0---1-0-00   ->     4 6'000100
      9:     2 12'--0-----1-00   ->     4 6'000100
     10:     2 12'--0-------10   ->     5 6'000100
     11:     2 12'--0--------1   ->     5 6'000100
     12:     3 12'--1---------   ->     0 6'000010
     13:     3 12'--00--------   ->     2 6'000010
     14:     3 12'--01--------   ->     3 6'000010
     15:     4 12'--1---------   ->     0 6'100000
     16:     4 12'-00----0----   ->     2 6'100000
     17:     4 12'--0----1----   ->     2 6'100000
     18:     4 12'-10----0----   ->     4 6'100000
     19:     5 12'--1---------   ->     0 6'001000
     20:     5 12'--0-0----1--   ->     1 6'001000
     21:     5 12'--0-0----0-0   ->     2 6'001000
     22:     5 12'--0-0----0-1   ->     5 6'001000
     23:     5 12'--0-1-------   ->     5 6'001000

-------------------------------------

FSM `$fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157' from module `prim_generic_flash':
-------------------------------------

  Information on FSM $fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157 (\gen_prim_flash_banks[1].u_prim_flash_bank.st_q):

  Number of input signals:   12
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:359$603_Y
    1: $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$logic_and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:251$591_Y
    2: \gen_prim_flash_banks[1].u_prim_flash_bank.rd_req
    3: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_req
    4: \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q
    5: \gen_prim_flash_banks[1].u_prim_flash_bank.pg_erase_req
    6: \gen_prim_flash_banks[1].u_prim_flash_bank.erase_suspend_req_i
    7: \gen_prim_flash_banks[1].u_prim_flash_bank.bk_erase_req
    8: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596_Y
    9: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593_Y
   10: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592_Y
   11: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$logic_or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$599_Y

  Output signals:
    0: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2050_CMP
    1: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$2019_CMP
    2: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1805_CMP
    3: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1548_CMP
    4: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1492_CMP
    5: $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1344_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'----------00   ->     0 6'000001
      1:     0 12'-----------1   ->     0 6'000001
      2:     0 12'----------10   ->     3 6'000001
      3:     1 12'-----------1   ->     0 6'010000
      4:     1 12'---1-------0   ->     1 6'010000
      5:     1 12'---0-------0   ->     2 6'010000
      6:     2 12'-----------1   ->     0 6'000100
      7:     2 12'----0-0-00-0   ->     2 6'000100
      8:     2 12'----1-0-00-0   ->     4 6'000100
      9:     2 12'------1-00-0   ->     4 6'000100
     10:     2 12'--------10-0   ->     5 6'000100
     11:     2 12'---------1-0   ->     5 6'000100
     12:     3 12'-----------1   ->     0 6'000010
     13:     3 12'-0---------0   ->     2 6'000010
     14:     3 12'-1---------0   ->     3 6'000010
     15:     4 12'-----------1   ->     0 6'100000
     16:     4 12'0----0-----0   ->     2 6'100000
     17:     4 12'-----1-----0   ->     2 6'100000
     18:     4 12'1----0-----0   ->     4 6'100000
     19:     5 12'-----------1   ->     0 6'001000
     20:     5 12'--0----1---0   ->     1 6'001000
     21:     5 12'--0----0-0-0   ->     2 6'001000
     22:     5 12'--0----0-1-0   ->     5 6'001000
     23:     5 12'--1--------0   ->     5 6'001000

-------------------------------------

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\gen_prim_flash_banks[0].u_prim_flash_bank.st_q$4149' from module `\prim_generic_flash'.
Mapping FSM `$fsm$\gen_prim_flash_banks[1].u_prim_flash_bank.st_q$4157' from module `\prim_generic_flash'.

3.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$622 ($shiftx).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4245 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4241 ($eq).
Removed top 3 bits (of 4) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4237 ($eq).
Removed top 1 bits (of 3) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4233 ($eq).
Removed top 26 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596 ($lt).
Removed top 31 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593 ($lt).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592 ($lt).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93 ($add).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88 ($add).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94 ($mul).
Removed top 25 bits (of 33) from port A of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
Converting cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
Removed top 24 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$95 ($shiftx).
Removed top 2 bits (of 3) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4177 ($eq).
Removed top 2 bits (of 4) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4321 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4290 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4286 ($eq).
Removed top 2 bits (of 3) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4278 ($eq).
Removed top 3 bits (of 4) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4274 ($eq).
Removed top 4 bits (of 5) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4270 ($eq).
Removed top 1 bits (of 3) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4261 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4254 ($eq).
Removed top 3 bits (of 4) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4190 ($eq).
Removed top 4 bits (of 5) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4186 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4181 ($eq).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$622 ($shiftx).
Removed top 1 bits (of 4) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4224 ($eq).
Removed top 1 bits (of 5) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4220 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4211 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4206 ($eq).
Removed top 26 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596 ($lt).
Removed top 31 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593 ($lt).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592 ($lt).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93 ($add).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88 ($add).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94 ($mul).
Removed top 25 bits (of 33) from port A of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
Converting cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
Removed top 24 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$95 ($shiftx).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4170 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4202 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4198 ($eq).
Removed top 2 bits (of 3) from port B of cell prim_generic_flash.$auto$fsm_map.cc:77:implement_pattern_cache$4194 ($eq).
Removed top 1 bits (of 2) from mux cell prim_generic_flash.$flatten\u_cfg.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:391$812 ($mux).
Removed top 2 bits (of 3) from mux cell prim_generic_flash.$flatten\u_cfg.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:302$802 ($mux).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$927 ($shiftx).
Removed top 8 bits (of 32) from port A of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$922 ($or).
Removed top 8 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$901 ($or).
Removed top 8 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$901 ($or).
Removed top 16 bits (of 32) from port A of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$901 ($or).
Removed top 24 bits (of 32) from port A of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$880 ($or).
Removed top 16 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$880 ($or).
Removed top 16 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$880 ($or).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.$ne$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:302$800 ($ne).
Removed top 2 bits (of 3) from port B of cell prim_generic_flash.$flatten\u_cfg.$eq$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:322$807 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.$eq$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:234$738 ($eq).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$974 ($add).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$969 ($add).
Removed top 29 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$975 ($mul).
Removed top 28 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$975 ($mul).
Removed top 29 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$983 ($mul).
Removed top 28 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$983 ($mul).
Removed top 28 bits (of 33) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$984 ($neg).
Converting cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$984 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$984 ($neg).
Removed top 27 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$976 ($shiftx).
Removed top 28 bits (of 32) from mux cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:141$992 ($mux).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$695 ($add).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$690 ($add).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$696 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$696 ($mul).
Removed top 26 bits (of 29) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$704 ($mul).
Removed top 25 bits (of 29) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$704 ($mul).
Removed top 25 bits (of 33) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705 ($neg).
Converting cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705 ($neg).
Removed top 24 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$697 ($shiftx).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$1016 ($add).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$1011 ($add).
Removed top 27 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1017 ($mul).
Removed top 26 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1017 ($mul).
Removed top 27 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1025 ($mul).
Removed top 26 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1025 ($mul).
Removed top 26 bits (of 33) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1026 ($neg).
Converting cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1026 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1026 ($neg).
Removed top 1 bits (of 17) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1031 ($shift).
Removed top 25 bits (of 32) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1018 ($shiftx).
Removed top 15 bits (of 32) from mux cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:141$1034 ($mux).
Removed top 1 bits (of 2) from port B of cell prim_generic_flash.$flatten\u_cfg.\u_err.$procmux$3922_CMP0 ($eq).
Removed top 30 bits (of 32) from port A of cell prim_generic_flash.$flatten\u_cfg.\u_err.$shl$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:44$43 ($shl).
Removed top 28 bits (of 32) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_err.$shl$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:44$43 ($shl).
Removed top 1 bits (of 5) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$976 ($shiftx).
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102_Y.
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94_Y.
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102_Y.
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94_Y.
Removed top 24 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$874_Y.
Removed top 16 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$895_Y.
Removed top 20 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$and$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$916_Y.
Removed top 16 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$879_Y.
Removed top 10 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$900_Y.
Removed top 2 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$921_Y.
Removed top 2 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:0$927_Y.
Removed top 6 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:291$787_Y.
Removed top 26 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1017_Y.
Removed top 26 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1025_Y.
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$696_Y.
Removed top 25 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$704_Y.
Removed top 28 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$975_Y.
Removed top 28 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$983_Y.
Removed top 28 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:141$992_Y.
Removed top 31 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$0$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$159.
Removed top 31 bits (of 32) from wire prim_generic_flash.$flatten\u_cfg_ram.\gen_generic.u_impl_generic.$2$memwr$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:60$122_EN[31:0]$353.

3.48. Executing PEEPOPT pass (run peephole optimizers).
right shiftmul pattern in prim_generic_flash: shift=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$95, mul=$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94
right shiftmul pattern in prim_generic_flash: shift=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$95, mul=$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$94
right shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_reqfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1018, mul=$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1017
right shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_rspfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$697, mul=$flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$696
right shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_sramreqfifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$976, mul=$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$975
left shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_reqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1027, mul=$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1025
left shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_reqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1031, mul=$flatten\u_cfg.\u_reqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1025
left shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_sramreqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$985, mul=$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$983
left shiftmul pattern in prim_generic_flash: shift=$flatten\u_cfg.\u_sramreqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$989, mul=$flatten\u_cfg.\u_sramreqfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$983

3.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 9 unused cells and 53 unused wires.
<suppressed ~12 debug messages>

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~15 debug messages>

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

3.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

3.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.55. Executing OPT_SHARE pass.

3.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$procdff$3987 ($dff) from module prim_generic_flash (D = $flatten\u_cfg_ram.\gen_generic.u_impl_generic.$memrd$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:65$543_DATA, Q = \u_cfg_ram.gen_generic.u_impl_generic.rdata_o).
Adding EN signal on $flatten\u_cfg.\u_sramreqfifo.$procdff$3965 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_sramreqfifo.$procmux$1161_Y, Q = \u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_cfg.\u_sramreqfifo.$procdff$3964 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_sramreqfifo.$procmux$1153_Y, Q = \u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cfg.\u_sramreqfifo.$procdff$3961 ($dff) from module prim_generic_flash (D = $flatten\u_cfg.\u_sramreqfifo.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$990_Y, Q = \u_cfg.u_sramreqfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_cfg.\u_rspfifo.$procdff$3971 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_rspfifo.$procmux$1257_Y, Q = \u_cfg.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_cfg.\u_rspfifo.$procdff$3970 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_rspfifo.$procmux$1249_Y, Q = \u_cfg.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cfg.\u_rspfifo.$procdff$3967 ($dff) from module prim_generic_flash (D = $flatten\u_cfg.\u_rspfifo.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$711_Y, Q = \u_cfg.u_rspfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_cfg.\u_reqfifo.$procdff$3960 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_reqfifo.$procmux$1139_Y, Q = \u_cfg.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_cfg.\u_reqfifo.$procdff$3959 ($adff) from module prim_generic_flash (D = $flatten\u_cfg.\u_reqfifo.$procmux$1131_Y, Q = \u_cfg.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cfg.\u_reqfifo.$procdff$3956 ($dff) from module prim_generic_flash (D = $flatten\u_cfg.\u_reqfifo.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1032_Y, Q = \u_cfg.u_reqfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procdff$3972 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$memrd$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:65$648_DATA, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$procdff$4090 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$procmux$3911_Y, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$procdff$4089 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$procmux$3903_Y, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$procdff$4086 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$109_Y, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procdff$3951 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$memrd$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:65$1053_DATA, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.rdata_o).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3984 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_d, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.prog_pend_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3983 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$4\time_limit_d[31:0], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.time_limit_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3982 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$4\index_limit_d[31:0], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.index_limit_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3981 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[1].u_prim_flash_bank.rd_data_d, Q = \gen_prim_flash_banks[1].u_prim_flash_bank.rd_data_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3980 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[1].u_prim_flash_bank.cmd_q [32], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.info_sel_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3979 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[1].u_prim_flash_bank.cmd_q [33], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.rd_part_q).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3978 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$0\index_cnt[31:0], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.index_cnt).
Adding EN signal on $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procdff$3977 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$0\time_cnt[31:0], Q = \gen_prim_flash_banks[1].u_prim_flash_bank.time_cnt).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$procdff$3972 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_mem.\gen_generic.u_impl_generic.$memrd$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:65$648_DATA, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$procdff$4090 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$procmux$3911_Y, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$procdff$4089 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$procmux$3903_Y, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$procdff$4086 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$or$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$109_Y, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procdff$3951 ($dff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$memrd$\mem$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:65$1053_DATA, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.rdata_o).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3984 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_d, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.prog_pend_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3983 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$4\time_limit_d[31:0], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.time_limit_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3982 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$4\index_limit_d[31:0], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.index_limit_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3981 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[0].u_prim_flash_bank.rd_data_d, Q = \gen_prim_flash_banks[0].u_prim_flash_bank.rd_data_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3980 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[0].u_prim_flash_bank.cmd_q [32], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.info_sel_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3979 ($adff) from module prim_generic_flash (D = \gen_prim_flash_banks[0].u_prim_flash_bank.cmd_q [33], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.rd_part_q).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3978 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$0\index_cnt[31:0], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.index_cnt).
Adding EN signal on $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procdff$3977 ($adff) from module prim_generic_flash (D = $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$0\time_cnt[31:0], Q = \gen_prim_flash_banks[0].u_prim_flash_bank.time_cnt).
[#visit=41, #solve=0, #remove=0, time=0.04 sec.]

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 43 unused cells and 50 unused wires.
<suppressed ~48 debug messages>

3.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~10 debug messages>

3.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

3.62. Executing OPT_SHARE pass.

3.63. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.04 sec.]

3.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

3.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.69. Executing OPT_SHARE pass.

3.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.04 sec.]

3.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 3

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.78. Executing OPT_SHARE pass.

3.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.03 sec.]

3.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.87. Executing OPT_SHARE pass.

3.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.03 sec.]

3.89. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$4404 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$4413 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$4455 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$4464 ($adffe) from module prim_generic_flash.
[#visit=41, #solve=361, #remove=110, time=1.37 sec.]

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.92. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1862 ($mux).
Removed top 21 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1847 ($mux).
Removed top 15 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1811 ($mux).
Removed top 21 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$1793 ($mux).
Removed top 21 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598 ($lt).
Removed top 15 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597 ($lt).
Removed top 2 bits (of 3) from port B of cell prim_generic_flash.$auto$opt_dff.cc:196:make_patterns_logic$4397 ($ne).
Removed top 15 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1862 ($mux).
Removed top 21 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1847 ($mux).
Removed top 15 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1811 ($mux).
Removed top 21 bits (of 32) from mux cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$procmux$1793 ($mux).
Removed top 21 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598 ($lt).
Removed top 15 bits (of 32) from port B of cell prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597 ($lt).
Removed top 3 bits (of 16) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$985 ($shift).
Removed top 3 bits (of 16) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_sramreqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$989 ($shift).
Removed top 15 bits (of 64) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1027 ($shift).
Removed top 15 bits (of 64) from port Y of cell prim_generic_flash.$flatten\u_cfg.\u_reqfifo.$shift$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$1031 ($shift).
Removed top 15 bits (of 30) from wire prim_generic_flash.$auto$peepopt_pm.h:839:block_9$4354.
Removed top 15 bits (of 30) from wire prim_generic_flash.$auto$peepopt_pm.h:839:block_9$4357.
Removed top 25 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4333.
Removed top 25 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4335.
Removed top 24 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4337.
Removed top 16 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4338.
Removed top 8 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4339.
Removed top 16 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4340.
Removed top 8 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4341.
Removed top 25 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4348.
Removed top 31 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4352.
Removed top 31 bits (of 32) from wire prim_generic_flash.$auto$wreduce.cc:461:run$4353.
Removed top 15 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$4\index_limit_d[31:0].
Removed top 21 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$4\time_limit_d[31:0].
Removed top 15 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$5\index_limit_d[31:0].
Removed top 21 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$5\time_limit_d[31:0].
Removed top 19 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$procmux$2134_Y.
Removed top 15 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$4\index_limit_d[31:0].
Removed top 21 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$4\time_limit_d[31:0].
Removed top 16 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$5\index_limit_d[31:0].
Removed top 21 bits (of 32) from wire prim_generic_flash.$flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$5\time_limit_d[31:0].

3.93. Executing PEEPOPT pass (run peephole optimizers).

3.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

3.95. Executing DEMUXMAP pass.

3.96. Executing SPLITNETS pass (splitting up multi-bit signals).

3.97. Printing statistics.

=== prim_generic_flash ===

   Number of wires:                917
   Number of wire bits:          12451
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:                672
     $add                           16
     $adff                           5
     $adffe                         26
     $and                           95
     $dffe                          10
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $lt                            10
     $memrd_v2                       5
     $memwr_v2                      36
     $mul                            3
     $mux                          210
     $ne                             8
     $neg                            5
     $not                           48
     $or                            26
     $pmux                          23
     $reduce_and                    12
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.98. Executing RS_DSP_MULTADD pass.

3.99. Executing WREDUCE pass (reducing word size of cells).

3.100. Executing RS_DSP_MACC pass.

3.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.102. Executing TECHMAP pass (map to technology primitives).

3.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~60 debug messages>

3.103. Printing statistics.

=== prim_generic_flash ===

   Number of wires:                926
   Number of wire bits:          12475
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:                672
     $__soft_mul                     3
     $add                           16
     $adff                           5
     $adffe                         26
     $and                           95
     $dffe                          10
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $lt                            10
     $memrd_v2                       5
     $memwr_v2                      36
     $mux                          210
     $ne                             8
     $neg                            5
     $not                           48
     $or                            26
     $pmux                          23
     $reduce_and                    12
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.104. Executing TECHMAP pass (map to technology primitives).

3.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~60 debug messages>

3.105. Printing statistics.

=== prim_generic_flash ===

   Number of wires:                935
   Number of wire bits:          12499
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:                672
     $__soft_mul                     3
     $add                           16
     $adff                           5
     $adffe                         26
     $and                           95
     $dffe                          10
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $lt                            10
     $memrd_v2                       5
     $memwr_v2                      36
     $mux                          210
     $ne                             8
     $neg                            5
     $not                           48
     $or                            26
     $pmux                          23
     $reduce_and                    12
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~60 debug messages>

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~60 debug messages>

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.109. Executing RS_DSP_SIMD pass.

3.110. Executing TECHMAP pass (map to technology primitives).

3.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.111. Executing TECHMAP pass (map to technology primitives).

3.111.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

3.112. Executing rs_pack_dsp_regs pass.

3.113. Executing RS_DSP_IO_REGS pass.

3.114. Executing TECHMAP pass (map to technology primitives).

3.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

3.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

3.115. Executing TECHMAP pass (map to technology primitives).

3.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

3.116. Printing statistics.

=== prim_generic_flash ===

   Number of wires:                953
   Number of wire bits:          12547
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:                672
     $add                           16
     $adff                           5
     $adffe                         26
     $and                           95
     $dffe                          10
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $lt                            10
     $memrd_v2                       5
     $memwr_v2                      36
     $mul                            3
     $mux                          210
     $ne                             8
     $neg                            5
     $not                           48
     $or                            26
     $pmux                          23
     $reduce_and                    12
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.117. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module prim_generic_flash:
  creating $macc model for $flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$704 ($mul).
  creating $macc model for $auto$peepopt_pm.h:856:block_9$4356 ($neg).
  creating $macc model for $auto$peepopt_pm.h:856:block_9$4362 ($neg).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
  creating $macc model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103 ($neg).
  creating $macc model for $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$1016 ($add).
  creating $macc model for $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$1011 ($add).
  creating $macc model for $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$695 ($add).
  creating $macc model for $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$690 ($add).
  creating $macc model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102 ($mul).
  creating $macc model for $flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705 ($neg).
  creating $macc model for $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$974 ($add).
  creating $macc model for $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$969 ($add).
  creating $alu model for $macc $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$969.
  creating $alu model for $macc $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$974.
  creating $alu model for $macc $flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705.
  creating $alu model for $macc $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$690.
  creating $alu model for $macc $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$695.
  creating $alu model for $macc $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$1011.
  creating $alu model for $macc $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$1016.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586.
  creating $alu model for $macc $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617.
  creating $alu model for $macc $auto$peepopt_pm.h:856:block_9$4362.
  creating $alu model for $macc $auto$peepopt_pm.h:856:block_9$4356.
  creating $macc cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102: $auto$alumacc.cc:365:replace_macc$4519
  creating $macc cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$102: $auto$alumacc.cc:365:replace_macc$4520
  creating $macc cell for $flatten\u_cfg.\u_rspfifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$704: $auto$alumacc.cc:365:replace_macc$4521
  creating $alu model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597 ($lt): new $alu
  creating $alu model for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598 ($lt): new $alu
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598: $auto$alumacc.cc:485:replace_alu$4532
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597: $auto$alumacc.cc:485:replace_alu$4543
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596: $auto$alumacc.cc:485:replace_alu$4554
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592: $auto$alumacc.cc:485:replace_alu$4565
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$598: $auto$alumacc.cc:485:replace_alu$4576
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:338$597: $auto$alumacc.cc:485:replace_alu$4587
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:318$596: $auto$alumacc.cc:485:replace_alu$4598
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:259$592: $auto$alumacc.cc:485:replace_alu$4609
  creating $alu cell for $auto$peepopt_pm.h:856:block_9$4356: $auto$alumacc.cc:485:replace_alu$4620
  creating $alu cell for $auto$peepopt_pm.h:856:block_9$4362: $auto$alumacc.cc:485:replace_alu$4623
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617: $auto$alumacc.cc:485:replace_alu$4626
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593: $auto$alumacc.cc:485:replace_alu$4629
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586: $auto$alumacc.cc:485:replace_alu$4640
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587: $auto$alumacc.cc:485:replace_alu$4643
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93: $auto$alumacc.cc:485:replace_alu$4646
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88: $auto$alumacc.cc:485:replace_alu$4649
  creating $alu cell for $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103: $auto$alumacc.cc:485:replace_alu$4652
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:155$617: $auto$alumacc.cc:485:replace_alu$4655
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$lt$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:290$593: $auto$alumacc.cc:485:replace_alu$4658
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:217$586: $auto$alumacc.cc:485:replace_alu$4669
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:221$587: $auto$alumacc.cc:485:replace_alu$4672
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$93: $auto$alumacc.cc:485:replace_alu$4675
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$88: $auto$alumacc.cc:485:replace_alu$4678
  creating $alu cell for $flatten\gen_prim_flash_banks[1].u_prim_flash_bank.\u_cmd_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$103: $auto$alumacc.cc:485:replace_alu$4681
  creating $alu cell for $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$1016: $auto$alumacc.cc:485:replace_alu$4684
  creating $alu cell for $flatten\u_cfg.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$1011: $auto$alumacc.cc:485:replace_alu$4687
  creating $alu cell for $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$695: $auto$alumacc.cc:485:replace_alu$4690
  creating $alu cell for $flatten\u_cfg.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$690: $auto$alumacc.cc:485:replace_alu$4693
  creating $alu cell for $flatten\u_cfg.\u_rspfifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:0$705: $auto$alumacc.cc:485:replace_alu$4696
  creating $alu cell for $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:101$974: $auto$alumacc.cc:485:replace_alu$4699
  creating $alu cell for $flatten\u_cfg.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:87$969: $auto$alumacc.cc:485:replace_alu$4702
  created 31 $alu and 3 $macc cells.

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~20 debug messages>

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.123. Executing OPT_SHARE pass.

3.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.02 sec.]

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.127. Printing statistics.

=== prim_generic_flash ===

   Number of wires:               1019
   Number of wire bits:          14014
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               5
   Number of memory bits:       4211360
   Number of processes:              0
   Number of cells:                712
     $adff                           5
     $adffe                         26
     $alu                           31
     $and                           95
     $dffe                          10
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $macc                           3
     $memrd_v2                       5
     $memwr_v2                      36
     $mux                          210
     $ne                             8
     $not                           68
     $or                            36
     $pmux                          23
     $reduce_and                    22
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.128. Executing MEMORY pass.

3.128.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 992 transformations.

3.128.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 496 transformations.

3.128.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem write port 0.
  Analyzing prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem write port 0.
  Analyzing prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem write port 0.
  Analyzing prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem write port 0.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 0.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 1.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 2.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 3.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 4.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 5.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 6.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 7.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 8.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 9.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 10.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 11.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 12.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 13.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 14.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 15.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 16.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 17.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 18.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 19.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 20.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 21.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 22.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 23.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 24.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 25.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 26.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 27.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 28.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 29.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 30.
  Analyzing prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem write port 31.

3.128.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.128.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem'[0] in module `\prim_generic_flash': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem'[0] in module `\prim_generic_flash': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem'[0] in module `\prim_generic_flash': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem'[0] in module `\prim_generic_flash': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\u_cfg_ram.gen_generic.u_impl_generic.mem'[0] in module `\prim_generic_flash': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: don't care on collision.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
    Write port 20: don't care on collision.
    Write port 21: don't care on collision.
    Write port 22: don't care on collision.
    Write port 23: don't care on collision.
    Write port 24: don't care on collision.
    Write port 25: don't care on collision.
    Write port 26: don't care on collision.
    Write port 27: don't care on collision.
    Write port 28: don't care on collision.
    Write port 29: don't care on collision.
    Write port 30: don't care on collision.
    Write port 31: don't care on collision.

3.128.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 5 unused cells and 165 unused wires.
<suppressed ~6 debug messages>

3.128.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem by address:
  Merging ports 0, 1 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 2 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 3 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 4 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 5 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 6 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 7 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 8 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 9 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 10 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 11 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 12 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 13 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 14 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 15 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 16 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 17 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 18 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 19 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 20 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 21 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 22 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 23 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 24 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 25 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 26 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 27 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 28 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 29 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 30 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).
  Merging ports 0, 31 (address \u_cfg_ram.gen_generic.u_impl_generic.addr_i).

3.128.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.128.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

3.128.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.129. Printing statistics.

=== prim_generic_flash ===

   Number of wires:               1012
   Number of wire bits:          13844
   Number of public wires:         467
   Number of public wire bits:    6403
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                669
     $adff                           5
     $adffe                         26
     $alu                           31
     $and                           95
     $dffe                           5
     $eq                            40
     $logic_and                      9
     $logic_not                     22
     $logic_or                       4
     $macc                           3
     $mem_v2                         5
     $mux                          208
     $ne                             8
     $not                           68
     $or                            36
     $pmux                          23
     $reduce_and                    22
     $reduce_bool                    8
     $reduce_or                     20
     $reduce_xor                    12
     $shift                         10
     $shiftx                         8
     $shl                            1

3.130. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~166 debug messages>

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.132. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.133. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem via $__RS_FACTOR_BRAM36_SDP
<suppressed ~392 debug messages>

3.134. Executing Rs_BRAM_Split pass.

3.135. Executing TECHMAP pass (map to technology primitives).

3.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

3.136. Executing TECHMAP pass (map to technology primitives).

3.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.137. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~1 debug messages>

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1102.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1102.
    dead port 1/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1113.
    dead port 2/2 on $mux $flatten\gen_prim_flash_banks[0].u_prim_flash_bank.\gen_info_types[0].u_info_mem.\gen_generic.u_impl_generic.$procmux$1113.
Removed 4 multiplexer ports.
<suppressed ~126 debug messages>

3.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.143. Executing OPT_SHARE pass.

3.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=40, #solve=0, #remove=0, time=0.03 sec.]

3.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

3.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.150. Executing OPT_SHARE pass.

3.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=40, #solve=0, #remove=0, time=0.03 sec.]

3.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 2

3.154. Executing PMUXTREE pass.

3.155. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~218 debug messages>

3.156. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem in module \prim_generic_flash:
  created 65536 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem: $\gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem$rdreg[0]
  read interface: 1 $dff and 65535 $mux cells.
  write interface: 65536 write mux blocks.
Mapping memory \gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem in module \prim_generic_flash:
  created 256 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem: $\gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.mem$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 256 write mux blocks.
Mapping memory \gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem in module \prim_generic_flash:
  created 65536 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem: $\gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.mem$rdreg[0]
  read interface: 1 $dff and 65535 $mux cells.
  write interface: 65536 write mux blocks.
Mapping memory \u_cfg_ram.gen_generic.u_impl_generic.mem in module \prim_generic_flash:
  created 21 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.mem: $\u_cfg_ram.gen_generic.u_impl_generic.mem$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 21 write mux blocks.

3.157. Executing TECHMAP pass (map to technology primitives).

3.157.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.157.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.157.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_or.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:d86df024814a882adb66fcc09032db1aa4fc2ec9$paramod$b2981836489f6af86b692ac3f0dff1725a603768\_90_shift_shiftx'.

3.157.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d86df024814a882adb66fcc09032db1aa4fc2ec9$paramod$b2981836489f6af86b692ac3f0dff1725a603768\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1852336.
    dead port 2/2 on $mux $procmux$1852330.
    dead port 2/2 on $mux $procmux$1852324.
    dead port 2/2 on $mux $procmux$1852318.
    dead port 2/2 on $mux $procmux$1852312.
    dead port 2/2 on $mux $procmux$1852306.
    dead port 2/2 on $mux $procmux$1852300.
    dead port 2/2 on $mux $procmux$1852294.
Removed 8 multiplexer ports.
<suppressed ~13366 debug messages>

3.157.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d86df024814a882adb66fcc09032db1aa4fc2ec9$paramod$b2981836489f6af86b692ac3f0dff1725a603768\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:2f5bcc056dec975c634a92193b137da1b7018dbb$paramod$cde02028ba5b1dbbdeaf6cb4147d88e3f128d14b\_90_shift_shiftx'.

3.157.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f5bcc056dec975c634a92193b137da1b7018dbb$paramod$cde02028ba5b1dbbdeaf6cb4147d88e3f128d14b\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1873653.
    dead port 2/2 on $mux $procmux$1873647.
    dead port 2/2 on $mux $procmux$1873641.
    dead port 2/2 on $mux $procmux$1873635.
Removed 4 multiplexer ports.
<suppressed ~1255 debug messages>

3.157.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f5bcc056dec975c634a92193b137da1b7018dbb$paramod$cde02028ba5b1dbbdeaf6cb4147d88e3f128d14b\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 10 unused wires.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
Creating constmapped module `$paramod$constmap:f6bd38bcfea7020ea18f8180f03cfb994ac5a802$paramod$0afdfb5b938d45faedfdc40dd1c62371cca08a35\_90_shift_shiftx'.

3.157.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6bd38bcfea7020ea18f8180f03cfb994ac5a802$paramod$0afdfb5b938d45faedfdc40dd1c62371cca08a35\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1874286.
    dead port 2/2 on $mux $procmux$1874280.
    dead port 2/2 on $mux $procmux$1874274.
    dead port 2/2 on $mux $procmux$1874268.
    dead port 2/2 on $mux $procmux$1874262.
    dead port 2/2 on $mux $procmux$1874256.
    dead port 2/2 on $mux $procmux$1874250.
    dead port 2/2 on $mux $procmux$1874244.
Removed 8 multiplexer ports.
<suppressed ~480 debug messages>

3.157.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6bd38bcfea7020ea18f8180f03cfb994ac5a802$paramod$0afdfb5b938d45faedfdc40dd1c62371cca08a35\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper maccmap for cells of type $macc.
  add 3'111 * \gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_wptr [0] (3x1 bits, unsigned)
  add 3'101 * \u_cfg.u_rspfifo.gen_normal_fifo.fifo_wptr [0] (3x1 bits, unsigned)
  add 3'111 * \gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_wptr [0] (3x1 bits, unsigned)
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~650663 debug messages>

3.158. Printing statistics.

=== prim_generic_flash ===

   Number of wires:             925974
   Number of wire bits:         21411596
   Number of public wires:      131816
   Number of public wire bits:  4209571
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             12911785
     $_AND_                     267024
     $_DFFE_PN0P_                  236
     $_DFFE_PN_                     64
     $_DFFE_PP_                    476
     $_DFF_PN0_                     13
     $_DFF_PN1_                      2
     $_DFF_P_                   4203170
     $_MUX_                     8435455
     $_NOT_                       1202
     $_OR_                        1909
     $_XOR_                       2233
     TDP_RAM36K                      1

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~26933 debug messages>

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~17655 debug messages>
Removed a total of 5885 cells.

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.164. Executing OPT_SHARE pass.

3.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4203949, #solve=0, #remove=0, time=184.67 sec.]

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 2061 unused cells and 266576 unused wires.
<suppressed ~2075 debug messages>

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~2208 debug messages>

3.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

3.171. Executing OPT_SHARE pass.

3.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4203929, #solve=0, #remove=0, time=162.45 sec.]

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 59 unused cells and 99 unused wires.
<suppressed ~60 debug messages>

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.178. Executing OPT_SHARE pass.

3.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4203929, #solve=0, #remove=0, time=167.12 sec.]

3.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 3

3.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.
<suppressed ~2347 debug messages>

3.183. Executing TECHMAP pass (map to technology primitives).

3.183.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.183.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

3.184. Printing statistics.

=== prim_generic_flash ===

   Number of wires:             659517
   Number of wire bits:         12894512
   Number of public wires:      131802
   Number of public wire bits:  4209557
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             12878713
     $_AND_                     265943
     $_DFFE_PN0P_                  224
     $_DFFE_PN_                     64
     $_DFFE_PP_                    456
     $_DFF_PN0_                     13
     $_DFF_PN1_                      2
     $_DFF_P_                   4203170
     $_MUX_                     8407616
     $_NOT_                        339
     $_OR_                         571
     $_XOR_                        314
     TDP_RAM36K                      1

3.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
<suppressed ~984 debug messages>
Removed a total of 328 cells.

3.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4203929, #solve=0, #remove=0, time=171.95 sec.]

3.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Removed 3 unused cells and 502 unused wires.
<suppressed ~6 debug messages>

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.196. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939742 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939741 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939740 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939739 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939738 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939737 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939736 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939735 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939734 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939733 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939732 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939731 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939730 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939729 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939728 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939727 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939726 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939725 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939724 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939723 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939722 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939721 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939720 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939719 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939718 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939717 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939716 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939715 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939714 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939713 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939712 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
Handling D = Q on prim_generic_flash:$auto$memory_libmap.cc:2436:execute$4882[0]_1939711 ($_DFFE_PN_) from module prim_generic_flash (removing D path).
[#visit=4203894, #solve=0, #remove=0, time=147.64 sec.]

3.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [31] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558507.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [30] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558506.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [29] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558505.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [28] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558504.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [27] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558503.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [26] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558502.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [25] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558501.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [24] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558500.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [23] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558499.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [22] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558498.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [21] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558497.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [20] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558496.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [19] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558495.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [18] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558494.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [17] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558493.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [16] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558492.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [15] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558491.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [14] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558490.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [13] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558489.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [12] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558488.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [11] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558487.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [10] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558486.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [9] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558485.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [8] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558484.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [7] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558483.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [6] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558482.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [5] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558481.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [4] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558480.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [3] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558479.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [2] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558478.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [1] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558477.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Warning: Driver-driver conflict for \gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o [0] between cell prim_generic_flash:gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.rdata_o[0]_3558476.Q and constant 1'x in prim_generic_flash: Resolved using constant.
Removed 6423331 unused cells and 328336 unused wires.
<suppressed ~6488871 debug messages>

3.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.200. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.202. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=0, #remove=0, time=77.31 sec.]

3.203. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 3

3.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=0, #remove=0, time=83.44 sec.]

3.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

3.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=0, #remove=0, time=83.85 sec.]

3.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=2106251, #remove=0, time=491.06 sec.]

3.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.222. Printing statistics.

=== prim_generic_flash ===

   Number of wires:             330679
   Number of wire bits:         6466154
   Number of public wires:       66261
   Number of public wire bits:  2112400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             6455019
     $_AND_                     133885
     $_DFFE_PN0P_                  222
     $_DFFE_PN_                     32
     $_DFFE_PP_                    408
     $_DFF_PN0_                     13
     $_DFF_PN1_                      2
     $_DFF_P_                   2106017
     $_MUX_                     4213303
     $_NOT_                        300
     $_OR_                         538
     $_XOR_                        298
     TDP_RAM36K                      1

   Number of Generic REGs:          2106694

ABC-DFF iteration : 1

3.223. Executing ABC pass (technology mapping using ABC).

3.223.1. Summary of detected clock domains:
  339 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.wvalid, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  237 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  372 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  229 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  147 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1048642 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4383, arst={ }, srst={ }
  395 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  453 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4411, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4429, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.mem_rd_d, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.mem_rd_q, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4402, arst=!\rst_ni, srst={ }
  230 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4426, arst=!\rst_ni, srst={ }
  4122 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4391, arst={ }, srst={ }
  340 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  401 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4462, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4480, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.mem_rd_d, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.mem_rd_q, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4453, arst=!\rst_ni, srst={ }
  206 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4477, arst=!\rst_ni, srst={ }
  688 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5397261 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=!$auto$opt_dff.cc:220:make_patterns_logic$4442, arst={ }, srst={ }

  #logic partitions = 33

3.223.2. Extracting gate netlist of module `\prim_generic_flash' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5397260 gates and 5397450 wires to a netlist network with 190 inputs and 3159029 outputs (dfl=0).

3.223.2.1. Executing ABC.


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Mon May  6 09:53:56 2024 GMT

[ 14:53:56 ] Analysis has started
[ 14:53:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd
[ 14:53:56 ] Duration: 69 ms. Max utilization: 26 MB
[ 14:53:56 ] Analysis has started
[ 14:53:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd
[ 14:54:06 ] Duration: 10055 ms. Max utilization: 428 MB
[ 14:54:06 ] Synthesize has started
[ 14:54:06 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s orim_generic.ys -l orim_generic_synth.log
[ 20:07:20 ] Duration: 18793758 ms. Max utilization: 34016 MB
#############################################


Total RunTime to run raptor_run.sh: 18806
Peak Memory Usage: 117360
ExecEndTime: 1715008041
Rapid Silicon Raptor Design Suite
Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
