// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 5
// RUN: %clang_cc1 -triple s390x-linux-gnu -target-cpu z13 -fzvector \
// RUN: -emit-llvm -o - -W -Wall -Werror \
// RUN: %s | opt -S -passes=mem2reg | FileCheck %s

volatile vector signed char sc, sc2;
volatile vector unsigned char uc, uc2;
volatile vector bool char bc, bc2;

volatile vector signed short ss, ss2;
volatile vector unsigned short us, us2;
volatile vector bool short bs, bs2;

volatile vector signed int si, si2;
volatile vector unsigned int ui, ui2;
volatile vector bool int bi, bi2;

volatile vector signed long long sl, sl2;
volatile vector unsigned long long ul, ul2;
volatile vector bool long long bl, bl2;

volatile vector double fd, fd2;

volatile int cnt;

// CHECK-LABEL: define dso_local void @test_assign(
// CHECK-SAME: ) #[[ATTR0:[0-9]+]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    store volatile <16 x b8> [[TMP0]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    store volatile <16 x b8> [[TMP1]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    store volatile <8 x i16> [[TMP2]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    store volatile <8 x i16> [[TMP3]], ptr @us, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    store volatile <4 x i32> [[TMP4]], ptr @si, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    store volatile <4 x i32> [[TMP5]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    store volatile <2 x i64> [[TMP6]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    store volatile <2 x i64> [[TMP7]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    store volatile <2 x double> [[TMP8]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_assign(void) {

  sc = sc2;
  uc = uc2;

  ss = ss2;
  us = us2;

  si = si2;
  ui = ui2;

  sl = sl2;
  ul = ul2;

  fd = fd2;
}

// CHECK-LABEL: define dso_local void @test_pos(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[EXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[UNPROMOTION2:%.*]] = bitcast <16 x i8> [[EXT1]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION2]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    store volatile <8 x i16> [[TMP2]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    store volatile <8 x i16> [[TMP3]], ptr @us, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    store volatile <4 x i32> [[TMP4]], ptr @si, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    store volatile <4 x i32> [[TMP5]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    store volatile <2 x i64> [[TMP6]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    store volatile <2 x i64> [[TMP7]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    store volatile <2 x double> [[TMP8]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_pos(void) {

  sc = +sc2;
  uc = +uc2;

  ss = +ss2;
  us = +us2;

  si = +si2;
  ui = +ui2;

  sl = +sl2;
  ul = +ul2;

  fd = +fd2;
}

// CHECK-LABEL: define dso_local void @test_neg(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[SUB:%.*]] = sub <16 x i8> zeroinitializer, [[EXT]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[SUB]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SUB1:%.*]] = sub <8 x i16> zeroinitializer, [[TMP1]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB1]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SUB2:%.*]] = sub <4 x i32> zeroinitializer, [[TMP2]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB2]], ptr @si, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SUB3:%.*]] = sub <2 x i64> zeroinitializer, [[TMP3]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB3]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[FNEG:%.*]] = fneg <2 x double> [[TMP4]]
// CHECK-NEXT:    store volatile <2 x double> [[FNEG]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_neg(void) {

  sc = -sc2;
  ss = -ss2;
  si = -si2;
  sl = -sl2;
  fd = -fd2;
}

// CHECK-LABEL: define dso_local void @test_preinc(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[INC:%.*]] = add <16 x i8> [[TMP1]], splat (i8 1)
// CHECK-NEXT:    store volatile <16 x i8> [[INC]], ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[INC1:%.*]] = add <16 x i8> [[TMP3]], splat (i8 1)
// CHECK-NEXT:    store volatile <16 x i8> [[INC1]], ptr @uc2, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[INC2:%.*]] = add <8 x i16> [[TMP4]], splat (i16 1)
// CHECK-NEXT:    store volatile <8 x i16> [[INC2]], ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[INC3:%.*]] = add <8 x i16> [[TMP5]], splat (i16 1)
// CHECK-NEXT:    store volatile <8 x i16> [[INC3]], ptr @us2, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[INC4:%.*]] = add <4 x i32> [[TMP6]], splat (i32 1)
// CHECK-NEXT:    store volatile <4 x i32> [[INC4]], ptr @si2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[INC5:%.*]] = add <4 x i32> [[TMP7]], splat (i32 1)
// CHECK-NEXT:    store volatile <4 x i32> [[INC5]], ptr @ui2, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[INC6:%.*]] = add <2 x i64> [[TMP8]], splat (i64 1)
// CHECK-NEXT:    store volatile <2 x i64> [[INC6]], ptr @sl2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[INC7:%.*]] = add <2 x i64> [[TMP9]], splat (i64 1)
// CHECK-NEXT:    store volatile <2 x i64> [[INC7]], ptr @ul2, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[INC8:%.*]] = fadd <2 x double> [[TMP10]], splat (double 1.000000e+00)
// CHECK-NEXT:    store volatile <2 x double> [[INC8]], ptr @fd2, align 8
// CHECK-NEXT:    ret void
//
void test_preinc(void) {

  ++sc2;
  ++uc2;

  ++ss2;
  ++us2;

  ++si2;
  ++ui2;

  ++sl2;
  ++ul2;

  ++fd2;
}

// CHECK-LABEL: define dso_local void @test_postinc(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[INC:%.*]] = add <16 x i8> [[TMP1]], splat (i8 1)
// CHECK-NEXT:    store volatile <16 x i8> [[INC]], ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[INC1:%.*]] = add <16 x i8> [[TMP3]], splat (i8 1)
// CHECK-NEXT:    store volatile <16 x i8> [[INC1]], ptr @uc2, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[INC2:%.*]] = add <8 x i16> [[TMP4]], splat (i16 1)
// CHECK-NEXT:    store volatile <8 x i16> [[INC2]], ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[INC3:%.*]] = add <8 x i16> [[TMP5]], splat (i16 1)
// CHECK-NEXT:    store volatile <8 x i16> [[INC3]], ptr @us2, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[INC4:%.*]] = add <4 x i32> [[TMP6]], splat (i32 1)
// CHECK-NEXT:    store volatile <4 x i32> [[INC4]], ptr @si2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[INC5:%.*]] = add <4 x i32> [[TMP7]], splat (i32 1)
// CHECK-NEXT:    store volatile <4 x i32> [[INC5]], ptr @ui2, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[INC6:%.*]] = add <2 x i64> [[TMP8]], splat (i64 1)
// CHECK-NEXT:    store volatile <2 x i64> [[INC6]], ptr @sl2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[INC7:%.*]] = add <2 x i64> [[TMP9]], splat (i64 1)
// CHECK-NEXT:    store volatile <2 x i64> [[INC7]], ptr @ul2, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[INC8:%.*]] = fadd <2 x double> [[TMP10]], splat (double 1.000000e+00)
// CHECK-NEXT:    store volatile <2 x double> [[INC8]], ptr @fd2, align 8
// CHECK-NEXT:    ret void
//
void test_postinc(void) {

  sc2++;
  uc2++;

  ss2++;
  us2++;

  si2++;
  ui2++;

  sl2++;
  ul2++;

  fd2++;
}

// CHECK-LABEL: define dso_local void @test_predec(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[DEC:%.*]] = add <16 x i8> [[TMP1]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[DEC]], ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[DEC1:%.*]] = add <16 x i8> [[TMP3]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[DEC1]], ptr @uc2, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[DEC2:%.*]] = add <8 x i16> [[TMP4]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[DEC2]], ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[DEC3:%.*]] = add <8 x i16> [[TMP5]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[DEC3]], ptr @us2, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[DEC4:%.*]] = add <4 x i32> [[TMP6]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[DEC4]], ptr @si2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[DEC5:%.*]] = add <4 x i32> [[TMP7]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[DEC5]], ptr @ui2, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[DEC6:%.*]] = add <2 x i64> [[TMP8]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[DEC6]], ptr @sl2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[DEC7:%.*]] = add <2 x i64> [[TMP9]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[DEC7]], ptr @ul2, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[DEC8:%.*]] = fadd <2 x double> [[TMP10]], splat (double -1.000000e+00)
// CHECK-NEXT:    store volatile <2 x double> [[DEC8]], ptr @fd2, align 8
// CHECK-NEXT:    ret void
//
void test_predec(void) {

  --sc2;
  --uc2;

  --ss2;
  --us2;

  --si2;
  --ui2;

  --sl2;
  --ul2;

  --fd2;
}

// CHECK-LABEL: define dso_local void @test_postdec(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[DEC:%.*]] = add <16 x i8> [[TMP1]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[DEC]], ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[DEC1:%.*]] = add <16 x i8> [[TMP3]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[DEC1]], ptr @uc2, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[DEC2:%.*]] = add <8 x i16> [[TMP4]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[DEC2]], ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[DEC3:%.*]] = add <8 x i16> [[TMP5]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[DEC3]], ptr @us2, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[DEC4:%.*]] = add <4 x i32> [[TMP6]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[DEC4]], ptr @si2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[DEC5:%.*]] = add <4 x i32> [[TMP7]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[DEC5]], ptr @ui2, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[DEC6:%.*]] = add <2 x i64> [[TMP8]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[DEC6]], ptr @sl2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[DEC7:%.*]] = add <2 x i64> [[TMP9]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[DEC7]], ptr @ul2, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[DEC8:%.*]] = fadd <2 x double> [[TMP10]], splat (double -1.000000e+00)
// CHECK-NEXT:    store volatile <2 x double> [[DEC8]], ptr @fd2, align 8
// CHECK-NEXT:    ret void
//
void test_postdec(void) {

  sc2--;
  uc2--;

  ss2--;
  us2--;

  si2--;
  ui2--;

  sl2--;
  ul2--;

  fd2--;
}

// CHECK-LABEL: define dso_local void @test_add(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[ADD:%.*]] = add <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[ADD]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[ADD4:%.*]] = add <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[ADD4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[ADD8:%.*]] = add <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[ADD8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[ADD12:%.*]] = add <16 x i8> [[EXT10]], [[EXT11]]
// CHECK-NEXT:    [[UNPROMOTION13:%.*]] = bitcast <16 x i8> [[ADD12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[ADD16:%.*]] = add <16 x i8> [[EXT14]], [[EXT15]]
// CHECK-NEXT:    [[UNPROMOTION17:%.*]] = bitcast <16 x i8> [[ADD16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION17]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT19:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[ADD20:%.*]] = add <16 x i8> [[EXT18]], [[EXT19]]
// CHECK-NEXT:    [[UNPROMOTION21:%.*]] = bitcast <16 x i8> [[ADD20]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION21]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[ADD22:%.*]] = add <8 x i16> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD22]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[ADD23:%.*]] = add <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD23]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[ADD24:%.*]] = add <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD24]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[ADD25:%.*]] = add <8 x i16> [[TMP18]], [[TMP19]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD25]], ptr @us, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[ADD26:%.*]] = add <8 x i16> [[TMP20]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD26]], ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[ADD27:%.*]] = add <8 x i16> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD27]], ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[ADD28:%.*]] = add <4 x i32> [[TMP24]], [[TMP25]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD28]], ptr @si, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[ADD29:%.*]] = add <4 x i32> [[TMP26]], [[TMP27]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD29]], ptr @si, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[ADD30:%.*]] = add <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD30]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[ADD31:%.*]] = add <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD31]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[ADD32:%.*]] = add <4 x i32> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD32]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[ADD33:%.*]] = add <4 x i32> [[TMP34]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD33]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[ADD34:%.*]] = add <2 x i64> [[TMP36]], [[TMP37]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD34]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[ADD35:%.*]] = add <2 x i64> [[TMP38]], [[TMP39]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD35]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[ADD36:%.*]] = add <2 x i64> [[TMP40]], [[TMP41]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD36]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[ADD37:%.*]] = add <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD37]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[ADD38:%.*]] = add <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD38]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[ADD39:%.*]] = add <2 x i64> [[TMP46]], [[TMP47]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD39]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[ADD40:%.*]] = fadd <2 x double> [[TMP48]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x double> [[ADD40]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_add(void) {

  sc = sc + sc2;
  sc = sc + bc2;
  sc = bc + sc2;
  uc = uc + uc2;
  uc = uc + bc2;
  uc = bc + uc2;

  ss = ss + ss2;
  ss = ss + bs2;
  ss = bs + ss2;
  us = us + us2;
  us = us + bs2;
  us = bs + us2;

  si = si + si2;
  si = si + bi2;
  si = bi + si2;
  ui = ui + ui2;
  ui = ui + bi2;
  ui = bi + ui2;

  sl = sl + sl2;
  sl = sl + bl2;
  sl = bl + sl2;
  ul = ul + ul2;
  ul = ul + bl2;
  ul = bl + ul2;

  fd = fd + fd2;
}

// CHECK-LABEL: define dso_local void @test_add_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[ADD:%.*]] = add <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[ADD]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[ADD4:%.*]] = add <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[ADD4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[ADD8:%.*]] = add <16 x i8> [[CONV7]], [[EXT6]]
// CHECK-NEXT:    [[CONV9:%.*]] = bitcast <16 x i8> [[ADD8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV9]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[ADD12:%.*]] = add <16 x i8> [[CONV11]], [[EXT10]]
// CHECK-NEXT:    [[CONV13:%.*]] = bitcast <16 x i8> [[ADD12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[ADD14:%.*]] = add <8 x i16> [[TMP9]], [[TMP8]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD14]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[ADD15:%.*]] = add <8 x i16> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD15]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[ADD16:%.*]] = add <8 x i16> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD16]], ptr @us, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[ADD17:%.*]] = add <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[ADD17]], ptr @us, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[ADD18:%.*]] = add <4 x i32> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD18]], ptr @si, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[ADD19:%.*]] = add <4 x i32> [[TMP19]], [[TMP18]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD19]], ptr @si, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[ADD20:%.*]] = add <4 x i32> [[TMP21]], [[TMP20]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD20]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[ADD21:%.*]] = add <4 x i32> [[TMP23]], [[TMP22]]
// CHECK-NEXT:    store volatile <4 x i32> [[ADD21]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[ADD22:%.*]] = add <2 x i64> [[TMP25]], [[TMP24]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD22]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[ADD23:%.*]] = add <2 x i64> [[TMP27]], [[TMP26]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD23]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[ADD24:%.*]] = add <2 x i64> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD24]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[ADD25:%.*]] = add <2 x i64> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <2 x i64> [[ADD25]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[ADD26:%.*]] = fadd <2 x double> [[TMP33]], [[TMP32]]
// CHECK-NEXT:    store volatile <2 x double> [[ADD26]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_add_assign(void) {

  sc += sc2;
  sc += bc2;
  uc += uc2;
  uc += bc2;

  ss += ss2;
  ss += bs2;
  us += us2;
  us += bs2;

  si += si2;
  si += bi2;
  ui += ui2;
  ui += bi2;

  sl += sl2;
  sl += bl2;
  ul += ul2;
  ul += bl2;

  fd += fd2;
}

// CHECK-LABEL: define dso_local void @test_sub(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SUB:%.*]] = sub <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[SUB]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SUB4:%.*]] = sub <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[SUB4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[SUB8:%.*]] = sub <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[SUB8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[SUB12:%.*]] = sub <16 x i8> [[EXT10]], [[EXT11]]
// CHECK-NEXT:    [[UNPROMOTION13:%.*]] = bitcast <16 x i8> [[SUB12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[SUB16:%.*]] = sub <16 x i8> [[EXT14]], [[EXT15]]
// CHECK-NEXT:    [[UNPROMOTION17:%.*]] = bitcast <16 x i8> [[SUB16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION17]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT19:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[SUB20:%.*]] = sub <16 x i8> [[EXT18]], [[EXT19]]
// CHECK-NEXT:    [[UNPROMOTION21:%.*]] = bitcast <16 x i8> [[SUB20]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION21]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SUB22:%.*]] = sub <8 x i16> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB22]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[SUB23:%.*]] = sub <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB23]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SUB24:%.*]] = sub <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB24]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SUB25:%.*]] = sub <8 x i16> [[TMP18]], [[TMP19]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB25]], ptr @us, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[SUB26:%.*]] = sub <8 x i16> [[TMP20]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB26]], ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SUB27:%.*]] = sub <8 x i16> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB27]], ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SUB28:%.*]] = sub <4 x i32> [[TMP24]], [[TMP25]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB28]], ptr @si, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[SUB29:%.*]] = sub <4 x i32> [[TMP26]], [[TMP27]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB29]], ptr @si, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SUB30:%.*]] = sub <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB30]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SUB31:%.*]] = sub <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB31]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[SUB32:%.*]] = sub <4 x i32> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB32]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SUB33:%.*]] = sub <4 x i32> [[TMP34]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB33]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SUB34:%.*]] = sub <2 x i64> [[TMP36]], [[TMP37]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB34]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[SUB35:%.*]] = sub <2 x i64> [[TMP38]], [[TMP39]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB35]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SUB36:%.*]] = sub <2 x i64> [[TMP40]], [[TMP41]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB36]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SUB37:%.*]] = sub <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB37]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[SUB38:%.*]] = sub <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB38]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SUB39:%.*]] = sub <2 x i64> [[TMP46]], [[TMP47]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB39]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[SUB40:%.*]] = fsub <2 x double> [[TMP48]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x double> [[SUB40]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_sub(void) {

  sc = sc - sc2;
  sc = sc - bc2;
  sc = bc - sc2;
  uc = uc - uc2;
  uc = uc - bc2;
  uc = bc - uc2;

  ss = ss - ss2;
  ss = ss - bs2;
  ss = bs - ss2;
  us = us - us2;
  us = us - bs2;
  us = bs - us2;

  si = si - si2;
  si = si - bi2;
  si = bi - si2;
  ui = ui - ui2;
  ui = ui - bi2;
  ui = bi - ui2;

  sl = sl - sl2;
  sl = sl - bl2;
  sl = bl - sl2;
  ul = ul - ul2;
  ul = ul - bl2;
  ul = bl - ul2;

  fd = fd - fd2;
}

// CHECK-LABEL: define dso_local void @test_sub_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SUB:%.*]] = sub <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[SUB]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SUB4:%.*]] = sub <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[SUB4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[SUB8:%.*]] = sub <16 x i8> [[CONV7]], [[EXT6]]
// CHECK-NEXT:    [[CONV9:%.*]] = bitcast <16 x i8> [[SUB8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV9]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[SUB12:%.*]] = sub <16 x i8> [[CONV11]], [[EXT10]]
// CHECK-NEXT:    [[CONV13:%.*]] = bitcast <16 x i8> [[SUB12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SUB14:%.*]] = sub <8 x i16> [[TMP9]], [[TMP8]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB14]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SUB15:%.*]] = sub <8 x i16> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB15]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SUB16:%.*]] = sub <8 x i16> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB16]], ptr @us, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SUB17:%.*]] = sub <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[SUB17]], ptr @us, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SUB18:%.*]] = sub <4 x i32> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB18]], ptr @si, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SUB19:%.*]] = sub <4 x i32> [[TMP19]], [[TMP18]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB19]], ptr @si, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SUB20:%.*]] = sub <4 x i32> [[TMP21]], [[TMP20]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB20]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SUB21:%.*]] = sub <4 x i32> [[TMP23]], [[TMP22]]
// CHECK-NEXT:    store volatile <4 x i32> [[SUB21]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SUB22:%.*]] = sub <2 x i64> [[TMP25]], [[TMP24]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB22]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SUB23:%.*]] = sub <2 x i64> [[TMP27]], [[TMP26]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB23]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SUB24:%.*]] = sub <2 x i64> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB24]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SUB25:%.*]] = sub <2 x i64> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <2 x i64> [[SUB25]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[SUB26:%.*]] = fsub <2 x double> [[TMP33]], [[TMP32]]
// CHECK-NEXT:    store volatile <2 x double> [[SUB26]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_sub_assign(void) {

  sc -= sc2;
  sc -= bc2;
  uc -= uc2;
  uc -= bc2;

  ss -= ss2;
  ss -= bs2;
  us -= us2;
  us -= bs2;

  si -= si2;
  si -= bi2;
  ui -= ui2;
  ui -= bi2;

  sl -= sl2;
  sl -= bl2;
  ul -= ul2;
  ul -= bl2;

  fd -= fd2;
}

// CHECK-LABEL: define dso_local void @test_mul(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[MUL:%.*]] = mul <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[MUL]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[MUL4:%.*]] = mul <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[MUL4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[MUL6:%.*]] = mul <8 x i16> [[TMP4]], [[TMP5]]
// CHECK-NEXT:    store volatile <8 x i16> [[MUL6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[MUL7:%.*]] = mul <8 x i16> [[TMP6]], [[TMP7]]
// CHECK-NEXT:    store volatile <8 x i16> [[MUL7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[MUL8:%.*]] = mul <4 x i32> [[TMP8]], [[TMP9]]
// CHECK-NEXT:    store volatile <4 x i32> [[MUL8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[MUL9:%.*]] = mul <4 x i32> [[TMP10]], [[TMP11]]
// CHECK-NEXT:    store volatile <4 x i32> [[MUL9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[MUL10:%.*]] = mul <2 x i64> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    store volatile <2 x i64> [[MUL10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[MUL11:%.*]] = mul <2 x i64> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <2 x i64> [[MUL11]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[MUL12:%.*]] = fmul <2 x double> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <2 x double> [[MUL12]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_mul(void) {

  sc = sc * sc2;
  uc = uc * uc2;

  ss = ss * ss2;
  us = us * us2;

  si = si * si2;
  ui = ui * ui2;

  sl = sl * sl2;
  ul = ul * ul2;

  fd = fd * fd2;
}

// CHECK-LABEL: define dso_local void @test_mul_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[MUL:%.*]] = mul <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[MUL]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[MUL4:%.*]] = mul <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[MUL4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[MUL6:%.*]] = mul <8 x i16> [[TMP5]], [[TMP4]]
// CHECK-NEXT:    store volatile <8 x i16> [[MUL6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[MUL7:%.*]] = mul <8 x i16> [[TMP7]], [[TMP6]]
// CHECK-NEXT:    store volatile <8 x i16> [[MUL7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[MUL8:%.*]] = mul <4 x i32> [[TMP9]], [[TMP8]]
// CHECK-NEXT:    store volatile <4 x i32> [[MUL8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[MUL9:%.*]] = mul <4 x i32> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <4 x i32> [[MUL9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[MUL10:%.*]] = mul <2 x i64> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <2 x i64> [[MUL10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[MUL11:%.*]] = mul <2 x i64> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <2 x i64> [[MUL11]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[MUL12:%.*]] = fmul <2 x double> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <2 x double> [[MUL12]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_mul_assign(void) {

  sc *= sc2;
  uc *= uc2;

  ss *= ss2;
  us *= us2;

  si *= si2;
  ui *= ui2;

  sl *= sl2;
  ul *= ul2;

  fd *= fd2;
}

// CHECK-LABEL: define dso_local void @test_div(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[DIV:%.*]] = udiv <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[DIV]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[DIV4:%.*]] = udiv <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[DIV4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[DIV6:%.*]] = sdiv <8 x i16> [[TMP4]], [[TMP5]]
// CHECK-NEXT:    store volatile <8 x i16> [[DIV6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[DIV7:%.*]] = udiv <8 x i16> [[TMP6]], [[TMP7]]
// CHECK-NEXT:    store volatile <8 x i16> [[DIV7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[DIV8:%.*]] = sdiv <4 x i32> [[TMP8]], [[TMP9]]
// CHECK-NEXT:    store volatile <4 x i32> [[DIV8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[DIV9:%.*]] = udiv <4 x i32> [[TMP10]], [[TMP11]]
// CHECK-NEXT:    store volatile <4 x i32> [[DIV9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[DIV10:%.*]] = sdiv <2 x i64> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    store volatile <2 x i64> [[DIV10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[DIV11:%.*]] = udiv <2 x i64> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <2 x i64> [[DIV11]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[DIV12:%.*]] = fdiv <2 x double> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <2 x double> [[DIV12]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_div(void) {

  sc = sc / sc2;
  uc = uc / uc2;

  ss = ss / ss2;
  us = us / us2;

  si = si / si2;
  ui = ui / ui2;

  sl = sl / sl2;
  ul = ul / ul2;

  fd = fd / fd2;
}

// CHECK-LABEL: define dso_local void @test_div_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[DIV:%.*]] = udiv <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[DIV]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[DIV4:%.*]] = udiv <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[DIV4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[DIV6:%.*]] = sdiv <8 x i16> [[TMP5]], [[TMP4]]
// CHECK-NEXT:    store volatile <8 x i16> [[DIV6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[DIV7:%.*]] = udiv <8 x i16> [[TMP7]], [[TMP6]]
// CHECK-NEXT:    store volatile <8 x i16> [[DIV7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[DIV8:%.*]] = sdiv <4 x i32> [[TMP9]], [[TMP8]]
// CHECK-NEXT:    store volatile <4 x i32> [[DIV8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[DIV9:%.*]] = udiv <4 x i32> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <4 x i32> [[DIV9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[DIV10:%.*]] = sdiv <2 x i64> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <2 x i64> [[DIV10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[DIV11:%.*]] = udiv <2 x i64> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <2 x i64> [[DIV11]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[DIV12:%.*]] = fdiv <2 x double> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <2 x double> [[DIV12]], ptr @fd, align 8
// CHECK-NEXT:    ret void
//
void test_div_assign(void) {

  sc /= sc2;
  uc /= uc2;

  ss /= ss2;
  us /= us2;

  si /= si2;
  ui /= ui2;

  sl /= sl2;
  ul /= ul2;

  fd /= fd2;
}

// CHECK-LABEL: define dso_local void @test_rem(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[REM:%.*]] = urem <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[REM]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[REM4:%.*]] = urem <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[REM4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[REM6:%.*]] = srem <8 x i16> [[TMP4]], [[TMP5]]
// CHECK-NEXT:    store volatile <8 x i16> [[REM6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[REM7:%.*]] = urem <8 x i16> [[TMP6]], [[TMP7]]
// CHECK-NEXT:    store volatile <8 x i16> [[REM7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[REM8:%.*]] = srem <4 x i32> [[TMP8]], [[TMP9]]
// CHECK-NEXT:    store volatile <4 x i32> [[REM8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[REM9:%.*]] = urem <4 x i32> [[TMP10]], [[TMP11]]
// CHECK-NEXT:    store volatile <4 x i32> [[REM9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[REM10:%.*]] = srem <2 x i64> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    store volatile <2 x i64> [[REM10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[REM11:%.*]] = urem <2 x i64> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <2 x i64> [[REM11]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_rem(void) {

  sc = sc % sc2;
  uc = uc % uc2;

  ss = ss % ss2;
  us = us % us2;

  si = si % si2;
  ui = ui % ui2;

  sl = sl % sl2;
  ul = ul % ul2;
}

// CHECK-LABEL: define dso_local void @test_rem_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[REM:%.*]] = urem <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[REM]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[REM4:%.*]] = urem <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[REM4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[REM6:%.*]] = srem <8 x i16> [[TMP5]], [[TMP4]]
// CHECK-NEXT:    store volatile <8 x i16> [[REM6]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[REM7:%.*]] = urem <8 x i16> [[TMP7]], [[TMP6]]
// CHECK-NEXT:    store volatile <8 x i16> [[REM7]], ptr @us, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[REM8:%.*]] = srem <4 x i32> [[TMP9]], [[TMP8]]
// CHECK-NEXT:    store volatile <4 x i32> [[REM8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[REM9:%.*]] = urem <4 x i32> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <4 x i32> [[REM9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[REM10:%.*]] = srem <2 x i64> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <2 x i64> [[REM10]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[REM11:%.*]] = urem <2 x i64> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <2 x i64> [[REM11]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_rem_assign(void) {

  sc %= sc2;
  uc %= uc2;

  ss %= ss2;
  us %= us2;

  si %= si2;
  ui %= ui2;

  sl %= sl2;
  ul %= ul2;
}

// CHECK-LABEL: define dso_local void @test_not(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[NOT:%.*]] = xor <16 x i8> [[CONV]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[NOT]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[CONV1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[NOT2:%.*]] = xor <16 x i8> [[CONV1]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[NOT2]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[NOT4:%.*]] = xor <16 x i8> [[CONV3]], splat (i8 -1)
// CHECK-NEXT:    store volatile <16 x i8> [[NOT4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[NOT5:%.*]] = xor <8 x i16> [[TMP3]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[NOT5]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[NOT6:%.*]] = xor <8 x i16> [[TMP4]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[NOT6]], ptr @us, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[NOT7:%.*]] = xor <8 x i16> [[TMP5]], splat (i16 -1)
// CHECK-NEXT:    store volatile <8 x i16> [[NOT7]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[NOT8:%.*]] = xor <4 x i32> [[TMP6]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[NOT8]], ptr @si, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[NOT9:%.*]] = xor <4 x i32> [[TMP7]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[NOT9]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[NOT10:%.*]] = xor <4 x i32> [[TMP8]], splat (i32 -1)
// CHECK-NEXT:    store volatile <4 x i32> [[NOT10]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[NOT11:%.*]] = xor <2 x i64> [[TMP9]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[NOT11]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[NOT12:%.*]] = xor <2 x i64> [[TMP10]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[NOT12]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[NOT13:%.*]] = xor <2 x i64> [[TMP11]], splat (i64 -1)
// CHECK-NEXT:    store volatile <2 x i64> [[NOT13]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_not(void) {

  sc = ~sc2;
  uc = ~uc2;
  bc = ~bc2;

  ss = ~ss2;
  us = ~us2;
  bs = ~bs2;

  si = ~si2;
  ui = ~ui2;
  bi = ~bi2;

  sl = ~sl2;
  ul = ~ul2;
  bl = ~bl2;
}

// CHECK-LABEL: define dso_local void @test_and(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[AND:%.*]] = and <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[AND]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[AND4:%.*]] = and <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[AND4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[AND8:%.*]] = and <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[AND8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[AND12:%.*]] = and <16 x i8> [[EXT10]], [[EXT11]]
// CHECK-NEXT:    [[UNPROMOTION13:%.*]] = bitcast <16 x i8> [[AND12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[AND16:%.*]] = and <16 x i8> [[EXT14]], [[EXT15]]
// CHECK-NEXT:    [[UNPROMOTION17:%.*]] = bitcast <16 x i8> [[AND16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION17]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT19:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[AND20:%.*]] = and <16 x i8> [[EXT18]], [[EXT19]]
// CHECK-NEXT:    [[UNPROMOTION21:%.*]] = bitcast <16 x i8> [[AND20]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION21]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT22:%.*]] = bytecast <16 x b8> [[TMP12]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT23:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[AND24:%.*]] = and <16 x i8> [[EXT22]], [[EXT23]]
// CHECK-NEXT:    [[UNPROMOTION25:%.*]] = bitcast <16 x i8> [[AND24]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION25]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[AND26:%.*]] = and <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND26]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[AND27:%.*]] = and <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND27]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[AND28:%.*]] = and <8 x i16> [[TMP18]], [[TMP19]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND28]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[AND29:%.*]] = and <8 x i16> [[TMP20]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND29]], ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[AND30:%.*]] = and <8 x i16> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND30]], ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[AND31:%.*]] = and <8 x i16> [[TMP24]], [[TMP25]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND31]], ptr @us, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[AND32:%.*]] = and <8 x i16> [[TMP26]], [[TMP27]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND32]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[AND33:%.*]] = and <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND33]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[AND34:%.*]] = and <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND34]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[AND35:%.*]] = and <4 x i32> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND35]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[AND36:%.*]] = and <4 x i32> [[TMP34]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND36]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[AND37:%.*]] = and <4 x i32> [[TMP36]], [[TMP37]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND37]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[AND38:%.*]] = and <4 x i32> [[TMP38]], [[TMP39]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND38]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[AND39:%.*]] = and <4 x i32> [[TMP40]], [[TMP41]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND39]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[AND40:%.*]] = and <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND40]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[AND41:%.*]] = and <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND41]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[AND42:%.*]] = and <2 x i64> [[TMP46]], [[TMP47]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND42]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[AND43:%.*]] = and <2 x i64> [[TMP48]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND43]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[AND44:%.*]] = and <2 x i64> [[TMP50]], [[TMP51]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND44]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[AND45:%.*]] = and <2 x i64> [[TMP52]], [[TMP53]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND45]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[AND46:%.*]] = and <2 x i64> [[TMP54]], [[TMP55]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND46]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_and(void) {

  sc = sc & sc2;
  sc = sc & bc2;
  sc = bc & sc2;
  uc = uc & uc2;
  uc = uc & bc2;
  uc = bc & uc2;
  bc = bc & bc2;

  ss = ss & ss2;
  ss = ss & bs2;
  ss = bs & ss2;
  us = us & us2;
  us = us & bs2;
  us = bs & us2;
  bs = bs & bs2;

  si = si & si2;
  si = si & bi2;
  si = bi & si2;
  ui = ui & ui2;
  ui = ui & bi2;
  ui = bi & ui2;
  bi = bi & bi2;

  sl = sl & sl2;
  sl = sl & bl2;
  sl = bl & sl2;
  ul = ul & ul2;
  ul = ul & bl2;
  ul = bl & ul2;
  bl = bl & bl2;
}

// CHECK-LABEL: define dso_local void @test_and_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[AND:%.*]] = and <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[AND]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[AND4:%.*]] = and <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[AND4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[AND8:%.*]] = and <16 x i8> [[CONV7]], [[EXT6]]
// CHECK-NEXT:    [[CONV9:%.*]] = bitcast <16 x i8> [[AND8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV9]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[AND12:%.*]] = and <16 x i8> [[CONV11]], [[EXT10]]
// CHECK-NEXT:    [[CONV13:%.*]] = bitcast <16 x i8> [[AND12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[CONV15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[AND16:%.*]] = and <16 x i8> [[CONV15]], [[EXT14]]
// CHECK-NEXT:    [[CONV17:%.*]] = bitcast <16 x i8> [[AND16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV17]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[AND18:%.*]] = and <8 x i16> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND18]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[AND19:%.*]] = and <8 x i16> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND19]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[AND20:%.*]] = and <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND20]], ptr @us, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[AND21:%.*]] = and <8 x i16> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND21]], ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[AND22:%.*]] = and <8 x i16> [[TMP19]], [[TMP18]]
// CHECK-NEXT:    store volatile <8 x i16> [[AND22]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[AND23:%.*]] = and <4 x i32> [[TMP21]], [[TMP20]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND23]], ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[AND24:%.*]] = and <4 x i32> [[TMP23]], [[TMP22]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND24]], ptr @si, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[AND25:%.*]] = and <4 x i32> [[TMP25]], [[TMP24]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND25]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[AND26:%.*]] = and <4 x i32> [[TMP27]], [[TMP26]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND26]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[AND27:%.*]] = and <4 x i32> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <4 x i32> [[AND27]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[AND28:%.*]] = and <2 x i64> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND28]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[AND29:%.*]] = and <2 x i64> [[TMP33]], [[TMP32]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND29]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[AND30:%.*]] = and <2 x i64> [[TMP35]], [[TMP34]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND30]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[AND31:%.*]] = and <2 x i64> [[TMP37]], [[TMP36]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND31]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[AND32:%.*]] = and <2 x i64> [[TMP39]], [[TMP38]]
// CHECK-NEXT:    store volatile <2 x i64> [[AND32]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_and_assign(void) {

  sc &= sc2;
  sc &= bc2;
  uc &= uc2;
  uc &= bc2;
  bc &= bc2;

  ss &= ss2;
  ss &= bs2;
  us &= us2;
  us &= bs2;
  bs &= bs2;

  si &= si2;
  si &= bi2;
  ui &= ui2;
  ui &= bi2;
  bi &= bi2;

  sl &= sl2;
  sl &= bl2;
  ul &= ul2;
  ul &= bl2;
  bl &= bl2;
}

// CHECK-LABEL: define dso_local void @test_or(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[OR:%.*]] = or <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[OR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[OR4:%.*]] = or <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[OR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[OR8:%.*]] = or <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[OR8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[OR12:%.*]] = or <16 x i8> [[EXT10]], [[EXT11]]
// CHECK-NEXT:    [[UNPROMOTION13:%.*]] = bitcast <16 x i8> [[OR12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[OR16:%.*]] = or <16 x i8> [[EXT14]], [[EXT15]]
// CHECK-NEXT:    [[UNPROMOTION17:%.*]] = bitcast <16 x i8> [[OR16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION17]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT19:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[OR20:%.*]] = or <16 x i8> [[EXT18]], [[EXT19]]
// CHECK-NEXT:    [[UNPROMOTION21:%.*]] = bitcast <16 x i8> [[OR20]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION21]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT22:%.*]] = bytecast <16 x b8> [[TMP12]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT23:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[OR24:%.*]] = or <16 x i8> [[EXT22]], [[EXT23]]
// CHECK-NEXT:    [[UNPROMOTION25:%.*]] = bitcast <16 x i8> [[OR24]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION25]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[OR26:%.*]] = or <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR26]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[OR27:%.*]] = or <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR27]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[OR28:%.*]] = or <8 x i16> [[TMP18]], [[TMP19]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR28]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[OR29:%.*]] = or <8 x i16> [[TMP20]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR29]], ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[OR30:%.*]] = or <8 x i16> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR30]], ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[OR31:%.*]] = or <8 x i16> [[TMP24]], [[TMP25]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR31]], ptr @us, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[OR32:%.*]] = or <8 x i16> [[TMP26]], [[TMP27]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR32]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[OR33:%.*]] = or <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR33]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[OR34:%.*]] = or <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR34]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[OR35:%.*]] = or <4 x i32> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR35]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[OR36:%.*]] = or <4 x i32> [[TMP34]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR36]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[OR37:%.*]] = or <4 x i32> [[TMP36]], [[TMP37]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR37]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[OR38:%.*]] = or <4 x i32> [[TMP38]], [[TMP39]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR38]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[OR39:%.*]] = or <4 x i32> [[TMP40]], [[TMP41]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR39]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[OR40:%.*]] = or <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR40]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[OR41:%.*]] = or <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR41]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[OR42:%.*]] = or <2 x i64> [[TMP46]], [[TMP47]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR42]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[OR43:%.*]] = or <2 x i64> [[TMP48]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR43]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[OR44:%.*]] = or <2 x i64> [[TMP50]], [[TMP51]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR44]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[OR45:%.*]] = or <2 x i64> [[TMP52]], [[TMP53]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR45]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[OR46:%.*]] = or <2 x i64> [[TMP54]], [[TMP55]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR46]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_or(void) {

  sc = sc | sc2;
  sc = sc | bc2;
  sc = bc | sc2;
  uc = uc | uc2;
  uc = uc | bc2;
  uc = bc | uc2;
  bc = bc | bc2;

  ss = ss | ss2;
  ss = ss | bs2;
  ss = bs | ss2;
  us = us | us2;
  us = us | bs2;
  us = bs | us2;
  bs = bs | bs2;

  si = si | si2;
  si = si | bi2;
  si = bi | si2;
  ui = ui | ui2;
  ui = ui | bi2;
  ui = bi | ui2;
  bi = bi | bi2;

  sl = sl | sl2;
  sl = sl | bl2;
  sl = bl | sl2;
  ul = ul | ul2;
  ul = ul | bl2;
  ul = bl | ul2;
  bl = bl | bl2;
}

// CHECK-LABEL: define dso_local void @test_or_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[OR:%.*]] = or <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[OR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[OR4:%.*]] = or <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[OR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[OR8:%.*]] = or <16 x i8> [[CONV7]], [[EXT6]]
// CHECK-NEXT:    [[CONV9:%.*]] = bitcast <16 x i8> [[OR8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV9]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[OR12:%.*]] = or <16 x i8> [[CONV11]], [[EXT10]]
// CHECK-NEXT:    [[CONV13:%.*]] = bitcast <16 x i8> [[OR12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[CONV15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[OR16:%.*]] = or <16 x i8> [[CONV15]], [[EXT14]]
// CHECK-NEXT:    [[CONV17:%.*]] = bitcast <16 x i8> [[OR16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV17]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[OR18:%.*]] = or <8 x i16> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR18]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[OR19:%.*]] = or <8 x i16> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR19]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[OR20:%.*]] = or <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR20]], ptr @us, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[OR21:%.*]] = or <8 x i16> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR21]], ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[OR22:%.*]] = or <8 x i16> [[TMP19]], [[TMP18]]
// CHECK-NEXT:    store volatile <8 x i16> [[OR22]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[OR23:%.*]] = or <4 x i32> [[TMP21]], [[TMP20]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR23]], ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[OR24:%.*]] = or <4 x i32> [[TMP23]], [[TMP22]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR24]], ptr @si, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[OR25:%.*]] = or <4 x i32> [[TMP25]], [[TMP24]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR25]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[OR26:%.*]] = or <4 x i32> [[TMP27]], [[TMP26]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR26]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[OR27:%.*]] = or <4 x i32> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <4 x i32> [[OR27]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[OR28:%.*]] = or <2 x i64> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR28]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[OR29:%.*]] = or <2 x i64> [[TMP33]], [[TMP32]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR29]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[OR30:%.*]] = or <2 x i64> [[TMP35]], [[TMP34]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR30]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[OR31:%.*]] = or <2 x i64> [[TMP37]], [[TMP36]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR31]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[OR32:%.*]] = or <2 x i64> [[TMP39]], [[TMP38]]
// CHECK-NEXT:    store volatile <2 x i64> [[OR32]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_or_assign(void) {

  sc |= sc2;
  sc |= bc2;
  uc |= uc2;
  uc |= bc2;
  bc |= bc2;

  ss |= ss2;
  ss |= bs2;
  us |= us2;
  us |= bs2;
  bs |= bs2;

  si |= si2;
  si |= bi2;
  ui |= ui2;
  ui |= bi2;
  bi |= bi2;

  sl |= sl2;
  sl |= bl2;
  ul |= ul2;
  ul |= bl2;
  bl |= bl2;
}

// CHECK-LABEL: define dso_local void @test_xor(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[XOR:%.*]] = xor <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[XOR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[XOR4:%.*]] = xor <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[XOR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[XOR8:%.*]] = xor <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[XOR8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[XOR12:%.*]] = xor <16 x i8> [[EXT10]], [[EXT11]]
// CHECK-NEXT:    [[UNPROMOTION13:%.*]] = bitcast <16 x i8> [[XOR12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[XOR16:%.*]] = xor <16 x i8> [[EXT14]], [[EXT15]]
// CHECK-NEXT:    [[UNPROMOTION17:%.*]] = bitcast <16 x i8> [[XOR16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION17]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT19:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[XOR20:%.*]] = xor <16 x i8> [[EXT18]], [[EXT19]]
// CHECK-NEXT:    [[UNPROMOTION21:%.*]] = bitcast <16 x i8> [[XOR20]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION21]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[EXT22:%.*]] = bytecast <16 x b8> [[TMP12]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT23:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[XOR24:%.*]] = xor <16 x i8> [[EXT22]], [[EXT23]]
// CHECK-NEXT:    [[UNPROMOTION25:%.*]] = bitcast <16 x i8> [[XOR24]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION25]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[XOR26:%.*]] = xor <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR26]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[XOR27:%.*]] = xor <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR27]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[XOR28:%.*]] = xor <8 x i16> [[TMP18]], [[TMP19]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR28]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[XOR29:%.*]] = xor <8 x i16> [[TMP20]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR29]], ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[XOR30:%.*]] = xor <8 x i16> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR30]], ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[XOR31:%.*]] = xor <8 x i16> [[TMP24]], [[TMP25]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR31]], ptr @us, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[XOR32:%.*]] = xor <8 x i16> [[TMP26]], [[TMP27]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR32]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[XOR33:%.*]] = xor <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR33]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[XOR34:%.*]] = xor <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR34]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[XOR35:%.*]] = xor <4 x i32> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR35]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[XOR36:%.*]] = xor <4 x i32> [[TMP34]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR36]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[XOR37:%.*]] = xor <4 x i32> [[TMP36]], [[TMP37]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR37]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[XOR38:%.*]] = xor <4 x i32> [[TMP38]], [[TMP39]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR38]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[XOR39:%.*]] = xor <4 x i32> [[TMP40]], [[TMP41]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR39]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[XOR40:%.*]] = xor <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR40]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[XOR41:%.*]] = xor <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR41]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[XOR42:%.*]] = xor <2 x i64> [[TMP46]], [[TMP47]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR42]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[XOR43:%.*]] = xor <2 x i64> [[TMP48]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR43]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[XOR44:%.*]] = xor <2 x i64> [[TMP50]], [[TMP51]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR44]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[XOR45:%.*]] = xor <2 x i64> [[TMP52]], [[TMP53]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR45]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[XOR46:%.*]] = xor <2 x i64> [[TMP54]], [[TMP55]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR46]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_xor(void) {

  sc = sc ^ sc2;
  sc = sc ^ bc2;
  sc = bc ^ sc2;
  uc = uc ^ uc2;
  uc = uc ^ bc2;
  uc = bc ^ uc2;
  bc = bc ^ bc2;

  ss = ss ^ ss2;
  ss = ss ^ bs2;
  ss = bs ^ ss2;
  us = us ^ us2;
  us = us ^ bs2;
  us = bs ^ us2;
  bs = bs ^ bs2;

  si = si ^ si2;
  si = si ^ bi2;
  si = bi ^ si2;
  ui = ui ^ ui2;
  ui = ui ^ bi2;
  ui = bi ^ ui2;
  bi = bi ^ bi2;

  sl = sl ^ sl2;
  sl = sl ^ bl2;
  sl = bl ^ sl2;
  ul = ul ^ ul2;
  ul = ul ^ bl2;
  ul = bl ^ ul2;
  bl = bl ^ bl2;
}

// CHECK-LABEL: define dso_local void @test_xor_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[XOR:%.*]] = xor <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[XOR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[XOR4:%.*]] = xor <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[XOR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[XOR8:%.*]] = xor <16 x i8> [[CONV7]], [[EXT6]]
// CHECK-NEXT:    [[CONV9:%.*]] = bitcast <16 x i8> [[XOR8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV9]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV11:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[XOR12:%.*]] = xor <16 x i8> [[CONV11]], [[EXT10]]
// CHECK-NEXT:    [[CONV13:%.*]] = bitcast <16 x i8> [[XOR12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV13]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[CONV15:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[XOR16:%.*]] = xor <16 x i8> [[CONV15]], [[EXT14]]
// CHECK-NEXT:    [[CONV17:%.*]] = bitcast <16 x i8> [[XOR16]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV17]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[XOR18:%.*]] = xor <8 x i16> [[TMP11]], [[TMP10]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR18]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[XOR19:%.*]] = xor <8 x i16> [[TMP13]], [[TMP12]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR19]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[XOR20:%.*]] = xor <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR20]], ptr @us, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[XOR21:%.*]] = xor <8 x i16> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR21]], ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[XOR22:%.*]] = xor <8 x i16> [[TMP19]], [[TMP18]]
// CHECK-NEXT:    store volatile <8 x i16> [[XOR22]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[XOR23:%.*]] = xor <4 x i32> [[TMP21]], [[TMP20]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR23]], ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[XOR24:%.*]] = xor <4 x i32> [[TMP23]], [[TMP22]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR24]], ptr @si, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[XOR25:%.*]] = xor <4 x i32> [[TMP25]], [[TMP24]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR25]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[XOR26:%.*]] = xor <4 x i32> [[TMP27]], [[TMP26]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR26]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[XOR27:%.*]] = xor <4 x i32> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <4 x i32> [[XOR27]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[XOR28:%.*]] = xor <2 x i64> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR28]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[XOR29:%.*]] = xor <2 x i64> [[TMP33]], [[TMP32]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR29]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[XOR30:%.*]] = xor <2 x i64> [[TMP35]], [[TMP34]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR30]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[XOR31:%.*]] = xor <2 x i64> [[TMP37]], [[TMP36]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR31]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[XOR32:%.*]] = xor <2 x i64> [[TMP39]], [[TMP38]]
// CHECK-NEXT:    store volatile <2 x i64> [[XOR32]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_xor_assign(void) {

  sc ^= sc2;
  sc ^= bc2;
  uc ^= uc2;
  uc ^= bc2;
  bc ^= bc2;

  ss ^= ss2;
  ss ^= bs2;
  us ^= us2;
  us ^= bs2;
  bs ^= bs2;

  si ^= si2;
  si ^= bi2;
  ui ^= ui2;
  ui ^= bi2;
  bi ^= bi2;

  sl ^= sl2;
  sl ^= bl2;
  ul ^= ul2;
  ul ^= bl2;
  bl ^= bl2;
}

// CHECK-LABEL: define dso_local void @test_sl(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SHL:%.*]] = shl <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[SHL]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SHL4:%.*]] = shl <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[SHL4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT:%.*]] = insertelement <16 x i32> poison, i32 [[TMP5]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[EXT7:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT]] to <16 x i8>
// CHECK-NEXT:    [[SHL8:%.*]] = shl <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[SHL8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[SHL11:%.*]] = shl <16 x i8> [[EXT10]], splat (i8 5)
// CHECK-NEXT:    [[UNPROMOTION12:%.*]] = bitcast <16 x i8> [[SHL11]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION12]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT13:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[SHL15:%.*]] = shl <16 x i8> [[EXT13]], [[EXT14]]
// CHECK-NEXT:    [[UNPROMOTION16:%.*]] = bitcast <16 x i8> [[SHL15]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION16]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT17:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[SHL19:%.*]] = shl <16 x i8> [[EXT17]], [[EXT18]]
// CHECK-NEXT:    [[UNPROMOTION20:%.*]] = bitcast <16 x i8> [[SHL19]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION20]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT21:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT22:%.*]] = insertelement <16 x i32> poison, i32 [[TMP12]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT23:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT22]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[EXT24:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT23]] to <16 x i8>
// CHECK-NEXT:    [[SHL25:%.*]] = shl <16 x i8> [[EXT21]], [[EXT24]]
// CHECK-NEXT:    [[UNPROMOTION26:%.*]] = bitcast <16 x i8> [[SHL25]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION26]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT27:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[SHL28:%.*]] = shl <16 x i8> [[EXT27]], splat (i8 5)
// CHECK-NEXT:    [[UNPROMOTION29:%.*]] = bitcast <16 x i8> [[SHL28]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION29]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SHL30:%.*]] = shl <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL30]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SHL31:%.*]] = shl <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL31]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT32:%.*]] = insertelement <8 x i32> poison, i32 [[TMP19]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT33:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT32]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT33]] to <8 x i16>
// CHECK-NEXT:    [[SHL34:%.*]] = shl <8 x i16> [[TMP18]], [[SH_PROM]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL34]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHL35:%.*]] = shl <8 x i16> [[TMP20]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHL35]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SHL36:%.*]] = shl <8 x i16> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL36]], ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SHL37:%.*]] = shl <8 x i16> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL37]], ptr @us, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT38:%.*]] = insertelement <8 x i32> poison, i32 [[TMP26]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT39:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT38]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM40:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT39]] to <8 x i16>
// CHECK-NEXT:    [[SHL41:%.*]] = shl <8 x i16> [[TMP25]], [[SH_PROM40]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL41]], ptr @us, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHL42:%.*]] = shl <8 x i16> [[TMP27]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHL42]], ptr @us, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SHL43:%.*]] = shl <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL43]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SHL44:%.*]] = shl <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL44]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT45:%.*]] = insertelement <4 x i32> poison, i32 [[TMP33]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT46:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT45]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[SHL47:%.*]] = shl <4 x i32> [[TMP32]], [[SPLAT_SPLAT46]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL47]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHL48:%.*]] = shl <4 x i32> [[TMP34]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHL48]], ptr @si, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SHL49:%.*]] = shl <4 x i32> [[TMP35]], [[TMP36]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL49]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SHL50:%.*]] = shl <4 x i32> [[TMP37]], [[TMP38]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL50]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT51:%.*]] = insertelement <4 x i32> poison, i32 [[TMP40]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT52:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT51]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[SHL53:%.*]] = shl <4 x i32> [[TMP39]], [[SPLAT_SPLAT52]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL53]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHL54:%.*]] = shl <4 x i32> [[TMP41]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHL54]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SHL55:%.*]] = shl <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL55]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SHL56:%.*]] = shl <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL56]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT57:%.*]] = insertelement <2 x i32> poison, i32 [[TMP47]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT58:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT57]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM59:%.*]] = zext <2 x i32> [[SPLAT_SPLAT58]] to <2 x i64>
// CHECK-NEXT:    [[SHL60:%.*]] = shl <2 x i64> [[TMP46]], [[SH_PROM59]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL60]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHL61:%.*]] = shl <2 x i64> [[TMP48]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHL61]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SHL62:%.*]] = shl <2 x i64> [[TMP49]], [[TMP50]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL62]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SHL63:%.*]] = shl <2 x i64> [[TMP51]], [[TMP52]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL63]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT64:%.*]] = insertelement <2 x i32> poison, i32 [[TMP54]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT65:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT64]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM66:%.*]] = zext <2 x i32> [[SPLAT_SPLAT65]] to <2 x i64>
// CHECK-NEXT:    [[SHL67:%.*]] = shl <2 x i64> [[TMP53]], [[SH_PROM66]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL67]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHL68:%.*]] = shl <2 x i64> [[TMP55]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHL68]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_sl(void) {

  sc = sc << sc2;
  sc = sc << uc2;
  sc = sc << cnt;
  sc = sc << 5;
  uc = uc << sc2;
  uc = uc << uc2;
  uc = uc << cnt;
  uc = uc << 5;

  ss = ss << ss2;
  ss = ss << us2;
  ss = ss << cnt;
  ss = ss << 5;
  us = us << ss2;
  us = us << us2;
  us = us << cnt;
  us = us << 5;

  si = si << si2;
  si = si << ui2;
  si = si << cnt;
  si = si << 5;
  ui = ui << si2;
  ui = ui << ui2;
  ui = ui << cnt;
  ui = ui << 5;

  sl = sl << sl2;
  sl = sl << ul2;
  sl = sl << cnt;
  sl = sl << 5;
  ul = ul << sl2;
  ul = ul << ul2;
  ul = ul << cnt;
  ul = ul << 5;
}

// CHECK-LABEL: define dso_local void @test_sl_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SHL:%.*]] = shl <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[SHL]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SHL4:%.*]] = shl <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[SHL4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT:%.*]] = insertelement <16 x i32> poison, i32 [[TMP4]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV6:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[SH_PROM:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT]] to <16 x i8>
// CHECK-NEXT:    [[SHL7:%.*]] = shl <16 x i8> [[CONV6]], [[SH_PROM]]
// CHECK-NEXT:    [[CONV8:%.*]] = bitcast <16 x i8> [[SHL7]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV8]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV9:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[SHL10:%.*]] = shl <16 x i8> [[CONV9]], splat (i8 5)
// CHECK-NEXT:    [[CONV11:%.*]] = bitcast <16 x i8> [[SHL10]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV11]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT12:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV13:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[SHL14:%.*]] = shl <16 x i8> [[CONV13]], [[EXT12]]
// CHECK-NEXT:    [[CONV15:%.*]] = bitcast <16 x i8> [[SHL14]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV15]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT16:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV17:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[SHL18:%.*]] = shl <16 x i8> [[CONV17]], [[EXT16]]
// CHECK-NEXT:    [[CONV19:%.*]] = bitcast <16 x i8> [[SHL18]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV19]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT20:%.*]] = insertelement <16 x i32> poison, i32 [[TMP11]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT21:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT20]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV22:%.*]] = bytecast <16 x b8> [[TMP12]] to <16 x i8>
// CHECK-NEXT:    [[SH_PROM23:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT21]] to <16 x i8>
// CHECK-NEXT:    [[SHL24:%.*]] = shl <16 x i8> [[CONV22]], [[SH_PROM23]]
// CHECK-NEXT:    [[CONV25:%.*]] = bitcast <16 x i8> [[SHL24]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV25]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV26:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[SHL27:%.*]] = shl <16 x i8> [[CONV26]], splat (i8 5)
// CHECK-NEXT:    [[CONV28:%.*]] = bitcast <16 x i8> [[SHL27]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV28]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHL29:%.*]] = shl <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL29]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHL30:%.*]] = shl <8 x i16> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL30]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT31:%.*]] = insertelement <8 x i32> poison, i32 [[TMP18]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT32:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT31]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SH_PROM33:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT32]] to <8 x i16>
// CHECK-NEXT:    [[SHL34:%.*]] = shl <8 x i16> [[TMP19]], [[SH_PROM33]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL34]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHL35:%.*]] = shl <8 x i16> [[TMP20]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHL35]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHL36:%.*]] = shl <8 x i16> [[TMP22]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL36]], ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHL37:%.*]] = shl <8 x i16> [[TMP24]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL37]], ptr @us, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT38:%.*]] = insertelement <8 x i32> poison, i32 [[TMP25]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT39:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT38]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SH_PROM40:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT39]] to <8 x i16>
// CHECK-NEXT:    [[SHL41:%.*]] = shl <8 x i16> [[TMP26]], [[SH_PROM40]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHL41]], ptr @us, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHL42:%.*]] = shl <8 x i16> [[TMP27]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHL42]], ptr @us, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHL43:%.*]] = shl <4 x i32> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL43]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHL44:%.*]] = shl <4 x i32> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL44]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT45:%.*]] = insertelement <4 x i32> poison, i32 [[TMP32]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT46:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT45]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHL47:%.*]] = shl <4 x i32> [[TMP33]], [[SPLAT_SPLAT46]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL47]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHL48:%.*]] = shl <4 x i32> [[TMP34]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHL48]], ptr @si, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHL49:%.*]] = shl <4 x i32> [[TMP36]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL49]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHL50:%.*]] = shl <4 x i32> [[TMP38]], [[TMP37]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL50]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT51:%.*]] = insertelement <4 x i32> poison, i32 [[TMP39]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT52:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT51]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHL53:%.*]] = shl <4 x i32> [[TMP40]], [[SPLAT_SPLAT52]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHL53]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHL54:%.*]] = shl <4 x i32> [[TMP41]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHL54]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHL55:%.*]] = shl <2 x i64> [[TMP43]], [[TMP42]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL55]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHL56:%.*]] = shl <2 x i64> [[TMP45]], [[TMP44]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL56]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT57:%.*]] = insertelement <2 x i32> poison, i32 [[TMP46]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT58:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT57]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SH_PROM59:%.*]] = zext <2 x i32> [[SPLAT_SPLAT58]] to <2 x i64>
// CHECK-NEXT:    [[SHL60:%.*]] = shl <2 x i64> [[TMP47]], [[SH_PROM59]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL60]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHL61:%.*]] = shl <2 x i64> [[TMP48]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHL61]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHL62:%.*]] = shl <2 x i64> [[TMP50]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL62]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHL63:%.*]] = shl <2 x i64> [[TMP52]], [[TMP51]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL63]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT64:%.*]] = insertelement <2 x i32> poison, i32 [[TMP53]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT65:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT64]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SH_PROM66:%.*]] = zext <2 x i32> [[SPLAT_SPLAT65]] to <2 x i64>
// CHECK-NEXT:    [[SHL67:%.*]] = shl <2 x i64> [[TMP54]], [[SH_PROM66]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHL67]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHL68:%.*]] = shl <2 x i64> [[TMP55]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHL68]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_sl_assign(void) {

  sc <<= sc2;
  sc <<= uc2;
  sc <<= cnt;
  sc <<= 5;
  uc <<= sc2;
  uc <<= uc2;
  uc <<= cnt;
  uc <<= 5;

  ss <<= ss2;
  ss <<= us2;
  ss <<= cnt;
  ss <<= 5;
  us <<= ss2;
  us <<= us2;
  us <<= cnt;
  us <<= 5;

  si <<= si2;
  si <<= ui2;
  si <<= cnt;
  si <<= 5;
  ui <<= si2;
  ui <<= ui2;
  ui <<= cnt;
  ui <<= 5;

  sl <<= sl2;
  sl <<= ul2;
  sl <<= cnt;
  sl <<= 5;
  ul <<= sl2;
  ul <<= ul2;
  ul <<= cnt;
  ul <<= 5;
}

// CHECK-LABEL: define dso_local void @test_sr(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT1:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SHR:%.*]] = lshr <16 x i8> [[EXT]], [[EXT1]]
// CHECK-NEXT:    [[UNPROMOTION:%.*]] = bitcast <16 x i8> [[SHR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SHR4:%.*]] = lshr <16 x i8> [[EXT2]], [[EXT3]]
// CHECK-NEXT:    [[UNPROMOTION5:%.*]] = bitcast <16 x i8> [[SHR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT6:%.*]] = bytecast <16 x b8> [[TMP4]] to <16 x i8>
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT:%.*]] = insertelement <16 x i32> poison, i32 [[TMP5]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[EXT7:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT]] to <16 x i8>
// CHECK-NEXT:    [[SHR8:%.*]] = lshr <16 x i8> [[EXT6]], [[EXT7]]
// CHECK-NEXT:    [[UNPROMOTION9:%.*]] = bitcast <16 x i8> [[SHR8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION9]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[EXT10:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[SHR11:%.*]] = lshr <16 x i8> [[EXT10]], splat (i8 5)
// CHECK-NEXT:    [[UNPROMOTION12:%.*]] = bitcast <16 x i8> [[SHR11]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION12]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT13:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT14:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[SHR15:%.*]] = lshr <16 x i8> [[EXT13]], [[EXT14]]
// CHECK-NEXT:    [[UNPROMOTION16:%.*]] = bitcast <16 x i8> [[SHR15]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION16]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT17:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT18:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[SHR19:%.*]] = lshr <16 x i8> [[EXT17]], [[EXT18]]
// CHECK-NEXT:    [[UNPROMOTION20:%.*]] = bitcast <16 x i8> [[SHR19]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION20]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT21:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT22:%.*]] = insertelement <16 x i32> poison, i32 [[TMP12]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT23:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT22]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[EXT24:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT23]] to <16 x i8>
// CHECK-NEXT:    [[SHR25:%.*]] = lshr <16 x i8> [[EXT21]], [[EXT24]]
// CHECK-NEXT:    [[UNPROMOTION26:%.*]] = bitcast <16 x i8> [[SHR25]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION26]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[EXT27:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[SHR28:%.*]] = lshr <16 x i8> [[EXT27]], splat (i8 5)
// CHECK-NEXT:    [[UNPROMOTION29:%.*]] = bitcast <16 x i8> [[SHR28]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[UNPROMOTION29]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SHR30:%.*]] = ashr <8 x i16> [[TMP14]], [[TMP15]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR30]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SHR31:%.*]] = ashr <8 x i16> [[TMP16]], [[TMP17]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR31]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT32:%.*]] = insertelement <8 x i32> poison, i32 [[TMP19]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT33:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT32]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT33]] to <8 x i16>
// CHECK-NEXT:    [[SHR34:%.*]] = ashr <8 x i16> [[TMP18]], [[SH_PROM]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR34]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHR35:%.*]] = ashr <8 x i16> [[TMP20]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHR35]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[SHR36:%.*]] = lshr <8 x i16> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR36]], ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[SHR37:%.*]] = lshr <8 x i16> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR37]], ptr @us, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT38:%.*]] = insertelement <8 x i32> poison, i32 [[TMP26]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT39:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT38]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM40:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT39]] to <8 x i16>
// CHECK-NEXT:    [[SHR41:%.*]] = lshr <8 x i16> [[TMP25]], [[SH_PROM40]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR41]], ptr @us, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHR42:%.*]] = lshr <8 x i16> [[TMP27]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHR42]], ptr @us, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SHR43:%.*]] = ashr <4 x i32> [[TMP28]], [[TMP29]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR43]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SHR44:%.*]] = ashr <4 x i32> [[TMP30]], [[TMP31]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR44]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT45:%.*]] = insertelement <4 x i32> poison, i32 [[TMP33]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT46:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT45]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[SHR47:%.*]] = ashr <4 x i32> [[TMP32]], [[SPLAT_SPLAT46]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR47]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHR48:%.*]] = ashr <4 x i32> [[TMP34]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHR48]], ptr @si, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[SHR49:%.*]] = lshr <4 x i32> [[TMP35]], [[TMP36]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR49]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[SHR50:%.*]] = lshr <4 x i32> [[TMP37]], [[TMP38]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR50]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT51:%.*]] = insertelement <4 x i32> poison, i32 [[TMP40]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT52:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT51]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[SHR53:%.*]] = lshr <4 x i32> [[TMP39]], [[SPLAT_SPLAT52]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR53]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHR54:%.*]] = lshr <4 x i32> [[TMP41]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHR54]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SHR55:%.*]] = ashr <2 x i64> [[TMP42]], [[TMP43]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR55]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SHR56:%.*]] = ashr <2 x i64> [[TMP44]], [[TMP45]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR56]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT57:%.*]] = insertelement <2 x i32> poison, i32 [[TMP47]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT58:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT57]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM59:%.*]] = zext <2 x i32> [[SPLAT_SPLAT58]] to <2 x i64>
// CHECK-NEXT:    [[SHR60:%.*]] = ashr <2 x i64> [[TMP46]], [[SH_PROM59]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR60]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHR61:%.*]] = ashr <2 x i64> [[TMP48]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHR61]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[SHR62:%.*]] = lshr <2 x i64> [[TMP49]], [[TMP50]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR62]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[SHR63:%.*]] = lshr <2 x i64> [[TMP51]], [[TMP52]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR63]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT64:%.*]] = insertelement <2 x i32> poison, i32 [[TMP54]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT65:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT64]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[SH_PROM66:%.*]] = zext <2 x i32> [[SPLAT_SPLAT65]] to <2 x i64>
// CHECK-NEXT:    [[SHR67:%.*]] = lshr <2 x i64> [[TMP53]], [[SH_PROM66]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR67]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHR68:%.*]] = lshr <2 x i64> [[TMP55]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHR68]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_sr(void) {

  sc = sc >> sc2;
  sc = sc >> uc2;
  sc = sc >> cnt;
  sc = sc >> 5;
  uc = uc >> sc2;
  uc = uc >> uc2;
  uc = uc >> cnt;
  uc = uc >> 5;

  ss = ss >> ss2;
  ss = ss >> us2;
  ss = ss >> cnt;
  ss = ss >> 5;
  us = us >> ss2;
  us = us >> us2;
  us = us >> cnt;
  us = us >> 5;

  si = si >> si2;
  si = si >> ui2;
  si = si >> cnt;
  si = si >> 5;
  ui = ui >> si2;
  ui = ui >> ui2;
  ui = ui >> cnt;
  ui = ui >> 5;

  sl = sl >> sl2;
  sl = sl >> ul2;
  sl = sl >> cnt;
  sl = sl >> 5;
  ul = ul >> sl2;
  ul = ul >> ul2;
  ul = ul >> cnt;
  ul = ul >> 5;
}

// CHECK-LABEL: define dso_local void @test_sr_assign(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[SHR:%.*]] = lshr <16 x i8> [[CONV]], [[EXT]]
// CHECK-NEXT:    [[CONV1:%.*]] = bitcast <16 x i8> [[SHR]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV1]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT2:%.*]] = bytecast <16 x b8> [[TMP2]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV3:%.*]] = bytecast <16 x b8> [[TMP3]] to <16 x i8>
// CHECK-NEXT:    [[SHR4:%.*]] = lshr <16 x i8> [[CONV3]], [[EXT2]]
// CHECK-NEXT:    [[CONV5:%.*]] = bitcast <16 x i8> [[SHR4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV5]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP4:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT:%.*]] = insertelement <16 x i32> poison, i32 [[TMP4]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV6:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[SH_PROM:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT]] to <16 x i8>
// CHECK-NEXT:    [[SHR7:%.*]] = lshr <16 x i8> [[CONV6]], [[SH_PROM]]
// CHECK-NEXT:    [[CONV8:%.*]] = bitcast <16 x i8> [[SHR7]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV8]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[CONV9:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[SHR10:%.*]] = lshr <16 x i8> [[CONV9]], splat (i8 5)
// CHECK-NEXT:    [[CONV11:%.*]] = bitcast <16 x i8> [[SHR10]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV11]], ptr @sc, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[EXT12:%.*]] = bytecast <16 x b8> [[TMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV13:%.*]] = bytecast <16 x b8> [[TMP8]] to <16 x i8>
// CHECK-NEXT:    [[SHR14:%.*]] = lshr <16 x i8> [[CONV13]], [[EXT12]]
// CHECK-NEXT:    [[CONV15:%.*]] = bitcast <16 x i8> [[SHR14]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV15]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP9:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[EXT16:%.*]] = bytecast <16 x b8> [[TMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV17:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[SHR18:%.*]] = lshr <16 x i8> [[CONV17]], [[EXT16]]
// CHECK-NEXT:    [[CONV19:%.*]] = bitcast <16 x i8> [[SHR18]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV19]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT20:%.*]] = insertelement <16 x i32> poison, i32 [[TMP11]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT21:%.*]] = shufflevector <16 x i32> [[SPLAT_SPLATINSERT20]], <16 x i32> poison, <16 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP12:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV22:%.*]] = bytecast <16 x b8> [[TMP12]] to <16 x i8>
// CHECK-NEXT:    [[SH_PROM23:%.*]] = trunc <16 x i32> [[SPLAT_SPLAT21]] to <16 x i8>
// CHECK-NEXT:    [[SHR24:%.*]] = lshr <16 x i8> [[CONV22]], [[SH_PROM23]]
// CHECK-NEXT:    [[CONV25:%.*]] = bitcast <16 x i8> [[SHR24]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV25]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP13:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[CONV26:%.*]] = bytecast <16 x b8> [[TMP13]] to <16 x i8>
// CHECK-NEXT:    [[SHR27:%.*]] = lshr <16 x i8> [[CONV26]], splat (i8 5)
// CHECK-NEXT:    [[CONV28:%.*]] = bitcast <16 x i8> [[SHR27]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[CONV28]], ptr @uc, align 8
// CHECK-NEXT:    [[TMP14:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHR29:%.*]] = ashr <8 x i16> [[TMP15]], [[TMP14]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR29]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHR30:%.*]] = ashr <8 x i16> [[TMP17]], [[TMP16]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR30]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT31:%.*]] = insertelement <8 x i32> poison, i32 [[TMP18]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT32:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT31]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SH_PROM33:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT32]] to <8 x i16>
// CHECK-NEXT:    [[SHR34:%.*]] = ashr <8 x i16> [[TMP19]], [[SH_PROM33]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR34]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[SHR35:%.*]] = ashr <8 x i16> [[TMP20]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHR35]], ptr @ss, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHR36:%.*]] = lshr <8 x i16> [[TMP22]], [[TMP21]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR36]], ptr @us, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHR37:%.*]] = lshr <8 x i16> [[TMP24]], [[TMP23]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR37]], ptr @us, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT38:%.*]] = insertelement <8 x i32> poison, i32 [[TMP25]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT39:%.*]] = shufflevector <8 x i32> [[SPLAT_SPLATINSERT38]], <8 x i32> poison, <8 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SH_PROM40:%.*]] = trunc <8 x i32> [[SPLAT_SPLAT39]] to <8 x i16>
// CHECK-NEXT:    [[SHR41:%.*]] = lshr <8 x i16> [[TMP26]], [[SH_PROM40]]
// CHECK-NEXT:    store volatile <8 x i16> [[SHR41]], ptr @us, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[SHR42:%.*]] = lshr <8 x i16> [[TMP27]], splat (i16 5)
// CHECK-NEXT:    store volatile <8 x i16> [[SHR42]], ptr @us, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHR43:%.*]] = ashr <4 x i32> [[TMP29]], [[TMP28]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR43]], ptr @si, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHR44:%.*]] = ashr <4 x i32> [[TMP31]], [[TMP30]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR44]], ptr @si, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT45:%.*]] = insertelement <4 x i32> poison, i32 [[TMP32]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT46:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT45]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHR47:%.*]] = ashr <4 x i32> [[TMP33]], [[SPLAT_SPLAT46]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR47]], ptr @si, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[SHR48:%.*]] = ashr <4 x i32> [[TMP34]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHR48]], ptr @si, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHR49:%.*]] = lshr <4 x i32> [[TMP36]], [[TMP35]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR49]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHR50:%.*]] = lshr <4 x i32> [[TMP38]], [[TMP37]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR50]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT51:%.*]] = insertelement <4 x i32> poison, i32 [[TMP39]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT52:%.*]] = shufflevector <4 x i32> [[SPLAT_SPLATINSERT51]], <4 x i32> poison, <4 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHR53:%.*]] = lshr <4 x i32> [[TMP40]], [[SPLAT_SPLAT52]]
// CHECK-NEXT:    store volatile <4 x i32> [[SHR53]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[SHR54:%.*]] = lshr <4 x i32> [[TMP41]], splat (i32 5)
// CHECK-NEXT:    store volatile <4 x i32> [[SHR54]], ptr @ui, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHR55:%.*]] = ashr <2 x i64> [[TMP43]], [[TMP42]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR55]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHR56:%.*]] = ashr <2 x i64> [[TMP45]], [[TMP44]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR56]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT57:%.*]] = insertelement <2 x i32> poison, i32 [[TMP46]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT58:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT57]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SH_PROM59:%.*]] = zext <2 x i32> [[SPLAT_SPLAT58]] to <2 x i64>
// CHECK-NEXT:    [[SHR60:%.*]] = ashr <2 x i64> [[TMP47]], [[SH_PROM59]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR60]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[SHR61:%.*]] = ashr <2 x i64> [[TMP48]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHR61]], ptr @sl, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHR62:%.*]] = lshr <2 x i64> [[TMP50]], [[TMP49]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR62]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHR63:%.*]] = lshr <2 x i64> [[TMP52]], [[TMP51]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR63]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile i32, ptr @cnt, align 4
// CHECK-NEXT:    [[SPLAT_SPLATINSERT64:%.*]] = insertelement <2 x i32> poison, i32 [[TMP53]], i64 0
// CHECK-NEXT:    [[SPLAT_SPLAT65:%.*]] = shufflevector <2 x i32> [[SPLAT_SPLATINSERT64]], <2 x i32> poison, <2 x i32> zeroinitializer
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SH_PROM66:%.*]] = zext <2 x i32> [[SPLAT_SPLAT65]] to <2 x i64>
// CHECK-NEXT:    [[SHR67:%.*]] = lshr <2 x i64> [[TMP54]], [[SH_PROM66]]
// CHECK-NEXT:    store volatile <2 x i64> [[SHR67]], ptr @ul, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[SHR68:%.*]] = lshr <2 x i64> [[TMP55]], splat (i64 5)
// CHECK-NEXT:    store volatile <2 x i64> [[SHR68]], ptr @ul, align 8
// CHECK-NEXT:    ret void
//
void test_sr_assign(void) {

  sc >>= sc2;
  sc >>= uc2;
  sc >>= cnt;
  sc >>= 5;
  uc >>= sc2;
  uc >>= uc2;
  uc >>= cnt;
  uc >>= 5;

  ss >>= ss2;
  ss >>= us2;
  ss >>= cnt;
  ss >>= 5;
  us >>= ss2;
  us >>= us2;
  us >>= cnt;
  us >>= 5;

  si >>= si2;
  si >>= ui2;
  si >>= cnt;
  si >>= 5;
  ui >>= si2;
  ui >>= ui2;
  ui >>= cnt;
  ui >>= 5;

  sl >>= sl2;
  sl >>= ul2;
  sl >>= cnt;
  sl >>= 5;
  ul >>= sl2;
  ul >>= ul2;
  ul >>= cnt;
  ul >>= 5;
}


// CHECK-LABEL: define dso_local void @test_cmpeq(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp eq <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp eq <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp eq <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = bytecast <16 x b8> [[TMP15]] to <16 x i8>
// CHECK-NEXT:    [[TMP18:%.*]] = bytecast <16 x b8> [[TMP16]] to <16 x i8>
// CHECK-NEXT:    [[CMP5:%.*]] = icmp eq <16 x i8> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <16 x i1> [[CMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP19:%.*]] = bitcast <16 x i8> [[SEXT6]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP19]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = bytecast <16 x b8> [[TMP20]] to <16 x i8>
// CHECK-NEXT:    [[TMP23:%.*]] = bytecast <16 x b8> [[TMP21]] to <16 x i8>
// CHECK-NEXT:    [[CMP7:%.*]] = icmp eq <16 x i8> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <16 x i1> [[CMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP24:%.*]] = bitcast <16 x i8> [[SEXT8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP24]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = bytecast <16 x b8> [[TMP25]] to <16 x i8>
// CHECK-NEXT:    [[TMP28:%.*]] = bytecast <16 x b8> [[TMP26]] to <16 x i8>
// CHECK-NEXT:    [[CMP9:%.*]] = icmp eq <16 x i8> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <16 x i1> [[CMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP29:%.*]] = bitcast <16 x i8> [[SEXT10]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP29]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = bytecast <16 x b8> [[TMP30]] to <16 x i8>
// CHECK-NEXT:    [[TMP33:%.*]] = bytecast <16 x b8> [[TMP31]] to <16 x i8>
// CHECK-NEXT:    [[CMP11:%.*]] = icmp eq <16 x i8> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <16 x i1> [[CMP11]] to <16 x i8>
// CHECK-NEXT:    [[TMP34:%.*]] = bitcast <16 x i8> [[SEXT12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP34]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp eq <8 x i16> [[TMP35]], [[TMP36]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <8 x i1> [[CMP13]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT14]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp eq <8 x i16> [[TMP37]], [[TMP38]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <8 x i1> [[CMP15]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT16]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp eq <8 x i16> [[TMP39]], [[TMP40]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <8 x i1> [[CMP17]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT18]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp eq <8 x i16> [[TMP41]], [[TMP42]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <8 x i1> [[CMP19]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT20]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp eq <8 x i16> [[TMP43]], [[TMP44]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <8 x i1> [[CMP21]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT22]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = icmp eq <8 x i16> [[TMP45]], [[TMP46]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <8 x i1> [[CMP23]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT24]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP25:%.*]] = icmp eq <8 x i16> [[TMP47]], [[TMP48]]
// CHECK-NEXT:    [[SEXT26:%.*]] = sext <8 x i1> [[CMP25]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT26]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP27:%.*]] = icmp eq <4 x i32> [[TMP49]], [[TMP50]]
// CHECK-NEXT:    [[SEXT28:%.*]] = sext <4 x i1> [[CMP27]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT28]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP29:%.*]] = icmp eq <4 x i32> [[TMP51]], [[TMP52]]
// CHECK-NEXT:    [[SEXT30:%.*]] = sext <4 x i1> [[CMP29]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT30]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP31:%.*]] = icmp eq <4 x i32> [[TMP53]], [[TMP54]]
// CHECK-NEXT:    [[SEXT32:%.*]] = sext <4 x i1> [[CMP31]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT32]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP56:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP33:%.*]] = icmp eq <4 x i32> [[TMP55]], [[TMP56]]
// CHECK-NEXT:    [[SEXT34:%.*]] = sext <4 x i1> [[CMP33]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT34]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP57:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP58:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP35:%.*]] = icmp eq <4 x i32> [[TMP57]], [[TMP58]]
// CHECK-NEXT:    [[SEXT36:%.*]] = sext <4 x i1> [[CMP35]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT36]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP59:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP60:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP37:%.*]] = icmp eq <4 x i32> [[TMP59]], [[TMP60]]
// CHECK-NEXT:    [[SEXT38:%.*]] = sext <4 x i1> [[CMP37]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT38]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP61:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP62:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP39:%.*]] = icmp eq <4 x i32> [[TMP61]], [[TMP62]]
// CHECK-NEXT:    [[SEXT40:%.*]] = sext <4 x i1> [[CMP39]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT40]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP63:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP64:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP41:%.*]] = icmp eq <2 x i64> [[TMP63]], [[TMP64]]
// CHECK-NEXT:    [[SEXT42:%.*]] = sext <2 x i1> [[CMP41]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT42]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP65:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP66:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP43:%.*]] = icmp eq <2 x i64> [[TMP65]], [[TMP66]]
// CHECK-NEXT:    [[SEXT44:%.*]] = sext <2 x i1> [[CMP43]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT44]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP67:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP68:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP45:%.*]] = icmp eq <2 x i64> [[TMP67]], [[TMP68]]
// CHECK-NEXT:    [[SEXT46:%.*]] = sext <2 x i1> [[CMP45]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT46]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP69:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP70:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP47:%.*]] = icmp eq <2 x i64> [[TMP69]], [[TMP70]]
// CHECK-NEXT:    [[SEXT48:%.*]] = sext <2 x i1> [[CMP47]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT48]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP71:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP72:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP49:%.*]] = icmp eq <2 x i64> [[TMP71]], [[TMP72]]
// CHECK-NEXT:    [[SEXT50:%.*]] = sext <2 x i1> [[CMP49]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT50]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP73:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP74:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP51:%.*]] = icmp eq <2 x i64> [[TMP73]], [[TMP74]]
// CHECK-NEXT:    [[SEXT52:%.*]] = sext <2 x i1> [[CMP51]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT52]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP75:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP76:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP53:%.*]] = icmp eq <2 x i64> [[TMP75]], [[TMP76]]
// CHECK-NEXT:    [[SEXT54:%.*]] = sext <2 x i1> [[CMP53]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT54]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP77:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP78:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP55:%.*]] = fcmp oeq <2 x double> [[TMP77]], [[TMP78]]
// CHECK-NEXT:    [[SEXT56:%.*]] = sext <2 x i1> [[CMP55]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT56]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmpeq(void) {

  bc = sc == sc2;
  bc = sc == bc2;
  bc = bc == sc2;
  bc = uc == uc2;
  bc = uc == bc2;
  bc = bc == uc2;
  bc = bc == bc2;

  bs = ss == ss2;
  bs = ss == bs2;
  bs = bs == ss2;
  bs = us == us2;
  bs = us == bs2;
  bs = bs == us2;
  bs = bs == bs2;

  bi = si == si2;
  bi = si == bi2;
  bi = bi == si2;
  bi = ui == ui2;
  bi = ui == bi2;
  bi = bi == ui2;
  bi = bi == bi2;

  bl = sl == sl2;
  bl = sl == bl2;
  bl = bl == sl2;
  bl = ul == ul2;
  bl = ul == bl2;
  bl = bl == ul2;
  bl = bl == bl2;

  bl = fd == fd2;
}

// CHECK-LABEL: define dso_local void @test_cmpne(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp ne <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp ne <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp ne <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = bytecast <16 x b8> [[TMP15]] to <16 x i8>
// CHECK-NEXT:    [[TMP18:%.*]] = bytecast <16 x b8> [[TMP16]] to <16 x i8>
// CHECK-NEXT:    [[CMP5:%.*]] = icmp ne <16 x i8> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <16 x i1> [[CMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP19:%.*]] = bitcast <16 x i8> [[SEXT6]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP19]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = bytecast <16 x b8> [[TMP20]] to <16 x i8>
// CHECK-NEXT:    [[TMP23:%.*]] = bytecast <16 x b8> [[TMP21]] to <16 x i8>
// CHECK-NEXT:    [[CMP7:%.*]] = icmp ne <16 x i8> [[TMP22]], [[TMP23]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <16 x i1> [[CMP7]] to <16 x i8>
// CHECK-NEXT:    [[TMP24:%.*]] = bitcast <16 x i8> [[SEXT8]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP24]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = bytecast <16 x b8> [[TMP25]] to <16 x i8>
// CHECK-NEXT:    [[TMP28:%.*]] = bytecast <16 x b8> [[TMP26]] to <16 x i8>
// CHECK-NEXT:    [[CMP9:%.*]] = icmp ne <16 x i8> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <16 x i1> [[CMP9]] to <16 x i8>
// CHECK-NEXT:    [[TMP29:%.*]] = bitcast <16 x i8> [[SEXT10]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP29]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = bytecast <16 x b8> [[TMP30]] to <16 x i8>
// CHECK-NEXT:    [[TMP33:%.*]] = bytecast <16 x b8> [[TMP31]] to <16 x i8>
// CHECK-NEXT:    [[CMP11:%.*]] = icmp ne <16 x i8> [[TMP32]], [[TMP33]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <16 x i1> [[CMP11]] to <16 x i8>
// CHECK-NEXT:    [[TMP34:%.*]] = bitcast <16 x i8> [[SEXT12]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP34]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP35:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP36:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp ne <8 x i16> [[TMP35]], [[TMP36]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <8 x i1> [[CMP13]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT14]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP37:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP38:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp ne <8 x i16> [[TMP37]], [[TMP38]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <8 x i1> [[CMP15]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT16]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP39:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP40:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp ne <8 x i16> [[TMP39]], [[TMP40]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <8 x i1> [[CMP17]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT18]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP41:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP42:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp ne <8 x i16> [[TMP41]], [[TMP42]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <8 x i1> [[CMP19]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT20]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP43:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP44:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp ne <8 x i16> [[TMP43]], [[TMP44]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <8 x i1> [[CMP21]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT22]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP45:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP46:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = icmp ne <8 x i16> [[TMP45]], [[TMP46]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <8 x i1> [[CMP23]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT24]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP47:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP48:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP25:%.*]] = icmp ne <8 x i16> [[TMP47]], [[TMP48]]
// CHECK-NEXT:    [[SEXT26:%.*]] = sext <8 x i1> [[CMP25]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT26]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP49:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP50:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP27:%.*]] = icmp ne <4 x i32> [[TMP49]], [[TMP50]]
// CHECK-NEXT:    [[SEXT28:%.*]] = sext <4 x i1> [[CMP27]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT28]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP51:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP52:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP29:%.*]] = icmp ne <4 x i32> [[TMP51]], [[TMP52]]
// CHECK-NEXT:    [[SEXT30:%.*]] = sext <4 x i1> [[CMP29]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT30]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP53:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP54:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP31:%.*]] = icmp ne <4 x i32> [[TMP53]], [[TMP54]]
// CHECK-NEXT:    [[SEXT32:%.*]] = sext <4 x i1> [[CMP31]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT32]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP55:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP56:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP33:%.*]] = icmp ne <4 x i32> [[TMP55]], [[TMP56]]
// CHECK-NEXT:    [[SEXT34:%.*]] = sext <4 x i1> [[CMP33]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT34]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP57:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP58:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP35:%.*]] = icmp ne <4 x i32> [[TMP57]], [[TMP58]]
// CHECK-NEXT:    [[SEXT36:%.*]] = sext <4 x i1> [[CMP35]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT36]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP59:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP60:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP37:%.*]] = icmp ne <4 x i32> [[TMP59]], [[TMP60]]
// CHECK-NEXT:    [[SEXT38:%.*]] = sext <4 x i1> [[CMP37]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT38]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP61:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP62:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP39:%.*]] = icmp ne <4 x i32> [[TMP61]], [[TMP62]]
// CHECK-NEXT:    [[SEXT40:%.*]] = sext <4 x i1> [[CMP39]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT40]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP63:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP64:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP41:%.*]] = icmp ne <2 x i64> [[TMP63]], [[TMP64]]
// CHECK-NEXT:    [[SEXT42:%.*]] = sext <2 x i1> [[CMP41]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT42]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP65:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP66:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP43:%.*]] = icmp ne <2 x i64> [[TMP65]], [[TMP66]]
// CHECK-NEXT:    [[SEXT44:%.*]] = sext <2 x i1> [[CMP43]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT44]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP67:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP68:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP45:%.*]] = icmp ne <2 x i64> [[TMP67]], [[TMP68]]
// CHECK-NEXT:    [[SEXT46:%.*]] = sext <2 x i1> [[CMP45]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT46]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP69:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP70:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP47:%.*]] = icmp ne <2 x i64> [[TMP69]], [[TMP70]]
// CHECK-NEXT:    [[SEXT48:%.*]] = sext <2 x i1> [[CMP47]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT48]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP71:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP72:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP49:%.*]] = icmp ne <2 x i64> [[TMP71]], [[TMP72]]
// CHECK-NEXT:    [[SEXT50:%.*]] = sext <2 x i1> [[CMP49]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT50]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP73:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP74:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP51:%.*]] = icmp ne <2 x i64> [[TMP73]], [[TMP74]]
// CHECK-NEXT:    [[SEXT52:%.*]] = sext <2 x i1> [[CMP51]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT52]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP75:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP76:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP53:%.*]] = icmp ne <2 x i64> [[TMP75]], [[TMP76]]
// CHECK-NEXT:    [[SEXT54:%.*]] = sext <2 x i1> [[CMP53]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT54]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP77:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP78:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP55:%.*]] = fcmp une <2 x double> [[TMP77]], [[TMP78]]
// CHECK-NEXT:    [[SEXT56:%.*]] = sext <2 x i1> [[CMP55]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT56]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmpne(void) {

  bc = sc != sc2;
  bc = sc != bc2;
  bc = bc != sc2;
  bc = uc != uc2;
  bc = uc != bc2;
  bc = bc != uc2;
  bc = bc != bc2;

  bs = ss != ss2;
  bs = ss != bs2;
  bs = bs != ss2;
  bs = us != us2;
  bs = us != bs2;
  bs = bs != us2;
  bs = bs != bs2;

  bi = si != si2;
  bi = si != bi2;
  bi = bi != si2;
  bi = ui != ui2;
  bi = ui != bi2;
  bi = bi != ui2;
  bi = bi != bi2;

  bl = sl != sl2;
  bl = sl != bl2;
  bl = bl != sl2;
  bl = ul != ul2;
  bl = ul != bl2;
  bl = bl != ul2;
  bl = bl != bl2;

  bl = fd != fd2;
}

// CHECK-LABEL: define dso_local void @test_cmpge(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp sge <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp uge <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp uge <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP5:%.*]] = icmp sge <8 x i16> [[TMP15]], [[TMP16]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <8 x i1> [[CMP5]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT6]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP7:%.*]] = icmp uge <8 x i16> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <8 x i1> [[CMP7]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT8]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP9:%.*]] = icmp uge <8 x i16> [[TMP19]], [[TMP20]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <8 x i1> [[CMP9]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT10]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP11:%.*]] = icmp sge <4 x i32> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <4 x i1> [[CMP11]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT12]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp uge <4 x i32> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <4 x i1> [[CMP13]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT14]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp uge <4 x i32> [[TMP25]], [[TMP26]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <4 x i1> [[CMP15]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT16]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp sge <2 x i64> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <2 x i1> [[CMP17]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT18]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp uge <2 x i64> [[TMP29]], [[TMP30]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <2 x i1> [[CMP19]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT20]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp uge <2 x i64> [[TMP31]], [[TMP32]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <2 x i1> [[CMP21]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT22]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = fcmp oge <2 x double> [[TMP33]], [[TMP34]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <2 x i1> [[CMP23]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT24]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmpge(void) {

  bc = sc >= sc2;
  bc = uc >= uc2;
  bc = bc >= bc2;

  bs = ss >= ss2;
  bs = us >= us2;
  bs = bs >= bs2;

  bi = si >= si2;
  bi = ui >= ui2;
  bi = bi >= bi2;

  bl = sl >= sl2;
  bl = ul >= ul2;
  bl = bl >= bl2;

  bl = fd >= fd2;
}

// CHECK-LABEL: define dso_local void @test_cmpgt(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp sgt <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp ugt <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp ugt <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP5:%.*]] = icmp sgt <8 x i16> [[TMP15]], [[TMP16]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <8 x i1> [[CMP5]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT6]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP7:%.*]] = icmp ugt <8 x i16> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <8 x i1> [[CMP7]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT8]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP9:%.*]] = icmp ugt <8 x i16> [[TMP19]], [[TMP20]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <8 x i1> [[CMP9]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT10]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP11:%.*]] = icmp sgt <4 x i32> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <4 x i1> [[CMP11]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT12]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp ugt <4 x i32> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <4 x i1> [[CMP13]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT14]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp ugt <4 x i32> [[TMP25]], [[TMP26]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <4 x i1> [[CMP15]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT16]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp sgt <2 x i64> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <2 x i1> [[CMP17]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT18]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp ugt <2 x i64> [[TMP29]], [[TMP30]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <2 x i1> [[CMP19]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT20]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp ugt <2 x i64> [[TMP31]], [[TMP32]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <2 x i1> [[CMP21]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT22]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = fcmp ogt <2 x double> [[TMP33]], [[TMP34]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <2 x i1> [[CMP23]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT24]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmpgt(void) {

  bc = sc > sc2;
  bc = uc > uc2;
  bc = bc > bc2;

  bs = ss > ss2;
  bs = us > us2;
  bs = bs > bs2;

  bi = si > si2;
  bi = ui > ui2;
  bi = bi > bi2;

  bl = sl > sl2;
  bl = ul > ul2;
  bl = bl > bl2;

  bl = fd > fd2;
}

// CHECK-LABEL: define dso_local void @test_cmple(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp sle <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp ule <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp ule <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP5:%.*]] = icmp sle <8 x i16> [[TMP15]], [[TMP16]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <8 x i1> [[CMP5]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT6]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP7:%.*]] = icmp ule <8 x i16> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <8 x i1> [[CMP7]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT8]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP9:%.*]] = icmp ule <8 x i16> [[TMP19]], [[TMP20]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <8 x i1> [[CMP9]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT10]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP11:%.*]] = icmp sle <4 x i32> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <4 x i1> [[CMP11]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT12]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp ule <4 x i32> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <4 x i1> [[CMP13]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT14]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp ule <4 x i32> [[TMP25]], [[TMP26]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <4 x i1> [[CMP15]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT16]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp sle <2 x i64> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <2 x i1> [[CMP17]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT18]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp ule <2 x i64> [[TMP29]], [[TMP30]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <2 x i1> [[CMP19]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT20]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp ule <2 x i64> [[TMP31]], [[TMP32]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <2 x i1> [[CMP21]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT22]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = fcmp ole <2 x double> [[TMP33]], [[TMP34]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <2 x i1> [[CMP23]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT24]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmple(void) {

  bc = sc <= sc2;
  bc = uc <= uc2;
  bc = bc <= bc2;

  bs = ss <= ss2;
  bs = us <= us2;
  bs = bs <= bs2;

  bi = si <= si2;
  bi = ui <= ui2;
  bi = bi <= bi2;

  bl = sl <= sl2;
  bl = ul <= ul2;
  bl = bl <= bl2;

  bl = fd <= fd2;
}

// CHECK-LABEL: define dso_local void @test_cmplt(
// CHECK-SAME: ) #[[ATTR0]] {
// CHECK-NEXT:  [[ENTRY:.*:]]
// CHECK-NEXT:    [[TMP0:%.*]] = load volatile <16 x b8>, ptr @sc, align 8
// CHECK-NEXT:    [[TMP1:%.*]] = load volatile <16 x b8>, ptr @sc2, align 8
// CHECK-NEXT:    [[TMP2:%.*]] = bytecast <16 x b8> [[TMP0]] to <16 x i8>
// CHECK-NEXT:    [[TMP3:%.*]] = bytecast <16 x b8> [[TMP1]] to <16 x i8>
// CHECK-NEXT:    [[CMP:%.*]] = icmp slt <16 x i8> [[TMP2]], [[TMP3]]
// CHECK-NEXT:    [[SEXT:%.*]] = sext <16 x i1> [[CMP]] to <16 x i8>
// CHECK-NEXT:    [[TMP4:%.*]] = bitcast <16 x i8> [[SEXT]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP4]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP5:%.*]] = load volatile <16 x b8>, ptr @uc, align 8
// CHECK-NEXT:    [[TMP6:%.*]] = load volatile <16 x b8>, ptr @uc2, align 8
// CHECK-NEXT:    [[TMP7:%.*]] = bytecast <16 x b8> [[TMP5]] to <16 x i8>
// CHECK-NEXT:    [[TMP8:%.*]] = bytecast <16 x b8> [[TMP6]] to <16 x i8>
// CHECK-NEXT:    [[CMP1:%.*]] = icmp ult <16 x i8> [[TMP7]], [[TMP8]]
// CHECK-NEXT:    [[SEXT2:%.*]] = sext <16 x i1> [[CMP1]] to <16 x i8>
// CHECK-NEXT:    [[TMP9:%.*]] = bitcast <16 x i8> [[SEXT2]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP9]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP10:%.*]] = load volatile <16 x b8>, ptr @bc, align 8
// CHECK-NEXT:    [[TMP11:%.*]] = load volatile <16 x b8>, ptr @bc2, align 8
// CHECK-NEXT:    [[TMP12:%.*]] = bytecast <16 x b8> [[TMP10]] to <16 x i8>
// CHECK-NEXT:    [[TMP13:%.*]] = bytecast <16 x b8> [[TMP11]] to <16 x i8>
// CHECK-NEXT:    [[CMP3:%.*]] = icmp ult <16 x i8> [[TMP12]], [[TMP13]]
// CHECK-NEXT:    [[SEXT4:%.*]] = sext <16 x i1> [[CMP3]] to <16 x i8>
// CHECK-NEXT:    [[TMP14:%.*]] = bitcast <16 x i8> [[SEXT4]] to <16 x b8>
// CHECK-NEXT:    store volatile <16 x b8> [[TMP14]], ptr @bc, align 8
// CHECK-NEXT:    [[TMP15:%.*]] = load volatile <8 x i16>, ptr @ss, align 8
// CHECK-NEXT:    [[TMP16:%.*]] = load volatile <8 x i16>, ptr @ss2, align 8
// CHECK-NEXT:    [[CMP5:%.*]] = icmp slt <8 x i16> [[TMP15]], [[TMP16]]
// CHECK-NEXT:    [[SEXT6:%.*]] = sext <8 x i1> [[CMP5]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT6]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP17:%.*]] = load volatile <8 x i16>, ptr @us, align 8
// CHECK-NEXT:    [[TMP18:%.*]] = load volatile <8 x i16>, ptr @us2, align 8
// CHECK-NEXT:    [[CMP7:%.*]] = icmp ult <8 x i16> [[TMP17]], [[TMP18]]
// CHECK-NEXT:    [[SEXT8:%.*]] = sext <8 x i1> [[CMP7]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT8]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP19:%.*]] = load volatile <8 x i16>, ptr @bs, align 8
// CHECK-NEXT:    [[TMP20:%.*]] = load volatile <8 x i16>, ptr @bs2, align 8
// CHECK-NEXT:    [[CMP9:%.*]] = icmp ult <8 x i16> [[TMP19]], [[TMP20]]
// CHECK-NEXT:    [[SEXT10:%.*]] = sext <8 x i1> [[CMP9]] to <8 x i16>
// CHECK-NEXT:    store volatile <8 x i16> [[SEXT10]], ptr @bs, align 8
// CHECK-NEXT:    [[TMP21:%.*]] = load volatile <4 x i32>, ptr @si, align 8
// CHECK-NEXT:    [[TMP22:%.*]] = load volatile <4 x i32>, ptr @si2, align 8
// CHECK-NEXT:    [[CMP11:%.*]] = icmp slt <4 x i32> [[TMP21]], [[TMP22]]
// CHECK-NEXT:    [[SEXT12:%.*]] = sext <4 x i1> [[CMP11]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT12]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP23:%.*]] = load volatile <4 x i32>, ptr @ui, align 8
// CHECK-NEXT:    [[TMP24:%.*]] = load volatile <4 x i32>, ptr @ui2, align 8
// CHECK-NEXT:    [[CMP13:%.*]] = icmp ult <4 x i32> [[TMP23]], [[TMP24]]
// CHECK-NEXT:    [[SEXT14:%.*]] = sext <4 x i1> [[CMP13]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT14]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP25:%.*]] = load volatile <4 x i32>, ptr @bi, align 8
// CHECK-NEXT:    [[TMP26:%.*]] = load volatile <4 x i32>, ptr @bi2, align 8
// CHECK-NEXT:    [[CMP15:%.*]] = icmp ult <4 x i32> [[TMP25]], [[TMP26]]
// CHECK-NEXT:    [[SEXT16:%.*]] = sext <4 x i1> [[CMP15]] to <4 x i32>
// CHECK-NEXT:    store volatile <4 x i32> [[SEXT16]], ptr @bi, align 8
// CHECK-NEXT:    [[TMP27:%.*]] = load volatile <2 x i64>, ptr @sl, align 8
// CHECK-NEXT:    [[TMP28:%.*]] = load volatile <2 x i64>, ptr @sl2, align 8
// CHECK-NEXT:    [[CMP17:%.*]] = icmp slt <2 x i64> [[TMP27]], [[TMP28]]
// CHECK-NEXT:    [[SEXT18:%.*]] = sext <2 x i1> [[CMP17]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT18]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP29:%.*]] = load volatile <2 x i64>, ptr @ul, align 8
// CHECK-NEXT:    [[TMP30:%.*]] = load volatile <2 x i64>, ptr @ul2, align 8
// CHECK-NEXT:    [[CMP19:%.*]] = icmp ult <2 x i64> [[TMP29]], [[TMP30]]
// CHECK-NEXT:    [[SEXT20:%.*]] = sext <2 x i1> [[CMP19]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT20]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP31:%.*]] = load volatile <2 x i64>, ptr @bl, align 8
// CHECK-NEXT:    [[TMP32:%.*]] = load volatile <2 x i64>, ptr @bl2, align 8
// CHECK-NEXT:    [[CMP21:%.*]] = icmp ult <2 x i64> [[TMP31]], [[TMP32]]
// CHECK-NEXT:    [[SEXT22:%.*]] = sext <2 x i1> [[CMP21]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT22]], ptr @bl, align 8
// CHECK-NEXT:    [[TMP33:%.*]] = load volatile <2 x double>, ptr @fd, align 8
// CHECK-NEXT:    [[TMP34:%.*]] = load volatile <2 x double>, ptr @fd2, align 8
// CHECK-NEXT:    [[CMP23:%.*]] = fcmp olt <2 x double> [[TMP33]], [[TMP34]]
// CHECK-NEXT:    [[SEXT24:%.*]] = sext <2 x i1> [[CMP23]] to <2 x i64>
// CHECK-NEXT:    store volatile <2 x i64> [[SEXT24]], ptr @bl, align 8
// CHECK-NEXT:    ret void
//
void test_cmplt(void) {

  bc = sc < sc2;
  bc = uc < uc2;
  bc = bc < bc2;

  bs = ss < ss2;
  bs = us < us2;
  bs = bs < bs2;

  bi = si < si2;
  bi = ui < ui2;
  bi = bi < bi2;

  bl = sl < sl2;
  bl = ul < ul2;
  bl = bl < bl2;

  bl = fd < fd2;
}

