{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "04", "@year": "2020", "@timestamp": "2020-01-04T04:06:28.000028-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2017", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Universidade Aveiro"}, {"$": "Instituto di Electr\u00f3nica et Inform\u00e1tica"}], "affiliation-id": {"@afid": "60024825", "@dptid": "118070648"}, "@dptid": "118070648"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Data processing in the firmware systems for logic control based on search networks", "abstracts": "\u00a9 2017, Pleiades Publishing, Ltd.It was proposed to use the hardware accelerators for analysis and data processing in the systems of logic control on a chip including the interacting processor system, memory, and configurable logic components. The data processing expected execution of operations over the sets of elements each of which can be activated by software and realized in the hardware in parallel networks admitting, if necessary, pipeline processing. New methods of design and use of the sorting and search networks were proposed, and the results of their theoretical and experimental comparison with the existing networks were presented.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Universidade Aveiro"}, {"$": "Instituto di Electr\u00f3nica et Inform\u00e1tica"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "data processing", "@xml:lang": "eng"}, {"$": "firmware systems", "@xml:lang": "eng"}, {"$": "hardware accelerators", "@xml:lang": "eng"}, {"$": "search networks", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Autom. Remote Control", "website": {"ce:e-address": {"$": "http://www.kluweronline.com/issn/0005-1179", "@type": "email"}}, "@country": "rus", "translated-sourcetitle": {"$": "Automation and Remote Control", "@xml:lang": "eng"}, "issn": {"$": "00051179", "@type": "print"}, "volisspag": {"voliss": {"@volume": "78", "@issue": "1"}, "pagerange": {"@first": "100", "@last": "112"}}, "@type": "j", "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "Maik Nauka Publishing / Springer SBM", "ce:e-address": {"$": "compmg@maik.ru", "@type": "email"}}, "sourcetitle": "Automation and Remote Control", "@srcid": "24950", "publicationdate": {"month": "01", "year": "2017", "date-text": {"@xfab-added": "true", "$": "1 January 2017"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722.4", "classification-description": "Digital Computers and Systems"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "18", "@year": "2017", "@timestamp": "BST 12:11:09", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "614314273", "@idtype": "PUI"}, {"$": "660659244", "@idtype": "CAR-ID"}, {"$": "20170703338720", "@idtype": "CPX"}, {"$": "20170256629", "@idtype": "REAXYSCAR"}, {"$": "85011838845", "@idtype": "SCP"}, {"$": "85011838845", "@idtype": "SGR"}], "ce:doi": "10.1134/S0005117917010088"}}, "tail": {"bibliography": {"@refcount": "45", "reference": [{"ref-fulltext": "Lee, E.A. and Seshia, S.A., Introduction to Embedded Systems: A Cyber-Physical Systems Approach, Berkeley, 2015, 2nd ed.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Introduction to Embedded Systems: A Cyber-Physical Systems Approach"}, "refd-itemidlist": {"itemid": {"$": "85011842037", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "2", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "Berkeley"}}, {"ref-fulltext": "Jensen, J.C., Lee, E.A., and Seshia, S.A., An Introductory Lab in Embedded and Cyber-Physical Systems, Berkeley, 2015.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "An Introductory Lab in Embedded and Cyber-Physical Systems"}, "refd-itemidlist": {"itemid": {"$": "85011864138", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Jensen", "ce:indexed-name": "Jensen J.C."}, {"@seq": "2", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "Berkeley"}}, {"ref-fulltext": "Rajkumar, R., Lee, I., Sha, L., et al., Cyber-Physical Systems: The Next Computing Revolution, in Proc. 47th ACM/IEEE Design Automation Conf., Anaheim, California, 2010, pp. 731\u2013736.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Cyber-Physical Systems: The Next Computing Revolution"}, "refd-itemidlist": {"itemid": {"$": "77956217277", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "731", "@last": "736"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rajkumar", "ce:indexed-name": "Rajkumar R."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee I."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Sha", "ce:indexed-name": "Sha L."}], "et-al": null}, "ref-sourcetitle": "Proc. 47th ACM/IEEE Design Automation Conf."}}, {"ref-fulltext": "Vipin, K., Shreejith, S., Fahmy, S.A., et al., Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs, in Proc. 2nd IEEE Int. Conf. on Cyber-Physical Systems, Networks, and Applications, IEEE Computer Society, 2014, pp. 31\u201336.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84916608640", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "31", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vipin", "ce:indexed-name": "Vipin K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Shreejith", "ce:indexed-name": "Shreejith S."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}], "et-al": null}, "ref-sourcetitle": "Proc. 2nd IEEE Int. Conf. on Cyber-Physical Systems, Networks, and Applications, IEEE Computer Society"}}, {"ref-fulltext": "Panunzio, M. and Vardanega, T., An Architectural Approach with Separation of Concerns to Address Extra-functional Requirements in the Development of Embedded Real-time Software Systems, J. Syst. Architect., 2014, vol. 60, no. 9, pp. 770\u2013781.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An Architectural Approach with Separation of Concerns to Address Extra-functional Requirements in the Development of Embedded Real-time Software Systems"}, "refd-itemidlist": {"itemid": {"$": "84908275224", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "60", "@issue": "9"}, "pagerange": {"@first": "770", "@last": "781"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Panunzio", "ce:indexed-name": "Panunzio M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Vardanega", "ce:indexed-name": "Vardanega T."}]}, "ref-sourcetitle": "J. Syst. Architect."}}, {"ref-fulltext": "Borangiu, A. and Popescu, D., Digital Signal Processing for Knowledge Based Sonotubometry of Eustachian Tube Function, J. Control Eng. Appl. Inform., 2014, vol. 16, no. 3, pp. 56\u201364.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Digital Signal Processing for Knowledge Based Sonotubometry of Eustachian Tube Function"}, "refd-itemidlist": {"itemid": {"$": "84907911771", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "56", "@last": "64"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Borangiu", "ce:indexed-name": "Borangiu A."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Popescu", "ce:indexed-name": "Popescu D."}]}, "ref-sourcetitle": "J. Control Eng. Appl. Inform."}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., Digital Hamming Weight and Distance Analysers for Binary Vectors and Matrices, Int. J. Innovat. Comput., Inform. Control., 2013, vol. 9, no. 12, pp. 4825\u20134849.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming Weight and Distance Analysers for Binary Vectors and Matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. J. Innovat. Comput., Inform. Control."}}, {"ref-fulltext": "Benmoussa, Y., Boukhobza, J., Senn, E., et al., A Methodology for Performance/Energy Consumption Characterization and Modeling of Video Decoding on Heterogeneous SoC and its Applications, J. Syst. Architect., 2015, vol. 61, pp. 49\u201370.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "A Methodology for Performance/Energy Consumption Characterization and Modeling of Video Decoding on Heterogeneous SoC and its Applications"}, "refd-itemidlist": {"itemid": {"$": "84920178729", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "61"}, "pagerange": {"@first": "49", "@last": "70"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Benmoussa", "ce:indexed-name": "Benmoussa Y."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Boukhobza", "ce:indexed-name": "Boukhobza J."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Senn", "ce:indexed-name": "Senn E."}], "et-al": null}, "ref-sourcetitle": "J. Syst. Architect."}}, {"ref-fulltext": "Zmaranda, D., Silaghi, H., Gabor, G., et al., Issues on Applying Knowledge-Based Techniques in Real- Time Control Systems, Int. J. Comput., Commun. Control, 2013, vol. 8, no. 1, pp. 166\u2013175.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on Applying Knowledge-Based Techniques in Real- Time Control Systems"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}], "et-al": null}, "ref-sourcetitle": "Int. J. Comput., Commun. Control"}}, {"ref-fulltext": "Sklyarov, V.A., Sintez avtomatov na matrichnykh BIS (Design of Automata on Matrix VLSI) Minsk: Nauka i Tekhnika, 1984.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "85011803553", "@idtype": "SGR"}}, "ref-text": "Nauka i Tekhnika, Minsk", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V.A."}]}, "ref-sourcetitle": "Sintez avtomatov na matrichnykh BIS"}}, {"ref-fulltext": "Sklyarov, V., Hierarchical Finite-State Machines and Their Use for Digital Control, IEEE Trans. VLSI Syst., 1999, vol. 7, no. 2, pp. 222\u2013228.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and Their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Syst."}}, {"ref-fulltext": "Sklyarov, V., Reconfigurable Models of Finite State Machines and their Implementation in FPGAs, J. Syst. Architect., 2002, vol. 47, pp. 1043\u20131064.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable Models of Finite State Machines and their Implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "J. Syst. Architect."}}, {"ref-fulltext": "Baranov, S.I. and Sklyarov, V.A., Tsifrovye ustroistva na programmiruemykh BIS s matrichnoi strukturoi (Digital Devices on Programmable LSI), Moscow: Radio i Svyaz\u2019, 1986.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "refd-itemidlist": {"itemid": {"$": "85011857205", "@idtype": "SGR"}}, "ref-text": "Radio i Svyaz\u2019, Moscow: Digital Devices on Programmable LSI", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.I.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S.I."}, {"@seq": "2", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V.A."}]}, "ref-sourcetitle": "Tsifrovye ustroistva na programmiruemykh BIS s matrichnoi strukturoi"}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., Hardware Implementations of Software Programs Based on HFSM Models, Comput. Electr. Eng., 2013, vol. 39, no. 7, pp. 2145\u20132160.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Hardware Implementations of Software Programs Based on HFSM Models"}, "refd-itemidlist": {"itemid": {"$": "84885601459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Comput. Electr. Eng."}}, {"ref-fulltext": "Santarini, M., Products, Profits Proliferate on Zynq SoC Platforms, XCell, 2014, no. 88, pp. 8\u201315.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Products, Profits Proliferate on Zynq SoC Platforms"}, "refd-itemidlist": {"itemid": {"$": "84977903122", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "88"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell"}}, {"ref-fulltext": "Santarini, M., Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage, XCell, 2015, no. 90, pp. 8\u201315.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2014, http://www.xilinx.com/ support/documentation/user guides/ug585-Zynq-7000-TR M.pdf.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}]}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Silva, J., Sklyarov, V., and Skliarova, I., Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip, IEEE Embedded Syst. Lett., 2015, vol. 7, no. 1, pp. 31\u201334.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Syst. Lett."}}, {"ref-fulltext": "Sklyarov, V.A., Microprocessor Device for Control of Industrial Equipment, Autom. Remote Control, 1985, vol. 46, no. 1, pp. 102\u2013105.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "1985"}, "ref-title": {"ref-titletext": "Microprocessor Device for Control of Industrial Equipment"}, "refd-itemidlist": {"itemid": {"$": "85011924382", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "46", "@issue": "1"}, "pagerange": {"@first": "102", "@last": "105"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V.A."}]}, "ref-sourcetitle": "Autom. Remote Control"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., et al., Hardware/Software Co-design for Programmable Systems-on-Chip, Tallinn: TUT Press, 2014.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}], "et-al": null}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Skliarova, I., Sklyarov, V., and Sudnitson, A., Design of FPGA-based Circuits Using Hierarchical Finite State Machines, Tallinn: TUT Press, 2012.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "Knuth, D.E., The Art of Computer Programming, vol. 3: Sorting and Searching, Reading: Addison-Wesley, 2011.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley, Reading", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, vol. 3: Sorting and Searching"}}, {"ref-fulltext": "Pedroni, V., Compact Hamming-comparator-based Rank Order Filter for Digital VLSI and FPGA Implementations, in Proc. IEEE Int. Symp. on Circuits and Syst., 2004, vol. 2, pp. 585\u2013588.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based Rank Order Filter for Digital VLSI and FPGA Implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}, "pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. IEEE Int. Symp. on Circuits and Syst."}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., Fast Regular Circuits for Network-based Parallel Data Processing, Adv. Electr. Comput. Eng., 2013, vol. 13, no. 4, pp. 47\u201350.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast Regular Circuits for Network-based Parallel Data Processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv. Electr. Comput. Eng."}}, {"ref-fulltext": "Teubner, J., Mueller, R., and Alonso, G., Frequent Item Computation on a Chip, IEEE Trans. Knowledge Data Eng., 2011, vol. 23, no. 8, pp. 1\u201315.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Frequent Item Computation on a Chip"}, "refd-itemidlist": {"itemid": {"$": "79959537392", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "8"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "IEEE Trans. Knowledge Data Eng."}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Rjabov, A., et al., Zynq-based System for Extracting Sorted Subsets from Large Data Sets, J. Microelectron., Electron. Components Mater., 2015, vol. 45, no. 2, pp. 142\u2013152.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Zynq-based System for Extracting Sorted Subsets from Large Data Sets"}, "refd-itemidlist": {"itemid": {"$": "84936950558", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}], "et-al": null}, "ref-sourcetitle": "J. Microelectron., Electron. Components Mater."}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., High-performance Implementation of Regular and Easily Scalable Sorting Networks on an FPGA, Microprocessors Microsyst., 2014, vol. 38, no. 5, pp. 470\u2013484.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance Implementation of Regular and Easily Scalable Sorting Networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors Microsyst."}}, {"ref-fulltext": "Mueller, R., Teubner, J., and Alonso, G., Sorting Networks on FPGAs, Int. J. Very Large Data Bases, 2012, vol. 21, no. 1, pp. 1\u201323.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int. J. Very Large Data Bases"}}, {"ref-fulltext": "Bunich, A.L., Ginsberg, K.S., Dobrovidov, A.V., Zatuliveter, Yu.S., Prangishvili, I.V., Smolyaninov, V.V., and Sukhov, E.G., Parallel Computation and Control Problems: A Review, Autom. Remote Control, 2002, vol. 63, no. 12, pp. 1867\u20131883.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Parallel Computation and Control Problems: A Review"}, "refd-itemidlist": {"itemid": {"$": "84904242268", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "63", "@issue": "12"}, "pagerange": {"@first": "1867", "@last": "1883"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.L.", "@_fa": "true", "ce:surname": "Bunich", "ce:indexed-name": "Bunich A.L."}, {"@seq": "2", "ce:initials": "K.S.", "@_fa": "true", "ce:surname": "Ginsberg", "ce:indexed-name": "Ginsberg K.S."}, {"@seq": "3", "ce:initials": "A.V.", "@_fa": "true", "ce:surname": "Dobrovidov", "ce:indexed-name": "Dobrovidov A.V."}, {"ce:given-name": "Yu.S.", "@seq": "4", "ce:initials": "Y.S.", "@_fa": "true", "ce:surname": "Zatuliveter", "ce:indexed-name": "Zatuliveter Y.S."}, {"@seq": "5", "ce:initials": "I.V.", "@_fa": "true", "ce:surname": "Prangishvili", "ce:indexed-name": "Prangishvili I.V."}, {"@seq": "6", "ce:initials": "V.V.", "@_fa": "true", "ce:surname": "Smolyaninov", "ce:indexed-name": "Smolyaninov V.V."}, {"@seq": "7", "ce:initials": "E.G.", "@_fa": "true", "ce:surname": "Sukhov", "ce:indexed-name": "Sukhov E.G."}]}, "ref-sourcetitle": "Autom. Remote Control"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Barkalov, A., et al., Synthesis and Optimization of FPGA-based Systems, New York: Springer, 2014.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}], "et-al": null}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "Zakrevskij, A. and Sklyarov, V., The Specification and Design of Parallel Logical Control Devices, in Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications, 2000, pp. 1635\u20131641.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "The Specification and Design of Parallel Logical Control Devices"}, "refd-itemidlist": {"itemid": {"$": "0010016415", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1635", "@last": "1641"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications"}}, {"ref-fulltext": "Zakrevskii, A.D., Logicheskii sintez kaskadnykh skhem (Logical Design of the Cascade Circuits), Moscow: Nauka, 1981.", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0345842298", "@idtype": "SGR"}}, "ref-text": "Nauka, Moscow: Logical Design of the Cascade Circuits", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevskii", "ce:indexed-name": "Zakrevskii A.D."}]}, "ref-sourcetitle": "Logicheskii sintez kaskadnykh skhem"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Rjabov, A., et al., Fast Matrix Covering in All Programmable Systems-on- Chip, Electron. Electric. Eng., 2014, vol. 20, no. 5, pp. 150\u2013153.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast Matrix Covering in All Programmable Systems-on- Chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}], "et-al": null}, "ref-sourcetitle": "Electron. Electric. Eng."}}, {"ref-fulltext": "Kipfer, P. and Westermann, R., GPU Gems. Improved GPU Sorting, http://http.developer. nvidia.com/GPUGems2/gpugems2 chapter46.html.", "@id": "34", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2chapter46.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84886446470", "@idtype": "SGR"}}, "ref-text": "Kipfer, P. and Westermann, R", "ref-sourcetitle": "GPU Gems. Improved GPU Sorting"}}, {"ref-fulltext": "Batcher, K.E., Sorting Networks and Their Applications, in Proc. AFIPS Spring Joint Computer Conf., 1968, pp. 307\u2013314.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting Networks and Their Applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. AFIPS Spring Joint Computer Conf."}}, {"ref-fulltext": "Aj-Haj Baddar, S.W. and Batcher, K.E., Designing Sorting Networks. A New Paradigm, New York: Springer, 2011.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks. A New Paradigm"}}, {"ref-fulltext": "Chamberlain, R.D. and Ganesan, N., Sorting on Architecturally Diverse Computer Systems, in Proc. 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Appl., 2009, pp. 39\u201346.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Appl."}}, {"ref-fulltext": "Zuluada, M., Milder, P., and Puschel, M., Computer Generation of Streaming Sorting Networks, in Proc. 49th Design Automation Conf., 2012, pp. 1245\u20131253.", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer Generation of Streaming Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. 49th Design Automation Conf."}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., Design and Implementation of Counting Networks, J. Comput., 2015, vol. 97, no. 6, pp. 557\u2013577.", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and Implementation of Counting Networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "J. Comput."}}, {"ref-fulltext": "Parhami, B., Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters, IEEE Trans. Circuits Syst. II: Express Briefs., 2009, vol. 56, no. 2, pp. 167\u2013171.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. Circuits Syst. II: Express Briefs."}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., and Kabulov, A.V., Finding Most Frequently Repeated Data in the Sorted Arrays, Dokl. Uzbek Akad. Nauk, 2014, no. 4, pp. 16\u201318.", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Finding Most Frequently Repeated Data in the Sorted Arrays"}, "refd-itemidlist": {"itemid": {"$": "85011840505", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4"}, "pagerange": {"@first": "16", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.V.", "@_fa": "true", "ce:surname": "Kabulov", "ce:indexed-name": "Kabulov A.V."}]}, "ref-sourcetitle": "Dokl. Uzbek Akad. Nauk"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., and Neves, A., Modeling and Implementation of Automatic System for Garage Control, in Proc. ICROS-SICE Int. Joint Conf., 2009, pp. 4295\u20134300.", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and Implementation of Automatic System for Garage Control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. ICROS-SICE Int. Joint Conf."}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I., Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems, in Proc. 7th Asian Control Conf., 2009, pp. 9\u201314.", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conf."}}, {"ref-fulltext": "Digilent, Inc. ZyBo Reference Manual, http://digilentinc.com/Data/Products/ZYBO/ZYBO RM B V6. pdf. 2014.", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84908695399", "@idtype": "SGR"}}, "ref-sourcetitle": "ZyBo Reference Manual"}}, {"ref-fulltext": "Avnet, Inc. ZedBoard (ZynqTM Evaluation and Development) Hardware User\u2019s Guide, Version 2.2, http://www.zedboard.org/sites/default/files/, 2014.", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/,", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware User\u2019s Guide"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-85011838845", "dc:description": "\u00a9 2017, Pleiades Publishing, Ltd.It was proposed to use the hardware accelerators for analysis and data processing in the systems of logic control on a chip including the interacting processor system, memory, and configurable logic components. The data processing expected execution of operations over the sets of elements each of which can be activated by software and realized in the hardware in parallel networks admitting, if necessary, pipeline processing. New methods of design and use of the sorting and search networks were proposed, and the results of their theoretical and experimental comparison with the existing networks were presented.", "prism:coverDate": "2017-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85011838845", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85011838845"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85011838845&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85011838845&origin=inward"}], "source-id": "24950", "citedby-count": "3", "prism:volume": "78", "subtype": "ar", "dc:title": "Data processing in the firmware systems for logic control based on search networks", "openaccess": "0", "prism:issn": "00051179", "prism:issueIdentifier": "1", "subtypeDescription": "Article", "prism:publicationName": "Automation and Remote Control", "prism:pageRange": "100-112", "prism:endingPage": "112", "openaccessFlag": "false", "prism:doi": "10.1134/S0005117917010088", "prism:startingPage": "100", "dc:identifier": "SCOPUS_ID:85011838845", "dc:publisher": "Maik Nauka Publishing / Springer SBMcompmg@maik.ru"}, "idxterms": {"mainterm": [{"$": "Configurable logic", "@weight": "b", "@candidate": "n"}, {"$": "Experimental comparison", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Logic control", "@weight": "b", "@candidate": "n"}, {"$": "Parallel network", "@weight": "b", "@candidate": "n"}, {"$": "Pipeline processing", "@weight": "b", "@candidate": "n"}, {"$": "Processor systems", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "data processing"}, {"@_fa": "true", "$": "firmware systems"}, {"@_fa": "true", "$": "hardware accelerators"}, {"@_fa": "true", "$": "search networks"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}