 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mvm_uart_system
Version: T-2022.03-SP5-1
Date   : Sat Apr 29 15:42:34 2023
****************************************

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U2/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n2 (net)                                      1        0.548               0.000      2.282 r
  U40/Y (AND2X1_HVT)                                               0.107     0.293      2.575 r
  n29 (net)                                     2        0.920               0.000      2.575 r
  AXIS_MVM_SKID_U29/Y (AO22X1_HVT)                                 0.157     0.325      2.901 r
  AXIS_MVM_SKID_n7 (net)                        2        0.904               0.000      2.901 r
  U77/Y (AND3X1_HVT)                                               0.235     0.448      3.348 r
  AXIS_MVM_SKID_n1 (net)                       10        4.417               0.000      3.348 r
  AXIS_MVM_SKID_U3/Y (AO222X1_HVT)                                 0.230     0.747      4.095 r
  AXIS_MVM_SKID_n67 (net)                       1        0.505               0.000      4.095 r
  AXIS_MVM_SKID_m_data_reg_9_/D (DFFX1_HVT)                        0.230     0.000      4.095 r
  data arrival time                                                                     4.095

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_9_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.095
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.853


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U2/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n2 (net)                                      1        0.548               0.000      2.282 r
  U40/Y (AND2X1_HVT)                                               0.107     0.293      2.575 r
  n29 (net)                                     2        0.920               0.000      2.575 r
  AXIS_MVM_SKID_U29/Y (AO22X1_HVT)                                 0.157     0.325      2.901 r
  AXIS_MVM_SKID_n7 (net)                        2        0.904               0.000      2.901 r
  U77/Y (AND3X1_HVT)                                               0.235     0.448      3.348 r
  AXIS_MVM_SKID_n1 (net)                       10        4.417               0.000      3.348 r
  AXIS_MVM_SKID_U8/Y (AO222X1_HVT)                                 0.230     0.747      4.095 r
  AXIS_MVM_SKID_n72 (net)                       1        0.505               0.000      4.095 r
  AXIS_MVM_SKID_m_data_reg_4_/D (DFFX1_HVT)                        0.230     0.000      4.095 r
  data arrival time                                                                     4.095

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_4_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.095
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.853


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U4/Y (AO222X1_HVT)                                 0.230     0.587      4.087 r
  AXIS_MVM_SKID_n68 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_8_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_8_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U5/Y (AO222X1_HVT)                                 0.230     0.587      4.087 r
  AXIS_MVM_SKID_n69 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_7_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_7_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U6/Y (AO222X1_HVT)                                 0.230     0.587      4.087 r
  AXIS_MVM_SKID_n70 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_6_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_6_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U7/Y (AO222X1_HVT)                                 0.230     0.587      4.087 r
  AXIS_MVM_SKID_n71 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_5_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_5_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U9/Y (AO222X1_HVT)                                 0.230     0.587      4.087 r
  AXIS_MVM_SKID_n73 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_3_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_3_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U10/Y (AO222X1_HVT)                                0.230     0.587      4.087 r
  AXIS_MVM_SKID_n74 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_2_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_2_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U11/Y (AO222X1_HVT)                                0.230     0.587      4.087 r
  AXIS_MVM_SKID_n75 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_1_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_1_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: AXIS_MVM_SKID_state_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_m_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  AXIS_MVM_SKID_state_reg_9_/CLK (DFFX1_HVT)                       0.000     0.000      0.000 r
  AXIS_MVM_SKID_state_reg_9_/QN (DFFX1_HVT)                        0.187     0.512      0.512 r
  AXIS_MVM_SKID_n53 (net)                       1        0.486               0.000      0.512 r
  AXIS_MVM_SKID_U84/Y (NAND4X0_HVT)                                0.308     0.429      0.942 f
  AXIS_MVM_SKID_n34 (net)                       1        0.481               0.000      0.942 f
  U55/Y (NOR4X1_HVT)                                               0.120     0.788      1.730 r
  AXIS_MVM_SKID_n20 (net)                       4        1.612               0.000      1.730 r
  U1/Y (AND4X1_HVT)                                                0.181     0.552      2.282 r
  n1 (net)                                      1        0.548               0.000      2.282 r
  U105/Y (AND2X1_HVT)                                              0.108     0.294      2.577 r
  AXIS_MVM_SKID_n5 (net)                        2        0.965               0.000      2.577 r
  U5/Y (AO22X1_HVT)                                                0.160     0.330      2.906 r
  n4 (net)                                      2        1.027               0.000      2.906 r
  U133/Y (AND2X1_HVT)                                              0.098     0.271      3.178 r
  n113 (net)                                    1        0.548               0.000      3.178 r
  AXIS_MVM_SKID_U13/Y (AND2X1_HVT)                                 0.201     0.323      3.500 r
  AXIS_MVM_SKID_n2 (net)                       10        4.391               0.000      3.500 r
  AXIS_MVM_SKID_U12/Y (AO222X1_HVT)                                0.230     0.587      4.087 r
  AXIS_MVM_SKID_n76 (net)                       1        0.505               0.000      4.087 r
  AXIS_MVM_SKID_m_data_reg_0_/D (DFFX1_HVT)                        0.230     0.000      4.087 r
  data arrival time                                                                     4.087

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_m_data_reg_0_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.458      0.242
  data required time                                                                    0.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.242
  data arrival time                                                                    -4.087
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.845


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U187/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n121 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U271/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n451 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_6_/D (DFFASX1_HVT)                         0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_6_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U236/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n152 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U235/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n437 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_14_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_14_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U236/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n152 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U226/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n434 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_17_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_17_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U218/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n140 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U217/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n431 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_20_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_20_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U218/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n140 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U195/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n422 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_29_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_29_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U187/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n121 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U186/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n419 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_32_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_32_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U168/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n110 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U167/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n411 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_40_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_40_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U165/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n108 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U164/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n410 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_41_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_41_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U162/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n106 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U161/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n409 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_42_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_42_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U165/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n108 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U158/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n408 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_43_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_43_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U156/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n102 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U155/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n407 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_44_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_44_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U162/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n106 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U152/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n406 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_45_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_45_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U168/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n110 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U149/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n405 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_46_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_46_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U156/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n102 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U214/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n430 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_21_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_21_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U51/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n37 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U84/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n380 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_71_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_71_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U60/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n43 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U81/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n379 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_72_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_72_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U60/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n43 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U59/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n370 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_81_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_81_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U51/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n37 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U50/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n367 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_84_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_84_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U253/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n162 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U252/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n444 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_7_/D (DFFASX1_HVT)                         0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_7_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U147/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n96 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U229/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n435 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_16_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_16_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U253/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n162 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U220/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n432 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_19_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_19_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U199/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n129 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U198/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n423 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_28_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_28_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U199/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n129 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U189/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n420 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_31_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_31_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U14/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n14 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U90/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n382 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_69_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_69_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U20/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n18 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U62/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n371 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_80_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_80_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U54/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n39 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U53/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n368 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_83_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_83_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U17/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n16 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U25/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n357 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_94_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_94_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U11/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n10 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U22/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n356 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_95_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_95_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U20/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n18 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U19/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n355 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_96_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_96_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U17/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n16 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U16/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n354 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_97_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_97_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U14/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n14 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U13/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n353 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_98_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_98_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U147/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n96 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U146/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n404 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_47_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_47_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U79/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n54 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U112/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n391 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_60_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_60_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U79/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n54 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U78/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n378 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_73_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_73_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U54/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n39 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U44/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n365 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_86_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_86_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U11/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n10 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U10/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n352 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_99_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_99_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U48/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n35 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U121/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n394 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_57_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_57_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U119/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n79 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U118/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n393 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_58_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_58_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U57/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n41 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U115/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n392 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_59_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_59_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U88/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n60 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U99/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n385 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_66_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_66_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U97/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n66 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U96/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n384 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_67_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_67_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U97/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n66 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U93/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n383 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_68_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_68_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U88/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n60 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U87/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n381 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_70_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_70_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U66/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n47 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U65/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n372 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_79_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_79_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U57/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n41 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U56/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n369 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_82_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_82_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U48/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n35 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U47/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n366 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_85_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_85_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U66/Y (AO21X1_HVT)                                       0.149     0.393      3.806 r
  UART_TX_n47 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U31/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n359 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_92_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_92_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U119/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n79 (net)                             2        0.867               0.000      3.806 r
  UART_TX_U28/Y (AO221X1_HVT)                                      0.183     0.396      4.202 r
  UART_TX_n358 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_93_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_93_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U181/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n117 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U255/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n445 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_5_/D (DFFASX1_HVT)                         0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_5_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U233/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n150 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U232/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n436 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_15_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_15_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U250/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n160 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U223/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n433 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_18_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_18_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U202/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n131 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U201/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n424 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_27_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_27_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U233/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n150 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U192/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n421 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_30_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_30_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U202/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n131 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U183/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n418 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_33_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_33_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U250/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n160 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U249/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n443 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_8_/D (DFFASX1_HVT)                         0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_8_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U181/Y (AO21X1_HVT)                                      0.149     0.393      3.806 r
  UART_TX_n117 (net)                            2        0.867               0.000      3.806 r
  UART_TX_U180/Y (AO221X1_HVT)                                     0.183     0.396      4.202 r
  UART_TX_n417 (net)                            1        0.619               0.000      4.202 r
  UART_TX_m_packets_reg_34_/D (DFFASX1_HVT)                        0.183     0.000      4.202 r
  data arrival time                                                                     4.202

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_34_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.202
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.838


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_s_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U33/Y (INVX0_HVT)                                                0.162     0.217      2.502 f
  AXIS_MVM_SKID_n13 (net)                       2        0.876               0.000      2.502 f
  U64/Y (NAND3X0_HVT)                                              0.132     0.172      2.674 r
  AXIS_MVM_SKID_n28 (net)                       1        0.463               0.000      2.674 r
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.166     0.383      3.057 r
  AXIS_MVM_SKID_n17 (net)                       2        1.172               0.000      3.057 r
  U67/Y (NAND2X0_HVT)                                              0.153     0.228      3.285 f
  AXIS_MVM_SKID_n24 (net)                       1        0.585               0.000      3.285 f
  U69/Y (NOR4X1_HVT)                                               0.093     0.480      3.765 r
  AXIS_MVM_SKID_n19 (net)                       1        0.463               0.000      3.765 r
  AXIS_MVM_SKID_U70/Y (AO21X1_HVT)                                 0.138     0.355      4.120 r
  AXIS_MVM_SKID_N210 (net)                      1        0.505               0.000      4.120 r
  AXIS_MVM_SKID_s_ready_reg/D (DFFX1_HVT)                          0.138     0.000      4.120 r
  data arrival time                                                                     4.120

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_s_ready_reg/CLK (DFFX1_HVT)                                  0.000      0.700 r
  library setup time                                                        -0.399      0.301
  data required time                                                                    0.301
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.301
  data arrival time                                                                    -4.120
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.819


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U267/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n173 (net)                            1        0.433               0.000      3.789 r
  UART_TX_U266/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n449 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_1_/D (DFFASX1_HVT)                         0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_1_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U264/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n171 (net)                            1        0.433               0.000      3.789 r
  UART_TX_U263/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n448 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_2_/D (DFFASX1_HVT)                         0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_2_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U261/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n169 (net)                            1        0.433               0.000      3.789 r
  UART_TX_U260/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n447 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_3_/D (DFFASX1_HVT)                         0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_3_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U258/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n167 (net)                            1        0.433               0.000      3.789 r
  UART_TX_U257/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n446 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_4_/D (DFFASX1_HVT)                         0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_4_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U134/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n89 (net)                             1        0.433               0.000      3.789 r
  UART_TX_U133/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n398 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_53_/D (DFFASX1_HVT)                        0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_53_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U131/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n87 (net)                             1        0.433               0.000      3.789 r
  UART_TX_U130/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n397 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_54_/D (DFFASX1_HVT)                        0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_54_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U128/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n85 (net)                             1        0.433               0.000      3.789 r
  UART_TX_U127/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n396 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_55_/D (DFFASX1_HVT)                        0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_55_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U87/Y (OAI22X1_HVT)                                              0.077     0.382      2.896 r
  n115 (net)                                    1        0.548               0.000      2.896 r
  U144/Y (AND2X1_HVT)                                              0.119     0.251      3.147 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.147 r
  U142/Y (INVX2_HVT)                                               0.122     0.142      3.289 f
  n119 (net)                                    1        5.217               0.000      3.289 f
  U143/Y (INVX8_HVT)                                               0.095     0.123      3.412 r
  n120 (net)                                   36       16.042               0.000      3.412 r
  UART_TX_U125/Y (AO21X1_HVT)                                      0.136     0.376      3.789 r
  UART_TX_n83 (net)                             1        0.433               0.000      3.789 r
  UART_TX_U124/Y (AO221X1_HVT)                                     0.183     0.387      4.175 r
  UART_TX_n395 (net)                            1        0.619               0.000      4.175 r
  UART_TX_m_packets_reg_56_/D (DFFASX1_HVT)                        0.183     0.000      4.175 r
  data arrival time                                                                     4.175

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_56_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.175
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.812


  Startpoint: UART_TX_c_clocks_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_c_clocks_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_c_clocks_reg_1_/CLK (DFFARX1_HVT)                        0.000     0.000      0.000 r
  UART_TX_c_clocks_reg_1_/QN (DFFARX1_HVT)                         0.155     0.448      0.448 f
  UART_TX_n224 (net)                            1        0.751               0.000      0.448 f
  U135/Y (INVX1_HVT)                                               0.118     0.154      0.602 r
  UART_TX_n201 (net)                            3        1.892               0.000      0.602 r
  UART_TX_add_57_U1_1_1/C1 (HADDX1_HVT)                            0.136     0.340      0.942 r
  UART_TX_add_57_carry[2] (net)                 1        0.959               0.000      0.942 r
  UART_TX_add_57_U1_1_2/C1 (HADDX1_HVT)                            0.136     0.319      1.261 r
  UART_TX_add_57_carry[3] (net)                 1        0.959               0.000      1.261 r
  UART_TX_add_57_U1_1_3/C1 (HADDX1_HVT)                            0.136     0.319      1.581 r
  UART_TX_add_57_carry[4] (net)                 1        0.959               0.000      1.581 r
  UART_TX_add_57_U1_1_4/C1 (HADDX1_HVT)                            0.171     0.353      1.933 r
  UART_TX_add_57_carry[5] (net)                 3        2.134               0.000      1.933 r
  U79/Y (NAND4X0_HVT)                                              0.324     0.301      2.235 f
  n55 (net)                                     1        0.585               0.000      2.235 f
  U124/Y (NOR4X1_HVT)                                              0.118     0.565      2.800 r
  UART_TX_add_57_carry[11] (net)                2        1.527               0.000      2.800 r
  UART_TX_add_57_U1_1_11/C1 (HADDX1_HVT)                           0.136     0.311      3.110 r
  UART_TX_add_57_carry[12] (net)                1        0.959               0.000      3.110 r
  UART_TX_add_57_U1_1_12/C1 (HADDX1_HVT)                           0.136     0.319      3.430 r
  UART_TX_add_57_carry[13] (net)                1        0.959               0.000      3.430 r
  UART_TX_add_57_U1_1_13/SO (HADDX1_HVT)                           0.131     0.507      3.936 f
  UART_TX_N204 (net)                            1        0.502               0.000      3.936 f
  UART_TX_U290/Y (AO22X1_HVT)                                      0.099     0.249      4.185 f
  UART_TX_n459 (net)                            1        0.511               0.000      4.185 f
  UART_TX_c_clocks_reg_13_/D (DFFARX1_HVT)                         0.099     0.000      4.185 f
  data arrival time                                                                     4.185

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_c_clocks_reg_13_/CLK (DFFARX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.318      0.382
  data required time                                                                    0.382
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.382
  data arrival time                                                                    -4.185
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.803


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U269/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n450 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_0_/D (DFFASX1_HVT)                         0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_0_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U238/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n438 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_13_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_13_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U204/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n425 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_26_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_26_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U170/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n412 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_39_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_39_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U136/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n399 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_52_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_52_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U102/Y (AO221X1_HVT)                                     0.183     0.498      4.147 r
  UART_TX_n386 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_65_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_65_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U68/Y (AO221X1_HVT)                                      0.183     0.498      4.147 r
  UART_TX_n373 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_78_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_78_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U9/Y (INVX0_HVT)                                                 0.168     0.228      2.514 f
  n109 (net)                                    2        1.087               0.000      2.514 f
  U78/Y (OAI22X2_HVT)                                              0.192     0.485      2.998 r
  n54 (net)                                    19        8.786               0.000      2.998 r
  U149/Y (AND2X1_HVT)                                              0.119     0.349      3.348 r
  n126 (net)                                    1        1.395               0.000      3.348 r
  U147/Y (INVX2_HVT)                                               0.122     0.143      3.490 f
  n124 (net)                                    1        5.217               0.000      3.490 f
  U148/Y (INVX8_HVT)                                               0.149     0.159      3.649 r
  n125 (net)                                   72       33.805               0.000      3.649 r
  UART_TX_U34/Y (AO221X1_HVT)                                      0.183     0.498      4.147 r
  UART_TX_n360 (net)                            1        0.619               0.000      4.147 r
  UART_TX_m_packets_reg_91_/D (DFFASX1_HVT)                        0.183     0.000      4.147 r
  data arrival time                                                                     4.147

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_91_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.147
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.783


  Startpoint: UART_RX_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_RX_c_words_reg__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_RX_state_reg_3_/CLK (DFFARX1_HVT)                           0.000     0.000      0.000 r
  UART_RX_state_reg_3_/Q (DFFARX1_HVT)                             0.110     0.728      0.728 f
  UART_RX_state[3] (net)                        1        0.499               0.000      0.728 f
  U12/Y (OR4X1_HVT)                                                0.065     0.680      1.408 f
  UART_RX_n68 (net)                             1        0.510               0.000      1.408 f
  U48/Y (NOR4X1_HVT)                                               0.111     0.595      2.003 r
  n35 (net)                                     3        1.226               0.000      2.003 r
  UART_RX_U87/Y (AND4X1_HVT)                                       0.179     0.432      2.435 r
  UART_RX_n43 (net)                             1        0.462               0.000      2.435 r
  U119/Y (NAND4X1_HVT)                                             0.176     0.642      3.077 f
  n103 (net)                                    2        3.177               0.000      3.077 f
  U120/Y (INVX4_HVT)                                               0.124     0.159      3.235 r
  n123 (net)                                   16        8.300               0.000      3.235 r
  U82/Y (AND3X1_HVT)                                               0.148     0.403      3.638 r
  n56 (net)                                     1        1.170               0.000      3.638 r
  U81/Y (XOR2X2_HVT)                                               0.138     0.485      4.123 f
  UART_RX_n108 (net)                            1        0.511               0.000      4.123 f
  UART_RX_c_words_reg__1_/D (DFFARX1_HVT)                          0.138     0.000      4.123 f
  data arrival time                                                                     4.123

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_RX_c_words_reg__1_/CLK (DFFARX1_HVT)                                  0.000      0.700 r
  library setup time                                                        -0.343      0.357
  data required time                                                                    0.357
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.357
  data arrival time                                                                    -4.123
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.767


  Startpoint: UART_TX_c_clocks_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_c_clocks_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_c_clocks_reg_1_/CLK (DFFARX1_HVT)                        0.000     0.000      0.000 r
  UART_TX_c_clocks_reg_1_/QN (DFFARX1_HVT)                         0.155     0.448      0.448 f
  UART_TX_n224 (net)                            1        0.751               0.000      0.448 f
  U135/Y (INVX1_HVT)                                               0.118     0.154      0.602 r
  UART_TX_n201 (net)                            3        1.892               0.000      0.602 r
  UART_TX_add_57_U1_1_1/C1 (HADDX1_HVT)                            0.136     0.340      0.942 r
  UART_TX_add_57_carry[2] (net)                 1        0.959               0.000      0.942 r
  UART_TX_add_57_U1_1_2/C1 (HADDX1_HVT)                            0.136     0.319      1.261 r
  UART_TX_add_57_carry[3] (net)                 1        0.959               0.000      1.261 r
  UART_TX_add_57_U1_1_3/C1 (HADDX1_HVT)                            0.136     0.319      1.581 r
  UART_TX_add_57_carry[4] (net)                 1        0.959               0.000      1.581 r
  UART_TX_add_57_U1_1_4/C1 (HADDX1_HVT)                            0.171     0.353      1.933 r
  UART_TX_add_57_carry[5] (net)                 3        2.134               0.000      1.933 r
  U79/Y (NAND4X0_HVT)                                              0.324     0.301      2.235 f
  n55 (net)                                     1        0.585               0.000      2.235 f
  U124/Y (NOR4X1_HVT)                                              0.118     0.565      2.800 r
  UART_TX_add_57_carry[11] (net)                2        1.527               0.000      2.800 r
  U130/Y (INVX0_HVT)                                               0.077     0.113      2.912 f
  n111 (net)                                    1        0.585               0.000      2.912 f
  U129/Y (NOR4X1_HVT)                                              0.109     0.477      3.390 r
  UART_TX_add_57_carry[14] (net)                1        1.170               0.000      3.390 r
  U139/Y (XOR2X2_HVT)                                              0.146     0.301      3.691 r
  UART_TX_N205 (net)                            1        0.486               0.000      3.691 r
  UART_TX_U324/Y (AO22X1_HVT)                                      0.145     0.331      4.022 r
  UART_TX_n473 (net)                            1        0.504               0.000      4.022 r
  UART_TX_c_clocks_reg_14_/D (DFFARX1_HVT)                         0.145     0.000      4.022 r
  data arrival time                                                                     4.022

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_c_clocks_reg_14_/CLK (DFFARX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.422      0.278
  data required time                                                                    0.278
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.278
  data arrival time                                                                    -4.022
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.744


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U26/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n86 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_9_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_9_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U25/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n85 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_8_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_8_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U24/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n84 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_7_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_7_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U23/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n83 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_6_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_6_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U22/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n82 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_5_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_5_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U21/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n81 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_4_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_4_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U20/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n80 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_3_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_3_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U19/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n79 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_2_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_2_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U18/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n78 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_1_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_1_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_TX_state_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_SKID_b_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_20_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_20_/Q (DFFARX1_HVT)                            0.141     0.813      0.813 r
  UART_TX_state[20] (net)                       2        0.955               0.000      0.813 r
  U76/Y (NOR4X1_HVT)                                               0.112     0.581      1.395 f
  UART_TX_n216 (net)                            2        0.888               0.000      1.395 f
  UART_TX_U342/Y (AND2X1_HVT)                                      0.084     0.233      1.628 f
  UART_TX_n217 (net)                            1        0.384               0.000      1.628 f
  U30/Y (AND4X1_HVT)                                               0.291     0.490      2.118 f
  m_ready (net)                                11        5.269               0.000      2.118 f
  U33/Y (INVX0_HVT)                                                0.163     0.213      2.330 r
  AXIS_MVM_SKID_n13 (net)                       2        0.874               0.000      2.330 r
  U64/Y (NAND3X0_HVT)                                              0.233     0.317      2.647 f
  AXIS_MVM_SKID_n28 (net)                       1        0.507               0.000      2.647 f
  AXIS_MVM_SKID_U74/Y (AO22X1_HVT)                                 0.115     0.337      2.984 f
  AXIS_MVM_SKID_n17 (net)                       2        1.165               0.000      2.984 f
  U15/Y (INVX1_HVT)                                                0.082     0.113      3.097 r
  AXIS_MVM_SKID_n14 (net)                       2        1.034               0.000      3.097 r
  U141/Y (NAND2X4_HVT)                                             0.154     0.418      3.515 f
  AXIS_MVM_SKID_n9 (net)                       11       10.338               0.000      3.515 f
  U140/Y (INVX8_HVT)                                               0.085     0.104      3.620 r
  AXIS_MVM_SKID_n8 (net)                       11        4.895               0.000      3.620 r
  AXIS_MVM_SKID_U17/Y (AO22X1_HVT)                                 0.145     0.376      3.996 r
  AXIS_MVM_SKID_n77 (net)                       1        0.505               0.000      3.996 r
  AXIS_MVM_SKID_b_data_reg_0_/D (DFFX1_HVT)                        0.145     0.000      3.996 r
  data arrival time                                                                     3.996

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  AXIS_MVM_SKID_b_data_reg_0_/CLK (DFFX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.403      0.297
  data required time                                                                    0.297
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.297
  data arrival time                                                                    -3.996
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.699


  Startpoint: UART_RX_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_RX_state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_RX_state_reg_3_/CLK (DFFARX1_HVT)                           0.000     0.000      0.000 r
  UART_RX_state_reg_3_/Q (DFFARX1_HVT)                             0.110     0.728      0.728 f
  UART_RX_state[3] (net)                        1        0.499               0.000      0.728 f
  U12/Y (OR4X1_HVT)                                                0.065     0.680      1.408 f
  UART_RX_n68 (net)                             1        0.510               0.000      1.408 f
  U48/Y (NOR4X1_HVT)                                               0.111     0.595      2.003 r
  n35 (net)                                     3        1.226               0.000      2.003 r
  UART_RX_U87/Y (AND4X1_HVT)                                       0.179     0.432      2.435 r
  UART_RX_n43 (net)                             1        0.462               0.000      2.435 r
  U119/Y (NAND4X1_HVT)                                             0.176     0.642      3.077 f
  n103 (net)                                    2        3.177               0.000      3.077 f
  U115/Y (OAI22X1_HVT)                                             0.116     0.470      3.547 r
  UART_RX_n40 (net)                             3        2.171               0.000      3.547 r
  UART_RX_U54/Y (AO22X1_HVT)                                       0.145     0.422      3.969 r
  UART_RX_n138 (net)                            1        0.504               0.000      3.969 r
  UART_RX_state_reg_1_/D (DFFARX1_HVT)                             0.145     0.000      3.969 r
  data arrival time                                                                     3.969

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_RX_state_reg_1_/CLK (DFFARX1_HVT)                                     0.000      0.700 r
  library setup time                                                        -0.422      0.278
  data required time                                                                    0.278
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.278
  data arrival time                                                                    -3.969
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.692


  Startpoint: UART_RX_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_RX_c_bits_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_RX_state_reg_3_/CLK (DFFARX1_HVT)                           0.000     0.000      0.000 r
  UART_RX_state_reg_3_/Q (DFFARX1_HVT)                             0.110     0.728      0.728 f
  UART_RX_state[3] (net)                        1        0.499               0.000      0.728 f
  U12/Y (OR4X1_HVT)                                                0.065     0.680      1.408 f
  UART_RX_n68 (net)                             1        0.510               0.000      1.408 f
  U48/Y (NOR4X1_HVT)                                               0.111     0.595      2.003 r
  n35 (net)                                     3        1.226               0.000      2.003 r
  UART_RX_U87/Y (AND4X1_HVT)                                       0.179     0.432      2.435 r
  UART_RX_n43 (net)                             1        0.462               0.000      2.435 r
  U119/Y (NAND4X1_HVT)                                             0.176     0.642      3.077 f
  n103 (net)                                    2        3.177               0.000      3.077 f
  U120/Y (INVX4_HVT)                                               0.124     0.159      3.235 r
  n123 (net)                                   16        8.300               0.000      3.235 r
  UART_RX_U34/Y (NAND2X0_HVT)                                      0.218     0.216      3.451 f
  UART_RX_n24 (net)                             1        1.194               0.000      3.451 f
  U28/Y (XOR2X2_HVT)                                               0.147     0.504      3.955 r
  UART_RX_n122 (net)                            1        0.504               0.000      3.955 r
  UART_RX_c_bits_reg_1_/D (DFFARX1_HVT)                            0.147     0.000      3.955 r
  data arrival time                                                                     3.955

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_RX_c_bits_reg_1_/CLK (DFFARX1_HVT)                                    0.000      0.700 r
  library setup time                                                        -0.423      0.277
  data required time                                                                    0.277
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.277
  data arrival time                                                                    -3.955
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.678


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U136/Y (AO21X2_HVT)                                              0.319     0.747      3.032 r
  n114 (net)                                   19        8.915               0.000      3.032 r
  U86/Y (AO22X1_HVT)                                               0.264     0.531      3.563 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.563 r
  UART_TX_U244/Y (AO221X1_HVT)                                     0.183     0.479      4.042 r
  UART_TX_n441 (net)                            1        0.619               0.000      4.042 r
  UART_TX_m_packets_reg_10_/D (DFFASX1_HVT)                        0.183     0.000      4.042 r
  data arrival time                                                                     4.042

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_10_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.042
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.678


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n107 (net)                                    1        0.486               0.000      0.508 r
  U122/Y (NAND4X0_HVT)                                             0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U150/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.293               0.000      1.709 r
  U30/Y (AND4X1_HVT)                                               0.305     0.576      2.286 r
  m_ready (net)                                11        5.239               0.000      2.286 r
  U136/Y (AO21X2_HVT)                                              0.319     0.747      3.032 r
  n114 (net)                                   19        8.915               0.000      3.032 r
  U86/Y (AO22X1_HVT)                                               0.264     0.531      3.563 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.563 r
  UART_TX_U242/Y (AO221X1_HVT)                                     0.183     0.479      4.042 r
  UART_TX_n440 (net)                            1        0.619               0.000      4.042 r
  UART_TX_m_packets_reg_11_/D (DFFASX1_HVT)                        0.183     0.000      4.042 r
  data arrival time                                                                     4.042

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.042
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.678


1
