###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 22:56:20 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI (v) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[2]                                      (v) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  4.084
= Slack Time                   15.194
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            4.082
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |         |           |       |       |  Time   |   Time   | 
     |----------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                        | SI[2] v |           | 0.140 |       |   4.082 |   19.276 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] | SI v    | SDFFRQX2M | 0.140 | 0.002 |   4.084 |   19.278 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.194 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.194 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.194 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[3][0] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[3][0] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.294
- Arrival Time                  4.022
= Slack Time                   15.271
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            4.022
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[1] v |           | 0.060 |       |   4.022 |   19.294 | 
     | REG_FILE_INST/\regArr_reg[3][0] | SI v    | SDFFRQX2M | 0.060 | 0.000 |   4.022 |   19.294 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.271 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.271 | 
     | REG_FILE_INST/\regArr_reg[3][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.271 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin REG_FILE_INST/\regArr_reg[13][5] /CK 
Endpoint:   REG_FILE_INST/\regArr_reg[13][5] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.505
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.295
- Arrival Time                  4.015
= Slack Time                   15.280
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            4.015
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[0] v |           | 0.052 |       |   4.015 |   19.295 | 
     | REG_FILE_INST/\regArr_reg[13][5] | SI v    | SDFFRQX2M | 0.052 | 0.000 |   4.015 |   19.295 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |  -15.280 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.280 | 
     | REG_FILE_INST/\regArr_reg[13][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.280 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin SYS_CTRL_INST/\state_reg[2] /CK 
Endpoint:   SYS_CTRL_INST/\state_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.635
= Slack Time                   16.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   16.785 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1      | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.409 | 
     | FE_OFC2_SYNC_SCAN_RST1      | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.361 | 
     | SYS_CTRL_INST/\state_reg[2] | RN ^       | SDFFRQX2M | 1.184 | 0.059 |   2.635 |   19.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.785 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.785 | 
     | SYS_CTRL_INST/\state_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.785 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.635
= Slack Time                   16.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.785 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.409 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.361 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] | RN ^       | SDFFRQX2M | 1.184 | 0.059 |   2.635 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.785 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.785 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.785 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin SYS_CTRL_INST/\state_reg[3] /CK 
Endpoint:   SYS_CTRL_INST/\state_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.635
= Slack Time                   16.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   16.785 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1      | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.409 | 
     | FE_OFC2_SYNC_SCAN_RST1      | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.361 | 
     | SYS_CTRL_INST/\state_reg[3] | RN ^       | SDFFRQX2M | 1.184 | 0.059 |   2.635 |   19.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.785 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.785 | 
     | SYS_CTRL_INST/\state_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.785 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin DATA_SYNC_INST/\sync_bus_reg[1] /CK 
Endpoint:   DATA_SYNC_INST/\sync_bus_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1          | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1          | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.361 | 
     | DATA_SYNC_INST/\sync_bus_reg[1] | RN ^       | SDFFRQX2M | 1.184 | 0.059 |   2.634 |   19.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | DATA_SYNC_INST/\sync_bus_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin DATA_SYNC_INST/sync_enable_F3_reg/CK 
Endpoint:   DATA_SYNC_INST/sync_enable_F3_reg/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1            | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1            | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.361 | 
     | DATA_SYNC_INST/sync_enable_F3_reg | RN ^       | SDFFRQX2M | 1.184 | 0.059 |   2.634 |   19.420 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | DATA_SYNC_INST/sync_enable_F3_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin DATA_SYNC_INST/\sync_bus_reg[0] /CK 
Endpoint:   DATA_SYNC_INST/\sync_bus_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.508 | 
     | FE_OFC0_SYNC_SCAN_RST1          | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1          | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.362 | 
     | DATA_SYNC_INST/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 1.184 | 0.058 |   2.634 |   19.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | DATA_SYNC_INST/\sync_bus_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.509 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.362 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] | RN ^       | SDFFRQX2M | 1.184 | 0.058 |   2.634 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin DATA_SYNC_INST/\sync_enable_FF_reg[0] /CK 
Endpoint:   DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.509 | 
     | FE_OFC0_SYNC_SCAN_RST1                | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1                | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.362 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | RN ^       | SDFFRQX2M | 1.183 | 0.058 |   2.634 |   19.420 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin DATA_SYNC_INST/\sync_enable_FF_reg[1] /CK 
Endpoint:   DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.634
= Slack Time                   16.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   16.786 | 
     | U5_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.509 | 
     | FE_OFC0_SYNC_SCAN_RST1                | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.410 | 
     | FE_OFC2_SYNC_SCAN_RST1                | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.362 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | RN ^       | SDFFRQX2M | 1.183 | 0.058 |   2.634 |   19.420 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.786 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.786 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.786 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.633
= Slack Time                   16.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.787 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.510 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.411 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.363 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] | RN ^       | SDFFRQX2M | 1.183 | 0.057 |   2.633 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.787 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.787 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.787 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin FIFO_INST/fifo_wr/\wptr_reg[0] /CK 
Endpoint:   FIFO_INST/fifo_wr/\wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.410
- Arrival Time                  2.623
= Slack Time                   16.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   16.787 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.510 | 
     | FE_OFC0_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.411 | 
     | FE_OFC2_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.363 | 
     | FIFO_INST/fifo_wr/\wptr_reg[0] | RN ^       | SDFFRX1M  | 1.175 | 0.047 |   2.623 |   19.410 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |          |       |       |  Time   |   Time   | 
     |--------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |          | 0.050 |       |   0.000 |  -16.787 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.787 | 
     | FIFO_INST/fifo_wr/\wptr_reg[0] | CK ^       | SDFFRX1M | 0.050 | 0.000 |   0.000 |  -16.787 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.633
= Slack Time                   16.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.787 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.510 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.411 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.363 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] | RN ^       | SDFFRQX2M | 1.183 | 0.057 |   2.633 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.787 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.787 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.787 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.633
= Slack Time                   16.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.787 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.510 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.411 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.363 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] | RN ^       | SDFFRQX2M | 1.183 | 0.057 |   2.633 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.787 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.787 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.787 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.633
= Slack Time                   16.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.787 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.510 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.412 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.363 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] | RN ^       | SDFFRQX2M | 1.182 | 0.057 |   2.633 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.787 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.787 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.787 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.632
= Slack Time                   16.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.788 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.511 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.413 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.364 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   2.632 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.788 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.788 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.788 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.632
= Slack Time                   16.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.788 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.511 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.413 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.364 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   2.632 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.788 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.788 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.788 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.632
= Slack Time                   16.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.789 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.511 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.413 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.364 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   2.632 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.789 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.789 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.789 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.630
= Slack Time                   16.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.790 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.512 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.414 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.366 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] | RN ^       | SDFFRQX2M | 1.180 | 0.055 |   2.630 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.790 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.790 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.790 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.630
= Slack Time                   16.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.790 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.513 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.415 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.366 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] | RN ^       | SDFFRQX2M | 1.179 | 0.054 |   2.630 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.790 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.790 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.790 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.629
= Slack Time                   16.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.791 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.514 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.415 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.367 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] | RN ^       | SDFFRQX2M | 1.178 | 0.053 |   2.629 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.791 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.791 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.791 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.629
= Slack Time                   16.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.791 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.514 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.415 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.367 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] | RN ^       | SDFFRQX2M | 1.178 | 0.053 |   2.629 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.791 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.791 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.791 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[0] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.628
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.515 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   2.628 |   19.420 | 
     | g[0]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | g[0]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[1] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.628
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.515 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   2.628 |   19.420 | 
     | g[1]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | g[1]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.628
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] | RN ^       | SDFFRQX2M | 1.176 | 0.052 |   2.628 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.628
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] | RN ^       | SDFFRQX2M | 1.176 | 0.052 |   2.628 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[2] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.628
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | RN ^       | SDFFRQX2M | 1.176 | 0.052 |   2.628 |   19.420 | 
     | g[2]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | g[2]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.627
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] | RN ^       | SDFFRQX2M | 1.176 | 0.052 |   2.627 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.627
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.417 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] | RN ^       | SDFFRQX2M | 1.176 | 0.051 |   2.627 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.627
= Slack Time                   16.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.793 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.516 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.418 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.369 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] | RN ^       | SDFFRQX2M | 1.176 | 0.051 |   2.627 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.793 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.793 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.793 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.625
= Slack Time                   16.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.796 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.518 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.420 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.372 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] | RN ^       | SDFFRQX2M | 1.175 | 0.049 |   2.625 |   19.420 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.796 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.796 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.796 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_INST/fifo_wr/\wptr_reg[2] /CK 
Endpoint:   FIFO_INST/fifo_wr/\wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.624
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.519 | 
     | FE_OFC0_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.421 | 
     | FE_OFC2_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.372 | 
     | FIFO_INST/fifo_wr/\wptr_reg[2] | RN ^       | SDFFRQX2M | 1.175 | 0.048 |   2.624 |   19.420 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/fifo_wr/\wptr_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO_INST/fifo_wr/\wptr_reg[3] /CK 
Endpoint:   FIFO_INST/fifo_wr/\wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.624
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.519 | 
     | FE_OFC0_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.421 | 
     | FE_OFC2_SYNC_SCAN_RST1         | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.373 | 
     | FIFO_INST/fifo_wr/\wptr_reg[3] | RN ^       | SDFFRQX2M | 1.175 | 0.048 |   2.624 |   19.420 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/fifo_wr/\wptr_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[3] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.624
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.520 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.421 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.373 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | RN ^       | SDFFRQX2M | 1.175 | 0.048 |   2.624 |   19.420 | 
     | g[3]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | g[3]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[1] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.624
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.520 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.421 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.373 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | RN ^       | SDFFRQX2M | 1.175 | 0.048 |   2.624 |   19.420 | 
     | g[1]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | g[1]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[2] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.624
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.520 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.421 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.373 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | RN ^       | SDFFRQX2M | 1.175 | 0.048 |   2.624 |   19.421 | 
     | g[2]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | g[2]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[0] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.623
= Slack Time                   16.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.797 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.520 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.422 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.373 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | RN ^       | SDFFRQX2M | 1.175 | 0.047 |   2.623 |   19.421 | 
     | g[0]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.797 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.797 | 
     | g[0]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[3] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                   (^) 
triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.623
= Slack Time                   16.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.798 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.520 | 
     | FE_OFC0_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.422 | 
     | FE_OFC2_SYNC_SCAN_RST1                             | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.374 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | RN ^       | SDFFRQX2M | 1.175 | 0.047 |   2.623 |   19.421 | 
     | g[3]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.798 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.798 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.798 | 
     | g[3]                                               |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.622
= Slack Time                   16.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.798 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.521 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.422 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.374 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] | RN ^       | SDFFRQX4M | 1.175 | 0.047 |   2.622 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.798 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.798 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -16.798 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.621
= Slack Time                   16.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.800 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.523 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.424 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.376 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] | RN ^       | SDFFRQX2M | 1.175 | 0.045 |   2.621 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.800 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.800 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.800 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.620
= Slack Time                   16.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.801 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.523 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.425 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.377 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] | RN ^       | SDFFRQX2M | 1.175 | 0.044 |   2.620 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.801 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.801 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.801 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.619
= Slack Time                   16.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.802 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.524 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.426 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.377 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] | RN ^       | SDFFRQX2M | 1.175 | 0.043 |   2.619 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.802 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.802 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.802 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.618
= Slack Time                   16.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.803 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.525 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.427 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.379 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] | RN ^       | SDFFRQX2M | 1.175 | 0.042 |   2.618 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.803 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.803 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.803 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.614
= Slack Time                   16.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.806 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.529 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.431 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.382 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] | RN ^       | SDFFRQX2M | 1.174 | 0.038 |   2.614 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.806 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.806 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.806 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.612
= Slack Time                   16.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.808 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.531 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.432 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.384 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] | RN ^       | SDFFRQX2M | 1.174 | 0.036 |   2.612 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.808 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.808 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.808 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.611
= Slack Time                   16.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.810 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.532 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.434 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.385 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] | RN ^       | SDFFRQX2M | 1.174 | 0.035 |   2.611 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.810 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.810 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.810 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.609
= Slack Time                   16.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.811 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.534 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.436 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.387 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] | RN ^       | SDFFRQX2M | 1.174 | 0.033 |   2.609 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.811 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.811 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.811 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /CK 
Endpoint:   FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  2.605
= Slack Time                   16.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   16.816 | 
     | U5_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 1.128 | 0.723 |   0.723 |   17.538 | 
     | FE_OFC0_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.091 | 0.901 |   1.624 |   18.440 | 
     | FE_OFC2_SYNC_SCAN_RST1                 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.952 |   2.576 |   19.391 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] | RN ^       | SDFFRQX2M | 1.174 | 0.029 |   2.605 |   19.421 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -16.816 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.816 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.816 | 
     +------------------------------------------------------------------------------------------------------+ 

