<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
  <title>Vincent Parrilla - LinkedIn </title>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8" />
  <link href="http://www.linkedin.com/favicon.ico" rel="shortcut icon" type="image/ico" />
  
    <meta name="description" content="View Vincent Parrilla's professional profile on LinkedIn.  LinkedIn is the world's largest business network, helping professionals like Vincent Parrilla discover inside connections to recommended job candidates, industry experts, and business partners." />

  
  
  

        <link rel="stylesheet" type="text/css" href="http://static.linkedin.com/scds/concat/common/build-516_7_3394-prod/css?f=css%2Fchrome&amp;f=css%2Fpublic_profile&amp;f=css%2Fpublic-profile%2Fdefault" />
    
</head>
<body id="www-linkedin-com" class="en public-profile">

<script type="text/javascript">document.body.className += " js";</script>
  
<div class="hresume">
    <div class="profile-header">
      <div class="masthead vcard contact portrait">
        <div id="nameplate">
          <h1 id="name"><span class="fn n"><span class="given-name">Vincent</span> <span class="family-name">Parrilla</span></span></h1>
        </div>
        <div class="content">
          <div class="info">
              <div class="image"><img src="http://media.linkedin.com/mpr/mpr/shrink_80_80/p/3/000/005/3bc/13af5ca.jpg" class="photo" alt="Vincent Parrilla" /></div>
              <p class="headline title">
                
      ASIC Design/Verification  Engineering Services
    
              </p>
            <div class="adr">
              <p class="locality">
                
      Austin, Texas Area
    
              </p>
            </div>
          </div>
          <div class="actions">
            <ul>
              <li id="send-inmail">
                <a href="http://www.linkedin.com/ppl/webprofile?action=ctu&amp;id=1340454&amp;pvs=pp&amp;authToken=v2t1&amp;authType=name&amp;trk=ppro_cntdir&amp;lnk=cnt_dir" rel="nofollow">Contact Vincent Parrilla</a>
              </li>
              <li id="add-to-network">
                <a href="http://www.linkedin.com/ppl/webprofile?action=ctu&amp;id=1340454&amp;pvs=pp&amp;authToken=v2t1&amp;authType=name&amp;trk=ppro_getintr&amp;lnk=cnt_dir" rel="nofollow">Add Vincent Parrilla to your network</a>
              </li>
            </ul>
          </div>
        </div>
      </div>
    </div>
  <div id="main">
        <div id="overview">
          <dl>
              <dt>Current</dt>
              <dd>
                <ul class="current">
                        <li>




            
      Senior Design Verification Engineer
    
 at Muted Trumpet Techologies, Inc
                        </li>
                </ul>
              </dd>
              <dt>Past</dt>
              <dd>
                <ul>
                        <li>




            
      Verfication Engineer
    
 at Mutt Logic, LLC
                        </li>
                        <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/shoppa%27s-material-handling" >Shoppa's Material Handling</a>
                        </li>
                        <li>




            
      Investor
    
 at Live Oak Brewing
                        </li>
                </ul>
                  <div class="showhide-block" id="morepast">
                    <ul>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/raza-microelectronics" >Raza Microelectronics</a>
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/solarflare-communications" >Solarflare Communications</a>
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/neteffect" >NetEffect</a>
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/stretch-inc%2E" >Stretch Inc.</a>
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/broadcom" >Broadcom</a>
                            </li>
                            <li>




            
      Verification Engineer
    
 at Maple Optical Networks
                            </li>
                            <li>




            
      Verification Engineer
    
 at Maple Optical Systems
                            </li>
                            <li>




            
      Verification Engineer
    
 at Redwave
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/3dfx" >3dfx</a>
                            </li>
                            <li>




            
      Senior Hardware Verification Engineer
    
 at Nokia
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/chromatic-research" >Chromatic Research</a>
                            </li>
                            <li>




            
      Design Verification
    
        at
            <a href="http://www.linkedin.com/companies/cisco-systems" >Cisco Systems</a>
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/oak-technology" >Oak Technology</a>
                            </li>
                            <li>




            
      Design and Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/national-semiconductor" >National Semiconductor</a>
                            </li>
                            <li>




            
      Verification Engineer
    
        at
            <a href="http://www.linkedin.com/companies/compaq" >Compaq</a>
                            </li>
                            <li>




            
      Senior ASIC Engineer
    
 at High Level Design Systems
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/philips" >Philips</a>
                            </li>
                            <li>




            
      Design Verification
    
 at Synopsys
                            </li>
                            <li>




            
      Senior ASIC Engineer
    
        at
            <a href="http://www.linkedin.com/companies/amd" >AMD</a>
                            </li>
                            <li>




            
      Senior Engineer
    
        at
            <a href="http://www.linkedin.com/companies/intel" >Intel</a>
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/amd" >AMD</a>
                            </li>
                            <li>




            
      Design Engineer
    
 at Kaiser Electronics
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/texas-instruments" >Texas Instruments</a>
                            </li>
                            <li>




            
      Design Engineer
    
 at Adaptive Corporation
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/ncr-corporation" >NCR Corporation</a>
                            </li>
                            <li>




            
      Senior Engineer
    
        at
            <a href="http://www.linkedin.com/companies/texas-instruments" >Texas Instruments</a>
                            </li>
                            <li>




            
      Senior Engineer
    
        at
            <a href="http://www.linkedin.com/companies/texas-instruments" >Texas Instruments</a>
                            </li>
                            <li>




            
      Design Engineer
    
        at
            <a href="http://www.linkedin.com/companies/honeywell-aerospace" >Honeywell Aerospace</a>
                            </li>
                            <li>




            
      Design Engineer
    
 at GTE, Phoenix, AZ
                            </li>
                            <li>




            
      Instructor
    
        at
            <a href="http://www.linkedin.com/companies/mesa-community-college" >Mesa Community College</a>
                            </li>
                    </ul>
                    <p class="seeall showhide-link"><a href="#" id="morepast-hide">see less...</a></p>
                  </div>
                      <p class="seeall showhide-link"><a href="#" id="morepast-show">30 more...</a></p>
              </dd>
              <dt>Education</dt>
              <dd>
                <ul>
                      <li>
                        
           Arizona State University
      
                      </li>
                      <li>
                        
           Youngstown State University
      
                      </li>
                      <li>
                        
           Youngstown State University
      
                      </li>
                </ul>
                  <div class="showhide-block" id="moreedu">
                    <ul>
                    </ul>
                    <p class="seeall showhide-link"><a href="#" id="moreedu-hide">see less...</a></p>
                  </div>
              </dd>
              <dt class="connections">Connections</dt>
              <dd class="connections">
                <img src="http://static.linkedin.com/scds/common/u/img/icon/conx/icon_conx_12_24x24.gif" width="24" height="24" alt="" />
                <strong class="connection-count">
                72
                </strong> connections
              </dd>

              <dt>Industry</dt>
              <dd>
                Computer Hardware
              </dd>
            
          </dl>
        </div>
        <hr />
        






  <div id="summary">
    <h2>Vincent Parrilla&#8217;s Summary</h2>
    
      <p class="summary">
        Provide  design and verification services for large scale, next generation Application Specific Integrated Circuits (ASIC).    Worked extensively with UNIX based tool systems and programs, along with high level Hardware Design Languages (HDLs).
      </p>
    
    
      <h3>Vincent Parrilla&#8217;s Specialties:</h3>
      <p class="skills">
        Have been part of numerous hardware development teams for development, integration, simulation and functional verification of next generation ASIC components (SOCs).   In addition, have gone through an equal number of successful &quot;tape outs&quot;.    Skill sets include UNIX tools and scripts,  perl, C++, Verilog, VERA, SystemC, etc.
      </p>
    
  </div>
  <hr />







  <div id="experience">
    <h2>Vincent Parrilla&#8217;s Experience</h2>
    <ul class="vcalendar">
      
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior Design Verification Engineer
    
      </h3>
      <h4 class="org summary">Muted Trumpet Techologies, Inc</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2007-06-01">June 2007</abbr>
 &mdash; <abbr class="dtstamp" title="2010-06-16">Present</abbr>        <abbr class="duration" title="P3Y1M">(3 years 1 month)</abbr>
  </p>
    <p class="description">On going Contract Engineer<br>
Test Plan and testbench development for Design Verification for next generation Application Specific Integrated Circuits (ASIC) and System On a Chip (SOC) components using various Hardware Verification languages such as Verilog, VERA, System C and System Verilog.</p>
</li>
        
      
      
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verfication Engineer
    
      </h3>
      <h4 class="org summary">Mutt Logic, LLC</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2009">2009</abbr>
 &mdash; <abbr class="dtend" title="2010">2010</abbr>        <abbr class="duration" title="P1Y">(1 year )</abbr>
  </p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/shoppa%27s-material-handling?trk=ppro_cprof&amp;lnk=vw_cprofile" >Shoppa's Material Handling</a></h4>
  <p class="organization-details">(Privately Held; 51-200 employees; Business Supplies and Equipment industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1998">1998</abbr>
 &mdash; <abbr class="dtend" title="2009">2009</abbr>        <abbr class="duration" title="P11Y">(11 years )</abbr>
  </p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Investor
    
      </h3>
      <h4 class="org summary">Live Oak Brewing</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1995">1995</abbr>
 &mdash; <abbr class="dtend" title="2009">2009</abbr>        <abbr class="duration" title="P14Y">(14 years )</abbr>
  </p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/raza-microelectronics?trk=ppro_cprof&amp;lnk=vw_cprofile" >Raza Microelectronics</a></h4>
  <p class="organization-details">(Privately Held; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2007-07-01">July 2007</abbr>
 &mdash; <abbr class="dtend" title="2008-04-01">April 2008</abbr>        <abbr class="duration" title="P10M">(10 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
DDR Verification Development.  Test plan creation and execution.  Testbench development and code extension with VERA using an RVM type structured format.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/solarflare-communications?trk=ppro_cprof&amp;lnk=vw_cprofile" >Solarflare Communications</a></h4>
  <p class="organization-details">(Privately Held; Computer Networking industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2007-03-01">March 2007</abbr>
 &mdash; <abbr class="dtend" title="2007-06-01">June 2007</abbr>        <abbr class="duration" title="P4M">(4 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Test bench infrastructure work, test plan and test development within various blocks of network switch.   High-level, system testing.  PCI-Express analysis.    Verilog-2001, PLI calls, perl and shell script development</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/neteffect?trk=ppro_cprof&amp;lnk=vw_cprofile" >NetEffect</a></h4>
  <p class="organization-details">(Privately Held; Computer Networking industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2004-01-01">January 2004</abbr>
 &mdash; <abbr class="dtend" title="2006-02-01">February 2006</abbr>        <abbr class="duration" title="P2Y2M">(2 years 2 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Part of the verification team to setup verification infrastructure and test methodology for a new SOC design. Developed test bench methodology and verification infrastructure.  Script deployment for a very robust regression system for both unit level and full chip components. Test planning, System C, verilog, PCI, PCI-X and PCI-Express, C++, perl, Makefiles and shell script development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/stretch-inc%2E?trk=ppro_cprof&amp;lnk=vw_cprofile" >Stretch Inc.</a></h4>
  <p class="organization-details">(Privately Held; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2003-02-01">February 2003</abbr>
 &mdash; <abbr class="dtend" title="2003-11-01">November 2003</abbr>        <abbr class="duration" title="P10M">(10 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Setup verification infrastructure and test methodology for a new SOC development.  AMBA bus components including high speed/low speed buses, various peripheral components and a core engined powered by an Xtensa CPU.  Created numerous VERA based bus functional models and transactors in self checking verification structure.  Script development for a very robust regression system for both unit level and full chip components.  Test planning, VERA, verilog, C, NC sim, perl, Makefiles and shell development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/broadcom?trk=ppro_cprof&amp;lnk=vw_cprofile" >Broadcom</a></h4>
  <p class="organization-details">(Public Company; BRCM; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2002-09-01">September 2002</abbr>
 &mdash; <abbr class="dtend" title="2003-02-01">February 2003</abbr>        <abbr class="duration" title="P6M">(6 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Development and rework of VERA/verilog based DV test bench environment for network switch  Extended existing models and setup regression scripts for verification.  New functional features and debug of leveraged environment.  Code coverage analysis with VCS.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary">Maple Optical Networks</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2000-09-01">September 2000</abbr>
 &mdash; <abbr class="dtend" title="2002-02-01">February 2002</abbr>        <abbr class="duration" title="P1Y6M">(1 year 6 months)</abbr>
  </p>
    <p class="description">Contact Engineer<br>
Verification Methodology, setup and development.  Helped established a complete test bench infrastructure architecture with Specman (Verisity) based test system.  Setup included developing tightly integrated verification handler perl scripts.  Created numerous test cases and regression suites. VCS, PLI, perl, and shell development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary">Maple Optical Systems</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2000">2000</abbr>
 &mdash; <abbr class="dtend" title="2002">2002</abbr>        <abbr class="duration" title="P2Y">(2 years )</abbr>
  </p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary">Redwave</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2001-02-01">February 2001</abbr>
 &mdash; <abbr class="dtend" title="2001-09-01">September 2001</abbr>        <abbr class="duration" title="P8M">(8 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Verification Methodology, setup and development.  Complete infrastructure architecture for Vera based test system.  Established DV flow by integrating specialized perl scripts developed by the applicant.  VCS, perl, Makefiles and shell development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/3dfx?trk=ppro_cprof&amp;lnk=vw_cprofile" >3dfx</a></h4>
  <p class="organization-details">(Public Company; tdfx; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2000-04-01">April 2000</abbr>
 &mdash; <abbr class="dtend" title="2000-12-01">December 2000</abbr>        <abbr class="duration" title="P9M">(9 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Verification Methodology, setup and development.  DV infrastructure design and enhancement within existing structures for a Memory Controller used in  graphics engine.  VCS, perl, Makefiles and shell development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior Hardware Verification Engineer
    
      </h3>
      <h4 class="org summary">Nokia</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1998-10-01">October 1998</abbr>
 &mdash; <abbr class="dtend" title="2000-02-01">February 2000</abbr>        <abbr class="duration" title="P1Y5M">(1 year 5 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design verification and script development on backbone router.  Complete DV methodology development and test suites.  Packet generation and PCI bus integration.  Mixed VERA/verilog test bench  perl and shell development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/chromatic-research?trk=ppro_cprof&amp;lnk=vw_cprofile" >Chromatic Research</a></h4>
  <p class="organization-details">(Privately Held; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1998-03-01">March 1998</abbr>
 &mdash; <abbr class="dtend" title="1998-08-01">August 1998</abbr>        <abbr class="duration" title="P6M">(6 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design Verification and script development.  Created Design Verification Proposal, test plan and procedural documents.  Developed test bench, vectors and scripts for automated verification flow for graphics engine.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Verification
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/cisco-systems?trk=ppro_cprof&amp;lnk=vw_cprofile" >Cisco Systems</a></h4>
  <p class="organization-details">(Public Company; CSCO; Computer Networking industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1997-11-01">November 1997</abbr>
 &mdash; <abbr class="dtend" title="1998-04-01">April 1998</abbr>        <abbr class="duration" title="P6M">(6 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Verification and script development.  Test suites and packet data generation on high speed Ethernet controller.  VCS/verilog based test bench</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/oak-technology?trk=ppro_cprof&amp;lnk=vw_cprofile" >Oak Technology</a></h4>
  <p class="organization-details">(Public Company; OAKT; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1997-08-01">August 1997</abbr>
 &mdash; <abbr class="dtend" title="1997-10-01">October 1997</abbr>        <abbr class="duration" title="P3M">(3 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
DVD front-end design, simulation and synthesis for 105 MHz data streaming and Synchronization.  Test bench development and stimulus vector generation.   Verilog-XL simulation toolset.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design and Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/national-semiconductor?trk=ppro_cprof&amp;lnk=vw_cprofile" >National Semiconductor</a></h4>
  <p class="organization-details">(Public Company; NSM; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1997-06-01">June 1997</abbr>
 &mdash; <abbr class="dtend" title="1997-09-01">September 1997</abbr>        <abbr class="duration" title="P4M">(4 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design and verification of digital subsection within LMC6990.  Tasks included RTL development, simulation and synthesis using National standard cell library.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Verification Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/compaq?trk=ppro_cprof&amp;lnk=vw_cprofile" >Compaq</a></h4>
  <p class="organization-details">(Public Company; CPQ; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1997-05-01">May 1997</abbr>
 &mdash; <abbr class="dtend" title="1997-06-01">June 1997</abbr>        <abbr class="duration" title="P2M">(2 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Test and verification of SNet packet data transactions within the Butte ASIC.  Verilog test development and UNIX scripts for stimulus and verification.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior ASIC Engineer
    
      </h3>
      <h4 class="org summary">High Level Design Systems</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1996-09-01">September 1996</abbr>
 &mdash; <abbr class="dtend" title="1997-06-01">June 1997</abbr>        <abbr class="duration" title="P10M">(10 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Synthesis consultant for EDA floor planing company.   Evaluation and structuring of dc_shell and UNIX script files for use in synthesis data acquisition.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/philips?trk=ppro_cprof&amp;lnk=vw_cprofile" >Philips</a></h4>
  <p class="organization-details">(Public Company; PHG; Electrical/Electronic Manufacturing industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1996-10-01">October 1996</abbr>
 &mdash; <abbr class="dtend" title="1997-05-01">May 1997</abbr>        <abbr class="duration" title="P8M">(8 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design, simulation, synthesis within a MIPS R3000 based Digital Video decoder chip utilizing the MPEG2 standard.  Bus interface gateway between internal processor bus and SDRAM controller.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Verification
    
      </h3>
      <h4 class="org summary">Synopsys</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1995-10-01">October 1995</abbr>
 &mdash; <abbr class="dtend" title="1996-11-01">November 1996</abbr>        <abbr class="duration" title="P1Y2M">(1 year 2 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design, implementation, synthesis and simulation of various FPGA's within Synopsys' IKOS product line.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior ASIC Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/amd?trk=ppro_cprof&amp;lnk=vw_cprofile" >AMD</a></h4>
  <p class="organization-details">(Public Company; AMD; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1994-05-01">May 1994</abbr>
 &mdash; <abbr class="dtend" title="1995-10-01">October 1995</abbr>        <abbr class="duration" title="P1Y6M">(1 year 6 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
K5 processor development and synthesis.  Critical path analysis, Verilog RTL restructuring and speed enhancement techniques using dc_shell.  Scripted and automated many design flow processes.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/intel?trk=ppro_cprof&amp;lnk=vw_cprofile" >Intel</a></h4>
  <p class="organization-details">(Public Company; INTC; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1993-11-01">November 1993</abbr>
 &mdash; <abbr class="dtend" title="1994-05-01">May 1994</abbr>        <abbr class="duration" title="P7M">(7 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design, synthesis and verification of Pentium Cache/Memory bus controller utilizing the MESI protocol.  VHDL RTL development and optimization using dc_shell.  Critical path analysis</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/amd?trk=ppro_cprof&amp;lnk=vw_cprofile" >AMD</a></h4>
  <p class="organization-details">(Public Company; AMD; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1992-12-01">December 1992</abbr>
 &mdash; <abbr class="dtend" title="1993-11-01">November 1993</abbr>        <abbr class="duration" title="P1Y">(1 year )</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Development on AMD's 486 uP processor.  VHDL top-down design of Power Management block.  Simulation, synthesis and optimization with Synopsys tool sets including extensive static timing analysis and script development.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary">Kaiser Electronics</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1992-08-01">August 1992</abbr>
 &mdash; <abbr class="dtend" title="1992-12-01">December 1992</abbr>        <abbr class="duration" title="P5M">(5 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Video display upgrade utilizing i960 processor core.  VHDL top-down design strategy, circuit modeling and simulation.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/texas-instruments?trk=ppro_cprof&amp;lnk=vw_cprofile" >Texas Instruments</a></h4>
  <p class="organization-details">(Public Company; TXN; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1992-02-01">February 1992</abbr>
 &mdash; <abbr class="dtend" title="1992-08-01">August 1992</abbr>        <abbr class="duration" title="P7M">(7 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design of &quot;Heads-Up&quot; video display gate array.  LISP style design and synthesis. META to VHDL conversion and logic synthesis using Synopsys dc_shell.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary">Adaptive Corporation</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1991-12-01">December 1991</abbr>
 &mdash; <abbr class="dtend" title="1992-02-01">February 1992</abbr>        <abbr class="duration" title="P3M">(3 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Developed simulation methodology and test suite for Asynchronous Transfer Mode network switch. Fiber optic front end and circuit modeling on Quicksim toolset.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/ncr-corporation?trk=ppro_cprof&amp;lnk=vw_cprofile" >NCR Corporation</a></h4>
  <p class="organization-details">(Public Company; NCR; Information Technology and Services industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1991-05-01">May 1991</abbr>
 &mdash; <abbr class="dtend" title="1991-10-01">October 1991</abbr>        <abbr class="duration" title="P6M">(6 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Design on &quot;Galileo&quot; Workstation.   Intel's 80486 processor L2 Cache Controller, with IBM Micro-channel bus.  &quot;Test Plan&quot; and simulation scripts for system verification.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/texas-instruments?trk=ppro_cprof&amp;lnk=vw_cprofile" >Texas Instruments</a></h4>
  <p class="organization-details">(Public Company; TXN; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1990-06-01">June 1990</abbr>
 &mdash; <abbr class="dtend" title="1991-05-01">May 1991</abbr>        <abbr class="duration" title="P1Y">(1 year )</abbr>
  </p>
    <p class="description">Texas Instruments - Information Technology Group: Austin, TX June Contract Engineer<br>
Standard Cell and test simulation support.   Test plan, test vectors for TI's MC68040 based  microcomputer with UNIX engine.  Areas include LAN controller, DRAM memory interface and SCSI controller port.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Senior Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/texas-instruments?trk=ppro_cprof&amp;lnk=vw_cprofile" >Texas Instruments</a></h4>
  <p class="organization-details">(Public Company; TXN; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1990-02-01">February 1990</abbr>
 &mdash; <abbr class="dtend" title="1990-06-01">June 1990</abbr>        <abbr class="duration" title="P5M">(5 months)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Primitive component library programing, HDL modeling and simulation of Standard Cell library.  Testing and simulation suite development for a variety of ASIC design platforms.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/honeywell-aerospace?trk=ppro_cprof&amp;lnk=vw_cprofile" >Honeywell Aerospace</a></h4>
  <p class="organization-details">(Public Company; HON; Aviation &amp; Aerospace industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1989-02-01">February 1989</abbr>
 &mdash; <abbr class="dtend" title="1990-02-01">February 1990</abbr>        <abbr class="duration" title="P1Y1M">(1 year 1 month)</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Environmental Systems involved with MD-11 aircraft &quot;weights and balance&quot; avionics.  Analog data acquisition interface HCMOS control logic.  Fault and &quot;worst case&quot; analysis.  Test rig set-up and product production specifications.  Additional work with environmental computer circuitry.  High energy ESD and lightning protection circuits. PSPICE and C language programming.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Design Engineer
    
      </h3>
      <h4 class="org summary">GTE, Phoenix, AZ</h4>
  <p class="organization-details">(Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1988-02-01">February 1988</abbr>
 &mdash; <abbr class="dtend" title="1989-01-01">January 1989</abbr>        <abbr class="duration" title="P1Y">(1 year )</abbr>
  </p>
    <p class="description">Contract Engineer<br>
Telecommunication control switch redesign.  Hardware upgrade for PBX time/space/time switch.  Real-time signal routing and error checking of PCM encoded data.  ASIC switch memory structure,  multiplexing hardware and FDDI interface.</p>
</li>
        
          


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">
        
      Instructor
    
      </h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/mesa-community-college?trk=ppro_cprof&amp;lnk=vw_cprofile" >Mesa Community College</a></h4>
  <p class="organization-details">(Educational Institution; Higher Education industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1986-09-01">September 1986</abbr>
 &mdash; <abbr class="dtend" title="1988-06-01">June 1988</abbr>        <abbr class="duration" title="P1Y10M">(1 year 10 months)</abbr>
  </p>
    <p class="description">Part time instructor in the Physical Science Department community college. Instructed entry level engineering course in computers and programming with MSDOS and FORTRAN.</p>
</li>
        
      
    </ul>
  </div>
  <hr />









  <div id="education">
    <h2>Vincent Parrilla&#8217;s Education</h2>
    <ul class="vcalendar">
      
        

	<li class="education vevent vcard">
    <h3 class="summary fn org">
           Arizona State University
      </h3>
		<div class="description">
    <p>
      <span class="degree">MSEE</span>
        , 
      <span class="major">Electrical Enginnering</span>
      
    </p>
      <p class="notes"></p>
		</div>
  </li>

      
        

	<li class="education vevent vcard">
    <h3 class="summary fn org">
           Youngstown State University
      </h3>
		<div class="description">
    <p>
      <span class="degree">MSEE</span>
        , 
      <span class="major">Electrical Engineering</span>
      
    </p>
      <p class="notes"></p>
		</div>
  </li>

      
        

	<li class="education vevent vcard">
    <h3 class="summary fn org">
           Youngstown State University
      </h3>
		<div class="description">
    <p>
      <span class="degree">BS</span>
        , 
      <span class="major">Mathematics</span>
      
    </p>
      <p class="notes"></p>
		</div>
  </li>

      
    </ul>
  </div>
  <hr />












  <div id="additional-information">
    <h2>Additional Information</h2>
      <h3>Vincent Parrilla&#8217;s Interests:</h3>
      <p class="interests">World travel, skiing, kayaking, hiking, amateur chef</p>
      <h3>Vincent Parrilla&#8217;s Groups:</h3>
      <ul>
          <li class="affiliation vcard">
                <a href="http://www.linkedin.com/groupInvitation?groupID=3694&amp;sharedKey=4461854EB24F" >          <img src="http://media.linkedin.com/media/p/1/000/000/004/0795a02.gif" width="60" height="30" alt="Austin High-Tech" class="logo" />
</a>&nbsp;&nbsp;
            <span class="fn org">Austin High-Tech</span> </li>
      </ul>
  </div>
  <hr />








  <div id="contact-settings">
    <h2>Vincent Parrilla&#8217;s Contact Settings</h2>
    <h3>Interested In:</h3>
    <ul>
      
        <li>
          consulting offers
        </li>
      
        <li>
          new ventures
        </li>
      
        <li>
          job inquiries
        </li>
      
        <li>
          reference requests
        </li>
      
    </ul>
  </div>
  <hr />



        
      <div class="viewfull">
        <p><a href="http://www.linkedin.com/ppl/webprofile?vmi=&id=1340454&pvs=pp&authToken=v2t1&authType=name&locale=en_US&trk=ppro_viewmore&lnk=vw_pprofile" class="action" rel="nofollow"><span>View Full Profile</span></a></p>
      </div>
  </div>
  <div id="control" class="infobar">
    <div class="powered">
      <h3> Public profile powered by: <a href="/home?trk=ppro_pbli" ><img src="http://static.linkedin.com/scds/common/u/img/logos/logo_82x23.png" height="23" width="82" alt="LinkedIn" /></a>
      </h3>
      <p>Create a public profile: <strong>
        <a href="http://www.linkedin.com/ppl/webprofile?gwp=&id=1340454&pvs=pp&authToken=v2t1&authType=name&locale=en_US&trk=ppro_geturl&lnk=sign_in" rel="nofollow">Sign In</a>
        </strong> or <strong>
        <a href="http://www.linkedin.com/ppl/webprofile?gwp=&id=1340454&pvs=pp&authToken=v2t1&authType=name&locale=en_US&trk=ppro_joinnow&lnk=join_now" rel="nofollow">Join Now</a>
        </strong></p>
    </div>
      <div class="box" id="readmore">
        <div class="title">
          <h3>View Vincent Parrilla&#8217;s full profile:</h3>
        </div>
        <div class="content">
          <ul>
            <li>See who you and <strong>Vincent Parrilla</strong> know in common</li>
            <li>Get introduced to <strong>Vincent Parrilla</strong></li>
            <li>Contact <strong>Vincent Parrilla</strong> directly</li>
          </ul>
          <p class="btn">
            <a href="http://www.linkedin.com/ppl/webprofile?vmi=&id=1340454&pvs=pp&authToken=v2t1&authType=name&locale=en_US&trk=ppro_viewmore&lnk=vw_pprofile" class="action" rel="nofollow"><span>View Full Profile</span></a>
          </p>
        </div>
      </div>
    
    
    <div class="box" id="search">
      <div class="title">
        <h3><strong>Name Search:</strong></h3>
      </div>
      <div class="content">
        <p><strong>Search for people you know</strong> from over 65 million professionals already on LinkedIn.</p>
        <form name="searchForm" action="/pub/dir/" method="get">
          <p class="field"><span class="lbl">
            <label for="first">First Name</label>
            <br />
            </span>
            <input type="text" name="first" id="first" />
            &nbsp;&nbsp;<span class="lbl"><br />
            <label for="last">Last Name</label>
            <br />
            </span>
            <input type="text" name="last" id="last" />
          </p>
          <p class="example">
            <input class="btn-secondary" type="submit" name="search" value="Search"/> (example: <strong>
<a href="http://www.linkedin.com/in/jeffweiner08?trk=ppro_find_others_rh" >Jeff Weiner</a></strong>)
          </p>
        </form>
      </div>
    </div>

    
    <script type="text/javascript">
      var dbl_page = 'public_profile';
    </script>
    
      <script type="text/javascript" src="http://static.linkedin.com/scds/common/build-516_7_3394-prod/js/ads.js"></script>
    
      <script type="text/javascript">
      /* <![CDATA[ */
      var google_keywords = null, google_ad_client = 'pub-2283433109277150', google_ad_width = 300, google_ad_height = 250, google_ad_format = '300x250_as';
        var dbl_src = "http://ad.doubleclick.net/adj/linkedin.dart/" + dbl_page + ";;tile=1;dcopt=ist;sz=300x250;" + encodeURIComponent('extra=null') + ";ord=" + Math.random() * 10000000000000000 +"?";
        document.write('<script src="' + dbl_src + '" type="text/javascript"><\/script>');
      /* ]]> */
      </script>
  </div>
</div>
<hr />







<div id="footer">
    <div id="directory">
      <h3>LinkedIn member directory:</h3>
      <ol type="a">
        <li><a href="/directory/people/a.html" >a</a></li>
        <li><a href="/directory/people/b.html" >b</a></li>
        <li><a href="/directory/people/c.html" >c</a></li>
        <li><a href="/directory/people/d.html" >d</a></li>
        <li><a href="/directory/people/e.html" >e</a></li>
        <li><a href="/directory/people/f.html" >f</a></li>
        <li><a href="/directory/people/g.html" >g</a></li>
        <li><a href="/directory/people/h.html" >h</a></li>
        <li><a href="/directory/people/i.html" >i</a></li>
        <li><a href="/directory/people/j.html" >j</a></li>
        <li><a href="/directory/people/k.html" >k</a></li>
        <li><a href="/directory/people/l.html" >l</a></li>
        <li><a href="/directory/people/m.html" >m</a></li>
        <li><a href="/directory/people/n.html" >n</a></li>
        <li><a href="/directory/people/o.html" >o</a></li>
        <li><a href="/directory/people/p.html" >p</a></li>
        <li><a href="/directory/people/q.html" >q</a></li>
        <li><a href="/directory/people/r.html" >r</a></li>
        <li><a href="/directory/people/s.html" >s</a></li>
        <li><a href="/directory/people/t.html" >t</a></li>
        <li><a href="/directory/people/u.html" >u</a></li>
        <li><a href="/directory/people/v.html" >v</a></li>
        <li><a href="/directory/people/w.html" >w</a></li>
        <li><a href="/directory/people/x.html" >x</a></li>
        <li><a href="/directory/people/y.html" >y</a></li>
        <li><a href="/directory/people/z.html" >z</a></li>
        <li type="disc"><a href="/directory/people/@.html" >more</a></li>
      </ol>
      <h3>Browse members</h3>
      <p>
        <a href="/static?key=country_listing" >by country</a>
      </p>
    </div>
  <div class="wrapper">
    <p id="copyright"><a href="http://www.linkedin.com/">LinkedIn</a> Corporation &copy; 2010</p>
    <ul id="nav-legal">
      <li><a href="/static?key=user_agreement&trk=ftr_useragre" rel="nofollow">User Agreement</a></li>
      <li><a href="/redirect?url=http%3A%2F%2Fpress%2Elinkedin%2Ecom%2Fabout&urlhash=ONnW" >About LinkedIn</a></li>
      <li class="last"><a href="/static?key=privacy_policy&trk=hb_ft_priv" >Privacy Policy</a></li>
    </ul>
    <p id="terms-of-use">
      Commercial use of this site without express authorization is prohibited.
    </p>
  </div>
</div>
 
  

<script type="text/javascript">/* <![CDATA[ */
(function() {
function readCookie(name) {
  var nameEQ = name + "=";
  var ca = document.cookie.split(';');
  for(var i = 0; i < ca.length; i++) {
    var c = ca[i];
    while (c.charAt(0)==' ') c = c.substring(1,c.length);
    if (c.indexOf(nameEQ) == 0) return c.substring(nameEQ.length,c.length);
  }
  return null;
}

if (typeof(XMLHttpRequest)  === "undefined") {
  XMLHttpRequest = function() {
    try { return new ActiveXObject("Msxml2.XMLHTTP.6.0"); } catch(e) {}
    try { return new ActiveXObject("Msxml2.XMLHTTP.3.0"); } catch(e) {}
    try { return new ActiveXObject("Msxml2.XMLHTTP"); }     catch(e) {}
    try { return new ActiveXObject("Microsoft.XMLHTTP"); }  catch(e) {}
    throw new Error("This browser does not support XMLHttpRequest.");
  };
}

var req = new XMLHttpRequest(),
    bcookie = escape(readCookie("bcookie")),
    url = '/analytics/noauthtracker?type=leo.pageTracking&pageType=full_page&pageKey=public_profile_jsbeacon&trackingInfo=1340454';

if (bcookie) {
req.open('get', url);
req.send(null);
}
})();
/* ]]> */</script>





  
  
  
  
  
   

        <script type="text/javascript" src="http://static.linkedin.com/scds/concat/common/build-516_7_3394-prod/js?f=lib%2Fyui%2F2.8.1%2Fyahoo-dom-event%2Fyahoo-dom-event&amp;f=js%2Fcore%2FDefine&amp;f=js%2Futil%2FHelps&amp;f=js%2Fpublic_profile&amp;f=js%2Fshowhide&amp;f=js%2Fcookies"></script>
    
<script type="text/javascript">
/* <![CDATA[ */
  if(typeof(i18n) == 'undefined') var i18n = {}; 
  i18n.TEXT_PLEASE_ENTER = "Please enter a first and last name.";
  showHide.init();

  var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
  document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
/* ]]> */
</script>
<script type="text/javascript">
/* <![CDATA[ */
var pageTracker = _gat._getTracker("UA-3242811-1");
pageTracker._setDomainName(".linkedin.com"); 

pageTracker._linkedInMemberCookie = readCookie("visit"); 
pageTracker._linkedInUserType = (pageTracker._linkedInMemberCookie == "M") ? "user" : "guest";  
pageTracker._setVar(pageTracker._linkedInUserType);
    pageTracker._trackPageview("control_profiles");    
/* ]]> */
</script>


<script type="text/javascript" src="http://edge.quantserve.com/quant.js"></script> 
<noscript> 
  <a href="http://www.quantcast.com/p-b3sGjMtCFrexE" target="_blank"><img src="http://pixel.quantserve.com/pixel/p-b3sGjMtCFrexE.gif" style="display: none;" border="0" height="1" width="1" alt="Quantcast" /></a> 
</noscript>

<script type="text/javascript" src="http://b.scorecardresearch.com/beacon.js"></script> 
<script type="text/javascript">
  COMSCORE.beacon({ c1:2, c2:6402952, c3:"", c4:"", c5:"", c6:"", c15:"" });
</script>
<noscript> 
  <img src="http://b.scorecardresearch.com/b?c1=2&amp;c2=6402952&amp;c3=&amp;c4=&amp;c5=&amp;c6=&amp;c15=&amp;cv=1.3&amp;cj=1" style="display:none" width="0" height="0" alt="" />
</noscript>

</body>
</html>
