// Seed: 1901025551
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4
    , id_6
);
  tri1  id_7 = id_4;
  wire  id_8;
  uwire id_9 = 1;
  always id_6 = 1;
  assign id_2 = 1'b0;
  tri id_10, id_11, id_12, id_13;
  wire id_14;
  assign id_10 = 1'b0;
  wire id_15, id_16, id_17;
  for (id_18 = 1; id_3; id_2 = 1) wire id_19;
  id_20(
      1, 1'b0, id_0, id_10 - id_6
  );
  initial $display;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3
);
  wire id_5, id_6, id_7;
  logic [7:0] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_3
  );
  supply1 id_10 = id_8[1];
  assign id_10 = 1;
endmodule
