$date
	Thu Aug 07 21:43:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$var reg 1 $ r $end
$var reg 8 % read [7:0] $end
$var reg 1 & rst $end
$var reg 1 ' w $end
$var reg 8 ( write [7:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 ) data [7:0] $end
$var wire 1 $ r $end
$var wire 8 * read [7:0] $end
$var wire 1 & rst $end
$var wire 1 ' w $end
$var wire 8 + write [7:0] $end
$var parameter 32 , depth $end
$var parameter 32 - width $end
$var reg 8 . data_out [7:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b100000000 ,
$end
#0
$dumpvars
bx /
bx .
b0 +
b0 *
b0 )
b0 (
0'
1&
b0 %
0$
b0 #
0"
bx !
$end
#10
b0 !
b0 .
b100000000 /
1"
#20
0"
1'
b10101011 #
b10101011 )
b101 (
b101 +
0&
#30
1"
#40
0"
0'
#50
1"
#60
0"
1$
b101 %
b101 *
#70
b10101011 !
b10101011 .
1"
#80
0"
0$
#90
1"
#100
0"
b11001101 #
b11001101 )
b111 (
b111 +
1'
#110
1"
#120
0"
b111 %
b111 *
1$
0'
#130
b11001101 !
b11001101 .
1"
#140
0"
0$
#150
1"
#160
0"
