current_design "rcfwl_gclk_make_clk_cda"

#CLOCKS
clock -name "rcfwl_gclk_make_clk_cda.CkLcpXPNB"


#RESETS
reset -name "rcfwl_gclk_make_clk_cda.reset_b" -value 0

#Abstract port for RESETs
abstract_port -ports "reset_b" -clock VCLK_reset_b

#hsd #220517115
reset_filter_path -type reset_sync02 -from_rst reset_b  -to_clock CkLcpXPNB
