# RISC-V Emulator
## Includes "instructions used" analytics, and direct mapped + set associative cache

## Can emulate the following instructions:
## R-type
- add
- sub
- mul
- div
- srl
- sll
- sra
- sllw
- sraw
- and

## I-type
- addi
- slli
- srli
- srai

## Loads
- lb
- lw
- ld

## Stores
- sb
- sw
- sd

## Branches
- blt
- bne
- beq
- bge

## Jumps
- jal
- jalr

# Authors
Maxwell Lubarsky [@mlubarsky](https://github.com/mlubarsky)
