// Seed: 3594230466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    access,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    module_0,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_46;
  output wire id_45;
  input wire id_44;
  input wire id_43;
  input wire id_42;
  input wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  output uwire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output supply1 id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12 = 1;
  assign id_24 = 1'd0;
  wire id_47;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri  id_3,
    output tri1 id_4
);
  wire id_6;
  assign id_4 = 1'b0;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6
  );
  logic id_8;
endmodule
