#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 20 20:17:19 2020
# Process ID: 7612
# Current directory: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1
# Command line: vivado.exe -log testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl
# Log file: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/testbench.vds
# Journal file: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 387.203 ; gain = 32.082
Command: synth_design -top testbench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 820.859 ; gain = 179.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/new/testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'Mode_3_for_one_digit_0_imp_JM0TSP' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:161]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_2' (1#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_3' (2#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_10_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_10_0' (3#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_10_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_10_1' (4#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_12_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_12_0' (5#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_0' (6#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_1' (7#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_2' (8#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_3' (9#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_14_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_14_0' (10#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_15_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_15_0' (11#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_4' (12#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_4' (13#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_14_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_14_1' (14#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_15_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_15_1' (15#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_22_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_22_0' (16#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_22_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_22_1' (17#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_5' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_5' (18#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_1' (19#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_2' (20#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_3' (21#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_4' (22#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_5' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_5' (23#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_6' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_6' (24#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mode_3_for_one_digit_0_imp_JM0TSP' (25#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:161]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_17' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_17_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_17' (26#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_17_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mode_3_for_one_digit_1_imp_1LSY5UI' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:304]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_6' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_6' (27#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_1_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_1_0' (28#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_10_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_10_2' (29#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_11_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_11_0' (30#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_12_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_12_1' (31#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_5' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_5' (32#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_14_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_14_2' (33#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_15_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_15_2' (34#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_16_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_16_0' (35#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_17_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_17_0' (36#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_18_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_18_0' (37#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_19_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_19_0' (38#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_2_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_2_0' (39#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_20_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_20_0' (40#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_21_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_21_0' (41#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_22_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_22_2' (42#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_23_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_23_0' (43#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_3_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_3_0' (44#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_7' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_7' (45#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_5_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_5_0' (46#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_6_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_6_0' (47#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_7_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_7_0' (48#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_8_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_8_0' (49#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_9_0' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_9_0' (50#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mode_3_for_one_digit_1_imp_1LSY5UI' (51#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:304]
INFO: [Synth 8-6157] synthesizing module 'mode_3_for_one_digit_2_imp_UEXUJ8' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:447]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_11' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_11' (52#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_1_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_1_1' (53#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_10_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_10_3' (54#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_11_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_11_1' (55#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_12_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_12_2' (56#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_10' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_10' (57#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_14_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_14_4' (58#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_15_5' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_15_5' (59#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_16_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_16_3' (60#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_17_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_17_3' (61#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_18_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_18_1' (62#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_19_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_19_1' (63#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_2_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_2_1' (64#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_20_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_20_1' (65#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_21_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_21_1' (66#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_22_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_22_3' (67#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_23_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_23_1' (68#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_3_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_3_1' (69#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_18' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_18' (70#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_18_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_5_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_5_2' (71#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_6_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_6_1' (72#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_7_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_7_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_7_2' (73#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_7_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_8_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_8_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_8_1' (74#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_8_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_9_1' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_9_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_9_1' (75#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_9_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mode_3_for_one_digit_2_imp_UEXUJ8' (76#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:447]
INFO: [Synth 8-6157] synthesizing module 'mode_3_for_one_digit_3_imp_1CUCV9T' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/synth/BCD_modulo_3.v:590]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_0_12' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_0_12' (77#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_0_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_1_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_1_2' (78#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_10_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_10_4' (79#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_10_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_11_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_11_2' (80#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_11_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_12_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_12_3' (81#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_12_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_13_11' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_13_11' (82#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_13_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_14_5' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_14_5' (83#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_14_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_15_6' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_15_6' (84#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_15_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_16_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_16_4' (85#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_16_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_17_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_17_4' (86#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_17_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_18_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_18_2' (87#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_18_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_19_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_19_2' (88#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_19_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_2_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_2_2' (89#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_20_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_20_2' (90#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_20_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_21_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_21_2' (91#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_21_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_22_4' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_22_4' (92#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_22_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_23_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_23_2' (93#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_23_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_3_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_3_2' (94#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_4_19' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_4_19' (95#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_4_19_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_5_3' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_5_3' (96#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_5_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCD_modulo_3_util_vector_logic_6_2' [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_2_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_6_2' (97#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_6_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_7_3' (98#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_7_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_8_2' (99#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_8_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCD_modulo_3_util_vector_logic_9_2' (100#1) [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/.Xil/Vivado-7612-LAPTOP-B8FRIN8D/realtime/BCD_modulo_3_util_vector_logic_9_2_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 887.352 ; gain = 245.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 887.352 ; gain = 245.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 887.352 ; gain = 245.594
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_8/BCD_modulo_3_util_vector_logic_0_8/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_8/BCD_modulo_3_util_vector_logic_0_8/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_9/BCD_modulo_3_util_vector_logic_0_9/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_9/BCD_modulo_3_util_vector_logic_0_9/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_10/BCD_modulo_3_util_vector_logic_0_10/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_10/BCD_modulo_3_util_vector_logic_0_10/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_8/BCD_modulo_3_util_vector_logic_4_8/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_8/BCD_modulo_3_util_vector_logic_4_8/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_9/BCD_modulo_3_util_vector_logic_4_9/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_9/BCD_modulo_3_util_vector_logic_4_9/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_10/BCD_modulo_3_util_vector_logic_4_10/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_10/BCD_modulo_3_util_vector_logic_4_10/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_11/BCD_modulo_3_util_vector_logic_4_11/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_11/BCD_modulo_3_util_vector_logic_4_11/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_12/BCD_modulo_3_util_vector_logic_4_12/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_12/BCD_modulo_3_util_vector_logic_4_12/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_13/BCD_modulo_3_util_vector_logic_4_13/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_13/BCD_modulo_3_util_vector_logic_4_13/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_14/BCD_modulo_3_util_vector_logic_4_14/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_14/BCD_modulo_3_util_vector_logic_4_14/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_15/BCD_modulo_3_util_vector_logic_4_15/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_15/BCD_modulo_3_util_vector_logic_4_15/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_16/BCD_modulo_3_util_vector_logic_4_16/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_16/BCD_modulo_3_util_vector_logic_4_16/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_7/BCD_modulo_3_util_vector_logic_13_7/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_7/BCD_modulo_3_util_vector_logic_13_7/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_8/BCD_modulo_3_util_vector_logic_13_8/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_8/BCD_modulo_3_util_vector_logic_13_8/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_17/BCD_modulo_3_util_vector_logic_4_17/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_17/BCD_modulo_3_util_vector_logic_4_17/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_1/BCD_modulo_3_util_vector_logic_5_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_1/BCD_modulo_3_util_vector_logic_5_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_1/BCD_modulo_3_util_vector_logic_7_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_1/BCD_modulo_3_util_vector_logic_7_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_3/BCD_modulo_3_util_vector_logic_15_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_3/BCD_modulo_3_util_vector_logic_15_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_1/BCD_modulo_3_util_vector_logic_16_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_1/BCD_modulo_3_util_vector_logic_16_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_1/BCD_modulo_3_util_vector_logic_17_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_1/BCD_modulo_3_util_vector_logic_17_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_4/BCD_modulo_3_util_vector_logic_15_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_4/BCD_modulo_3_util_vector_logic_15_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_2/BCD_modulo_3_util_vector_logic_16_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_2/BCD_modulo_3_util_vector_logic_16_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_2/BCD_modulo_3_util_vector_logic_17_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_2/BCD_modulo_3_util_vector_logic_17_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_9/BCD_modulo_3_util_vector_logic_13_9/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_24'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_9/BCD_modulo_3_util_vector_logic_13_9/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_24'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_3/BCD_modulo_3_util_vector_logic_14_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_25'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_3/BCD_modulo_3_util_vector_logic_14_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_25'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_13/BCD_modulo_3_util_vector_logic_0_13/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_13/BCD_modulo_3_util_vector_logic_0_13/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_3/BCD_modulo_3_util_vector_logic_1_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_3/BCD_modulo_3_util_vector_logic_1_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_3/BCD_modulo_3_util_vector_logic_2_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_3/BCD_modulo_3_util_vector_logic_2_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_3/BCD_modulo_3_util_vector_logic_3_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_3/BCD_modulo_3_util_vector_logic_3_3/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_20/BCD_modulo_3_util_vector_logic_4_20/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_20/BCD_modulo_3_util_vector_logic_4_20/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_4/BCD_modulo_3_util_vector_logic_5_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_4/BCD_modulo_3_util_vector_logic_5_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_3/BCD_modulo_3_util_vector_logic_6_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_3/BCD_modulo_3_util_vector_logic_6_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_4/BCD_modulo_3_util_vector_logic_7_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_4/BCD_modulo_3_util_vector_logic_7_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_3/BCD_modulo_3_util_vector_logic_8_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_3/BCD_modulo_3_util_vector_logic_8_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_3/BCD_modulo_3_util_vector_logic_9_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_3/BCD_modulo_3_util_vector_logic_9_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_5/BCD_modulo_3_util_vector_logic_10_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_5/BCD_modulo_3_util_vector_logic_10_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_3/BCD_modulo_3_util_vector_logic_11_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_3/BCD_modulo_3_util_vector_logic_11_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_4/BCD_modulo_3_util_vector_logic_12_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_4/BCD_modulo_3_util_vector_logic_12_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_12/BCD_modulo_3_util_vector_logic_13_12/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_12/BCD_modulo_3_util_vector_logic_13_12/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_6/BCD_modulo_3_util_vector_logic_14_6/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_6/BCD_modulo_3_util_vector_logic_14_6/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_7/BCD_modulo_3_util_vector_logic_15_7/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_7/BCD_modulo_3_util_vector_logic_15_7/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_5/BCD_modulo_3_util_vector_logic_16_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_5/BCD_modulo_3_util_vector_logic_16_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_5/BCD_modulo_3_util_vector_logic_17_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_5/BCD_modulo_3_util_vector_logic_17_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_3/BCD_modulo_3_util_vector_logic_18_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_3/BCD_modulo_3_util_vector_logic_18_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_3/BCD_modulo_3_util_vector_logic_19_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_3/BCD_modulo_3_util_vector_logic_19_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_3/BCD_modulo_3_util_vector_logic_20_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_3/BCD_modulo_3_util_vector_logic_20_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_3/BCD_modulo_3_util_vector_logic_21_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_3/BCD_modulo_3_util_vector_logic_21_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_5/BCD_modulo_3_util_vector_logic_22_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_5/BCD_modulo_3_util_vector_logic_22_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_3/BCD_modulo_3_util_vector_logic_23_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_3/BCD_modulo_3_util_vector_logic_23_3/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_24_0/BCD_modulo_3_util_vector_logic_24_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_24'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_24_0/BCD_modulo_3_util_vector_logic_24_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_24'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_25_0/BCD_modulo_3_util_vector_logic_25_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_25'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_25_0/BCD_modulo_3_util_vector_logic_25_0/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_25'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_14/BCD_modulo_3_util_vector_logic_0_14/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_14/BCD_modulo_3_util_vector_logic_0_14/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_4/BCD_modulo_3_util_vector_logic_1_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_4/BCD_modulo_3_util_vector_logic_1_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_4/BCD_modulo_3_util_vector_logic_2_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_4/BCD_modulo_3_util_vector_logic_2_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_2'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_4/BCD_modulo_3_util_vector_logic_3_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_4/BCD_modulo_3_util_vector_logic_3_4/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_3'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_21/BCD_modulo_3_util_vector_logic_4_21/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_21/BCD_modulo_3_util_vector_logic_4_21/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_4'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_5/BCD_modulo_3_util_vector_logic_5_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_5'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_5/BCD_modulo_3_util_vector_logic_5_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_5'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_4/BCD_modulo_3_util_vector_logic_6_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_6'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_4/BCD_modulo_3_util_vector_logic_6_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_6'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_5/BCD_modulo_3_util_vector_logic_7_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_7'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_5/BCD_modulo_3_util_vector_logic_7_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_7'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_4/BCD_modulo_3_util_vector_logic_8_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_8'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_4/BCD_modulo_3_util_vector_logic_8_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_8'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_4/BCD_modulo_3_util_vector_logic_9_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_9'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_4/BCD_modulo_3_util_vector_logic_9_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_9'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_6/BCD_modulo_3_util_vector_logic_10_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_10'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_6/BCD_modulo_3_util_vector_logic_10_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_10'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_4/BCD_modulo_3_util_vector_logic_11_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_11'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_4/BCD_modulo_3_util_vector_logic_11_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_11'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_5/BCD_modulo_3_util_vector_logic_12_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_12'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_5/BCD_modulo_3_util_vector_logic_12_5/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_12'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_13/BCD_modulo_3_util_vector_logic_13_13/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_13'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_13/BCD_modulo_3_util_vector_logic_13_13/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_13'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_7/BCD_modulo_3_util_vector_logic_14_7/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_14'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_7/BCD_modulo_3_util_vector_logic_14_7/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_14'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_8/BCD_modulo_3_util_vector_logic_15_8/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_15'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_8/BCD_modulo_3_util_vector_logic_15_8/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_15'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_6/BCD_modulo_3_util_vector_logic_16_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_16'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_6/BCD_modulo_3_util_vector_logic_16_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_16'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_6/BCD_modulo_3_util_vector_logic_17_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_17'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_6/BCD_modulo_3_util_vector_logic_17_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_17'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_4/BCD_modulo_3_util_vector_logic_18_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_18'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_4/BCD_modulo_3_util_vector_logic_18_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_18'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_4/BCD_modulo_3_util_vector_logic_19_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_19'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_4/BCD_modulo_3_util_vector_logic_19_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_19'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_4/BCD_modulo_3_util_vector_logic_20_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_20'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_4/BCD_modulo_3_util_vector_logic_20_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_20'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_4/BCD_modulo_3_util_vector_logic_21_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_21'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_4/BCD_modulo_3_util_vector_logic_21_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_21'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_6/BCD_modulo_3_util_vector_logic_22_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_22'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_6/BCD_modulo_3_util_vector_logic_22_6/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_22'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_4/BCD_modulo_3_util_vector_logic_23_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_23'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_4/BCD_modulo_3_util_vector_logic_23_4/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_23'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_24_1/BCD_modulo_3_util_vector_logic_24_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_24'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_24_1/BCD_modulo_3_util_vector_logic_24_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_24'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_25_1/BCD_modulo_3_util_vector_logic_25_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_25'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_25_1/BCD_modulo_3_util_vector_logic_25_1/BCD_modulo_3_util_vector_logic_23_2_in_context.xdc] for cell 'BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_25'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/not_0'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/not_0'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/not_1'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_3_3_in_context.xdc] for cell 'BCD_modulo_3_i/not_1'
Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/final_check'
Finished Parsing XDC File [c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_17_4_in_context.xdc] for cell 'BCD_modulo_3_i/final_check'
Parsing XDC File [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 991.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 991.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_1/util_vector_logic_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/mode_3_of_sum_2/util_vector_logic_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/not_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/not_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BCD_modulo_3_i/final_check. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 991.648 ; gain = 349.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |BCD_modulo_3_util_vector_logic_0_17  |         1|
|2     |BCD_modulo_3_util_vector_logic_0_15  |         1|
|3     |BCD_modulo_3_util_vector_logic_0_16  |         1|
|4     |BCD_modulo_3_util_vector_logic_0_2   |         1|
|5     |BCD_modulo_3_util_vector_logic_0_3   |         1|
|6     |BCD_modulo_3_util_vector_logic_10_0  |         1|
|7     |BCD_modulo_3_util_vector_logic_10_1  |         1|
|8     |BCD_modulo_3_util_vector_logic_12_0  |         1|
|9     |BCD_modulo_3_util_vector_logic_13_0  |         1|
|10    |BCD_modulo_3_util_vector_logic_13_1  |         1|
|11    |BCD_modulo_3_util_vector_logic_13_2  |         1|
|12    |BCD_modulo_3_util_vector_logic_13_3  |         1|
|13    |BCD_modulo_3_util_vector_logic_14_0  |         1|
|14    |BCD_modulo_3_util_vector_logic_15_0  |         1|
|15    |BCD_modulo_3_util_vector_logic_13_4  |         1|
|16    |BCD_modulo_3_util_vector_logic_0_4   |         1|
|17    |BCD_modulo_3_util_vector_logic_14_1  |         1|
|18    |BCD_modulo_3_util_vector_logic_15_1  |         1|
|19    |BCD_modulo_3_util_vector_logic_22_0  |         1|
|20    |BCD_modulo_3_util_vector_logic_22_1  |         1|
|21    |BCD_modulo_3_util_vector_logic_0_5   |         1|
|22    |BCD_modulo_3_util_vector_logic_4_1   |         1|
|23    |BCD_modulo_3_util_vector_logic_4_2   |         1|
|24    |BCD_modulo_3_util_vector_logic_4_3   |         1|
|25    |BCD_modulo_3_util_vector_logic_4_4   |         1|
|26    |BCD_modulo_3_util_vector_logic_4_5   |         1|
|27    |BCD_modulo_3_util_vector_logic_4_6   |         1|
|28    |BCD_modulo_3_util_vector_logic_0_6   |         1|
|29    |BCD_modulo_3_util_vector_logic_1_0   |         1|
|30    |BCD_modulo_3_util_vector_logic_10_2  |         1|
|31    |BCD_modulo_3_util_vector_logic_11_0  |         1|
|32    |BCD_modulo_3_util_vector_logic_12_1  |         1|
|33    |BCD_modulo_3_util_vector_logic_13_5  |         1|
|34    |BCD_modulo_3_util_vector_logic_14_2  |         1|
|35    |BCD_modulo_3_util_vector_logic_15_2  |         1|
|36    |BCD_modulo_3_util_vector_logic_16_0  |         1|
|37    |BCD_modulo_3_util_vector_logic_17_0  |         1|
|38    |BCD_modulo_3_util_vector_logic_18_0  |         1|
|39    |BCD_modulo_3_util_vector_logic_19_0  |         1|
|40    |BCD_modulo_3_util_vector_logic_2_0   |         1|
|41    |BCD_modulo_3_util_vector_logic_20_0  |         1|
|42    |BCD_modulo_3_util_vector_logic_21_0  |         1|
|43    |BCD_modulo_3_util_vector_logic_22_2  |         1|
|44    |BCD_modulo_3_util_vector_logic_23_0  |         1|
|45    |BCD_modulo_3_util_vector_logic_3_0   |         1|
|46    |BCD_modulo_3_util_vector_logic_4_7   |         1|
|47    |BCD_modulo_3_util_vector_logic_5_0   |         1|
|48    |BCD_modulo_3_util_vector_logic_6_0   |         1|
|49    |BCD_modulo_3_util_vector_logic_7_0   |         1|
|50    |BCD_modulo_3_util_vector_logic_8_0   |         1|
|51    |BCD_modulo_3_util_vector_logic_9_0   |         1|
|52    |BCD_modulo_3_util_vector_logic_0_11  |         1|
|53    |BCD_modulo_3_util_vector_logic_1_1   |         1|
|54    |BCD_modulo_3_util_vector_logic_10_3  |         1|
|55    |BCD_modulo_3_util_vector_logic_11_1  |         1|
|56    |BCD_modulo_3_util_vector_logic_12_2  |         1|
|57    |BCD_modulo_3_util_vector_logic_13_10 |         1|
|58    |BCD_modulo_3_util_vector_logic_14_4  |         1|
|59    |BCD_modulo_3_util_vector_logic_15_5  |         1|
|60    |BCD_modulo_3_util_vector_logic_16_3  |         1|
|61    |BCD_modulo_3_util_vector_logic_17_3  |         1|
|62    |BCD_modulo_3_util_vector_logic_18_1  |         1|
|63    |BCD_modulo_3_util_vector_logic_19_1  |         1|
|64    |BCD_modulo_3_util_vector_logic_2_1   |         1|
|65    |BCD_modulo_3_util_vector_logic_20_1  |         1|
|66    |BCD_modulo_3_util_vector_logic_21_1  |         1|
|67    |BCD_modulo_3_util_vector_logic_22_3  |         1|
|68    |BCD_modulo_3_util_vector_logic_23_1  |         1|
|69    |BCD_modulo_3_util_vector_logic_3_1   |         1|
|70    |BCD_modulo_3_util_vector_logic_4_18  |         1|
|71    |BCD_modulo_3_util_vector_logic_5_2   |         1|
|72    |BCD_modulo_3_util_vector_logic_6_1   |         1|
|73    |BCD_modulo_3_util_vector_logic_7_2   |         1|
|74    |BCD_modulo_3_util_vector_logic_8_1   |         1|
|75    |BCD_modulo_3_util_vector_logic_9_1   |         1|
|76    |BCD_modulo_3_util_vector_logic_0_12  |         1|
|77    |BCD_modulo_3_util_vector_logic_1_2   |         1|
|78    |BCD_modulo_3_util_vector_logic_10_4  |         1|
|79    |BCD_modulo_3_util_vector_logic_11_2  |         1|
|80    |BCD_modulo_3_util_vector_logic_12_3  |         1|
|81    |BCD_modulo_3_util_vector_logic_13_11 |         1|
|82    |BCD_modulo_3_util_vector_logic_14_5  |         1|
|83    |BCD_modulo_3_util_vector_logic_15_6  |         1|
|84    |BCD_modulo_3_util_vector_logic_16_4  |         1|
|85    |BCD_modulo_3_util_vector_logic_17_4  |         1|
|86    |BCD_modulo_3_util_vector_logic_18_2  |         1|
|87    |BCD_modulo_3_util_vector_logic_19_2  |         1|
|88    |BCD_modulo_3_util_vector_logic_2_2   |         1|
|89    |BCD_modulo_3_util_vector_logic_20_2  |         1|
|90    |BCD_modulo_3_util_vector_logic_21_2  |         1|
|91    |BCD_modulo_3_util_vector_logic_22_4  |         1|
|92    |BCD_modulo_3_util_vector_logic_23_2  |         1|
|93    |BCD_modulo_3_util_vector_logic_3_2   |         1|
|94    |BCD_modulo_3_util_vector_logic_4_19  |         1|
|95    |BCD_modulo_3_util_vector_logic_5_3   |         1|
|96    |BCD_modulo_3_util_vector_logic_6_2   |         1|
|97    |BCD_modulo_3_util_vector_logic_7_3   |         1|
|98    |BCD_modulo_3_util_vector_logic_8_2   |         1|
|99    |BCD_modulo_3_util_vector_logic_9_2   |         1|
|100   |BCD_modulo_3_util_vector_logic_0_7   |         1|
|101   |BCD_modulo_3_util_vector_logic_0_8   |         1|
|102   |BCD_modulo_3_util_vector_logic_4_14  |         1|
|103   |BCD_modulo_3_util_vector_logic_4_15  |         1|
|104   |BCD_modulo_3_util_vector_logic_4_16  |         1|
|105   |BCD_modulo_3_util_vector_logic_13_7  |         1|
|106   |BCD_modulo_3_util_vector_logic_13_8  |         1|
|107   |BCD_modulo_3_util_vector_logic_4_17  |         1|
|108   |BCD_modulo_3_util_vector_logic_5_1   |         1|
|109   |BCD_modulo_3_util_vector_logic_7_1   |         1|
|110   |BCD_modulo_3_util_vector_logic_15_3  |         1|
|111   |BCD_modulo_3_util_vector_logic_16_1  |         1|
|112   |BCD_modulo_3_util_vector_logic_0_9   |         1|
|113   |BCD_modulo_3_util_vector_logic_17_1  |         1|
|114   |BCD_modulo_3_util_vector_logic_15_4  |         1|
|115   |BCD_modulo_3_util_vector_logic_16_2  |         1|
|116   |BCD_modulo_3_util_vector_logic_17_2  |         1|
|117   |BCD_modulo_3_util_vector_logic_13_9  |         1|
|118   |BCD_modulo_3_util_vector_logic_14_3  |         1|
|119   |BCD_modulo_3_util_vector_logic_0_10  |         1|
|120   |BCD_modulo_3_util_vector_logic_4_8   |         1|
|121   |BCD_modulo_3_util_vector_logic_4_9   |         1|
|122   |BCD_modulo_3_util_vector_logic_4_10  |         1|
|123   |BCD_modulo_3_util_vector_logic_4_11  |         1|
|124   |BCD_modulo_3_util_vector_logic_4_12  |         1|
|125   |BCD_modulo_3_util_vector_logic_4_13  |         1|
|126   |BCD_modulo_3_util_vector_logic_0_13  |         1|
|127   |BCD_modulo_3_util_vector_logic_1_3   |         1|
|128   |BCD_modulo_3_util_vector_logic_10_5  |         1|
|129   |BCD_modulo_3_util_vector_logic_11_3  |         1|
|130   |BCD_modulo_3_util_vector_logic_12_4  |         1|
|131   |BCD_modulo_3_util_vector_logic_13_12 |         1|
|132   |BCD_modulo_3_util_vector_logic_14_6  |         1|
|133   |BCD_modulo_3_util_vector_logic_15_7  |         1|
|134   |BCD_modulo_3_util_vector_logic_16_5  |         1|
|135   |BCD_modulo_3_util_vector_logic_17_5  |         1|
|136   |BCD_modulo_3_util_vector_logic_18_3  |         1|
|137   |BCD_modulo_3_util_vector_logic_19_3  |         1|
|138   |BCD_modulo_3_util_vector_logic_2_3   |         1|
|139   |BCD_modulo_3_util_vector_logic_20_3  |         1|
|140   |BCD_modulo_3_util_vector_logic_21_3  |         1|
|141   |BCD_modulo_3_util_vector_logic_22_5  |         1|
|142   |BCD_modulo_3_util_vector_logic_23_3  |         1|
|143   |BCD_modulo_3_util_vector_logic_24_0  |         1|
|144   |BCD_modulo_3_util_vector_logic_25_0  |         1|
|145   |BCD_modulo_3_util_vector_logic_3_3   |         1|
|146   |BCD_modulo_3_util_vector_logic_4_20  |         1|
|147   |BCD_modulo_3_util_vector_logic_5_4   |         1|
|148   |BCD_modulo_3_util_vector_logic_6_3   |         1|
|149   |BCD_modulo_3_util_vector_logic_7_4   |         1|
|150   |BCD_modulo_3_util_vector_logic_8_3   |         1|
|151   |BCD_modulo_3_util_vector_logic_9_3   |         1|
|152   |BCD_modulo_3_util_vector_logic_0_14  |         1|
|153   |BCD_modulo_3_util_vector_logic_1_4   |         1|
|154   |BCD_modulo_3_util_vector_logic_10_6  |         1|
|155   |BCD_modulo_3_util_vector_logic_11_4  |         1|
|156   |BCD_modulo_3_util_vector_logic_12_5  |         1|
|157   |BCD_modulo_3_util_vector_logic_13_13 |         1|
|158   |BCD_modulo_3_util_vector_logic_14_7  |         1|
|159   |BCD_modulo_3_util_vector_logic_15_8  |         1|
|160   |BCD_modulo_3_util_vector_logic_16_6  |         1|
|161   |BCD_modulo_3_util_vector_logic_17_6  |         1|
|162   |BCD_modulo_3_util_vector_logic_18_4  |         1|
|163   |BCD_modulo_3_util_vector_logic_19_4  |         1|
|164   |BCD_modulo_3_util_vector_logic_2_4   |         1|
|165   |BCD_modulo_3_util_vector_logic_20_4  |         1|
|166   |BCD_modulo_3_util_vector_logic_21_4  |         1|
|167   |BCD_modulo_3_util_vector_logic_22_6  |         1|
|168   |BCD_modulo_3_util_vector_logic_23_4  |         1|
|169   |BCD_modulo_3_util_vector_logic_24_1  |         1|
|170   |BCD_modulo_3_util_vector_logic_25_1  |         1|
|171   |BCD_modulo_3_util_vector_logic_3_4   |         1|
|172   |BCD_modulo_3_util_vector_logic_4_21  |         1|
|173   |BCD_modulo_3_util_vector_logic_5_5   |         1|
|174   |BCD_modulo_3_util_vector_logic_6_4   |         1|
|175   |BCD_modulo_3_util_vector_logic_7_5   |         1|
|176   |BCD_modulo_3_util_vector_logic_8_4   |         1|
|177   |BCD_modulo_3_util_vector_logic_9_4   |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |BCD_modulo_3_util_vector_logic_0_10  |     1|
|2     |BCD_modulo_3_util_vector_logic_0_11  |     1|
|3     |BCD_modulo_3_util_vector_logic_0_12  |     1|
|4     |BCD_modulo_3_util_vector_logic_0_13  |     1|
|5     |BCD_modulo_3_util_vector_logic_0_14  |     1|
|6     |BCD_modulo_3_util_vector_logic_0_15  |     1|
|7     |BCD_modulo_3_util_vector_logic_0_16  |     1|
|8     |BCD_modulo_3_util_vector_logic_0_17  |     1|
|9     |BCD_modulo_3_util_vector_logic_0_2   |     1|
|10    |BCD_modulo_3_util_vector_logic_0_3   |     1|
|11    |BCD_modulo_3_util_vector_logic_0_4   |     1|
|12    |BCD_modulo_3_util_vector_logic_0_5   |     1|
|13    |BCD_modulo_3_util_vector_logic_0_6   |     1|
|14    |BCD_modulo_3_util_vector_logic_0_7   |     1|
|15    |BCD_modulo_3_util_vector_logic_0_8   |     1|
|16    |BCD_modulo_3_util_vector_logic_0_9   |     1|
|17    |BCD_modulo_3_util_vector_logic_10_0  |     1|
|18    |BCD_modulo_3_util_vector_logic_10_1  |     1|
|19    |BCD_modulo_3_util_vector_logic_10_2  |     1|
|20    |BCD_modulo_3_util_vector_logic_10_3  |     1|
|21    |BCD_modulo_3_util_vector_logic_10_4  |     1|
|22    |BCD_modulo_3_util_vector_logic_10_5  |     1|
|23    |BCD_modulo_3_util_vector_logic_10_6  |     1|
|24    |BCD_modulo_3_util_vector_logic_11_0  |     1|
|25    |BCD_modulo_3_util_vector_logic_11_1  |     1|
|26    |BCD_modulo_3_util_vector_logic_11_2  |     1|
|27    |BCD_modulo_3_util_vector_logic_11_3  |     1|
|28    |BCD_modulo_3_util_vector_logic_11_4  |     1|
|29    |BCD_modulo_3_util_vector_logic_12_0  |     1|
|30    |BCD_modulo_3_util_vector_logic_12_1  |     1|
|31    |BCD_modulo_3_util_vector_logic_12_2  |     1|
|32    |BCD_modulo_3_util_vector_logic_12_3  |     1|
|33    |BCD_modulo_3_util_vector_logic_12_4  |     1|
|34    |BCD_modulo_3_util_vector_logic_12_5  |     1|
|35    |BCD_modulo_3_util_vector_logic_13_0  |     1|
|36    |BCD_modulo_3_util_vector_logic_13_1  |     1|
|37    |BCD_modulo_3_util_vector_logic_13_10 |     1|
|38    |BCD_modulo_3_util_vector_logic_13_11 |     1|
|39    |BCD_modulo_3_util_vector_logic_13_12 |     1|
|40    |BCD_modulo_3_util_vector_logic_13_13 |     1|
|41    |BCD_modulo_3_util_vector_logic_13_2  |     1|
|42    |BCD_modulo_3_util_vector_logic_13_3  |     1|
|43    |BCD_modulo_3_util_vector_logic_13_4  |     1|
|44    |BCD_modulo_3_util_vector_logic_13_5  |     1|
|45    |BCD_modulo_3_util_vector_logic_13_7  |     1|
|46    |BCD_modulo_3_util_vector_logic_13_8  |     1|
|47    |BCD_modulo_3_util_vector_logic_13_9  |     1|
|48    |BCD_modulo_3_util_vector_logic_14_0  |     1|
|49    |BCD_modulo_3_util_vector_logic_14_1  |     1|
|50    |BCD_modulo_3_util_vector_logic_14_2  |     1|
|51    |BCD_modulo_3_util_vector_logic_14_3  |     1|
|52    |BCD_modulo_3_util_vector_logic_14_4  |     1|
|53    |BCD_modulo_3_util_vector_logic_14_5  |     1|
|54    |BCD_modulo_3_util_vector_logic_14_6  |     1|
|55    |BCD_modulo_3_util_vector_logic_14_7  |     1|
|56    |BCD_modulo_3_util_vector_logic_15_0  |     1|
|57    |BCD_modulo_3_util_vector_logic_15_1  |     1|
|58    |BCD_modulo_3_util_vector_logic_15_2  |     1|
|59    |BCD_modulo_3_util_vector_logic_15_3  |     1|
|60    |BCD_modulo_3_util_vector_logic_15_4  |     1|
|61    |BCD_modulo_3_util_vector_logic_15_5  |     1|
|62    |BCD_modulo_3_util_vector_logic_15_6  |     1|
|63    |BCD_modulo_3_util_vector_logic_15_7  |     1|
|64    |BCD_modulo_3_util_vector_logic_15_8  |     1|
|65    |BCD_modulo_3_util_vector_logic_16_0  |     1|
|66    |BCD_modulo_3_util_vector_logic_16_1  |     1|
|67    |BCD_modulo_3_util_vector_logic_16_2  |     1|
|68    |BCD_modulo_3_util_vector_logic_16_3  |     1|
|69    |BCD_modulo_3_util_vector_logic_16_4  |     1|
|70    |BCD_modulo_3_util_vector_logic_16_5  |     1|
|71    |BCD_modulo_3_util_vector_logic_16_6  |     1|
|72    |BCD_modulo_3_util_vector_logic_17_0  |     1|
|73    |BCD_modulo_3_util_vector_logic_17_1  |     1|
|74    |BCD_modulo_3_util_vector_logic_17_2  |     1|
|75    |BCD_modulo_3_util_vector_logic_17_3  |     1|
|76    |BCD_modulo_3_util_vector_logic_17_4  |     1|
|77    |BCD_modulo_3_util_vector_logic_17_5  |     1|
|78    |BCD_modulo_3_util_vector_logic_17_6  |     1|
|79    |BCD_modulo_3_util_vector_logic_18_0  |     1|
|80    |BCD_modulo_3_util_vector_logic_18_1  |     1|
|81    |BCD_modulo_3_util_vector_logic_18_2  |     1|
|82    |BCD_modulo_3_util_vector_logic_18_3  |     1|
|83    |BCD_modulo_3_util_vector_logic_18_4  |     1|
|84    |BCD_modulo_3_util_vector_logic_19_0  |     1|
|85    |BCD_modulo_3_util_vector_logic_19_1  |     1|
|86    |BCD_modulo_3_util_vector_logic_19_2  |     1|
|87    |BCD_modulo_3_util_vector_logic_19_3  |     1|
|88    |BCD_modulo_3_util_vector_logic_19_4  |     1|
|89    |BCD_modulo_3_util_vector_logic_1_0   |     1|
|90    |BCD_modulo_3_util_vector_logic_1_1   |     1|
|91    |BCD_modulo_3_util_vector_logic_1_2   |     1|
|92    |BCD_modulo_3_util_vector_logic_1_3   |     1|
|93    |BCD_modulo_3_util_vector_logic_1_4   |     1|
|94    |BCD_modulo_3_util_vector_logic_20_0  |     1|
|95    |BCD_modulo_3_util_vector_logic_20_1  |     1|
|96    |BCD_modulo_3_util_vector_logic_20_2  |     1|
|97    |BCD_modulo_3_util_vector_logic_20_3  |     1|
|98    |BCD_modulo_3_util_vector_logic_20_4  |     1|
|99    |BCD_modulo_3_util_vector_logic_21_0  |     1|
|100   |BCD_modulo_3_util_vector_logic_21_1  |     1|
|101   |BCD_modulo_3_util_vector_logic_21_2  |     1|
|102   |BCD_modulo_3_util_vector_logic_21_3  |     1|
|103   |BCD_modulo_3_util_vector_logic_21_4  |     1|
|104   |BCD_modulo_3_util_vector_logic_22_0  |     1|
|105   |BCD_modulo_3_util_vector_logic_22_1  |     1|
|106   |BCD_modulo_3_util_vector_logic_22_2  |     1|
|107   |BCD_modulo_3_util_vector_logic_22_3  |     1|
|108   |BCD_modulo_3_util_vector_logic_22_4  |     1|
|109   |BCD_modulo_3_util_vector_logic_22_5  |     1|
|110   |BCD_modulo_3_util_vector_logic_22_6  |     1|
|111   |BCD_modulo_3_util_vector_logic_23_0  |     1|
|112   |BCD_modulo_3_util_vector_logic_23_1  |     1|
|113   |BCD_modulo_3_util_vector_logic_23_2  |     1|
|114   |BCD_modulo_3_util_vector_logic_23_3  |     1|
|115   |BCD_modulo_3_util_vector_logic_23_4  |     1|
|116   |BCD_modulo_3_util_vector_logic_24_0  |     1|
|117   |BCD_modulo_3_util_vector_logic_24_1  |     1|
|118   |BCD_modulo_3_util_vector_logic_25_0  |     1|
|119   |BCD_modulo_3_util_vector_logic_25_1  |     1|
|120   |BCD_modulo_3_util_vector_logic_2_0   |     1|
|121   |BCD_modulo_3_util_vector_logic_2_1   |     1|
|122   |BCD_modulo_3_util_vector_logic_2_2   |     1|
|123   |BCD_modulo_3_util_vector_logic_2_3   |     1|
|124   |BCD_modulo_3_util_vector_logic_2_4   |     1|
|125   |BCD_modulo_3_util_vector_logic_3_0   |     1|
|126   |BCD_modulo_3_util_vector_logic_3_1   |     1|
|127   |BCD_modulo_3_util_vector_logic_3_2   |     1|
|128   |BCD_modulo_3_util_vector_logic_3_3   |     1|
|129   |BCD_modulo_3_util_vector_logic_3_4   |     1|
|130   |BCD_modulo_3_util_vector_logic_4_1   |     1|
|131   |BCD_modulo_3_util_vector_logic_4_10  |     1|
|132   |BCD_modulo_3_util_vector_logic_4_11  |     1|
|133   |BCD_modulo_3_util_vector_logic_4_12  |     1|
|134   |BCD_modulo_3_util_vector_logic_4_13  |     1|
|135   |BCD_modulo_3_util_vector_logic_4_14  |     1|
|136   |BCD_modulo_3_util_vector_logic_4_15  |     1|
|137   |BCD_modulo_3_util_vector_logic_4_16  |     1|
|138   |BCD_modulo_3_util_vector_logic_4_17  |     1|
|139   |BCD_modulo_3_util_vector_logic_4_18  |     1|
|140   |BCD_modulo_3_util_vector_logic_4_19  |     1|
|141   |BCD_modulo_3_util_vector_logic_4_2   |     1|
|142   |BCD_modulo_3_util_vector_logic_4_20  |     1|
|143   |BCD_modulo_3_util_vector_logic_4_21  |     1|
|144   |BCD_modulo_3_util_vector_logic_4_3   |     1|
|145   |BCD_modulo_3_util_vector_logic_4_4   |     1|
|146   |BCD_modulo_3_util_vector_logic_4_5   |     1|
|147   |BCD_modulo_3_util_vector_logic_4_6   |     1|
|148   |BCD_modulo_3_util_vector_logic_4_7   |     1|
|149   |BCD_modulo_3_util_vector_logic_4_8   |     1|
|150   |BCD_modulo_3_util_vector_logic_4_9   |     1|
|151   |BCD_modulo_3_util_vector_logic_5_0   |     1|
|152   |BCD_modulo_3_util_vector_logic_5_1   |     1|
|153   |BCD_modulo_3_util_vector_logic_5_2   |     1|
|154   |BCD_modulo_3_util_vector_logic_5_3   |     1|
|155   |BCD_modulo_3_util_vector_logic_5_4   |     1|
|156   |BCD_modulo_3_util_vector_logic_5_5   |     1|
|157   |BCD_modulo_3_util_vector_logic_6_0   |     1|
|158   |BCD_modulo_3_util_vector_logic_6_1   |     1|
|159   |BCD_modulo_3_util_vector_logic_6_2   |     1|
|160   |BCD_modulo_3_util_vector_logic_6_3   |     1|
|161   |BCD_modulo_3_util_vector_logic_6_4   |     1|
|162   |BCD_modulo_3_util_vector_logic_7_0   |     1|
|163   |BCD_modulo_3_util_vector_logic_7_1   |     1|
|164   |BCD_modulo_3_util_vector_logic_7_2   |     1|
|165   |BCD_modulo_3_util_vector_logic_7_3   |     1|
|166   |BCD_modulo_3_util_vector_logic_7_4   |     1|
|167   |BCD_modulo_3_util_vector_logic_7_5   |     1|
|168   |BCD_modulo_3_util_vector_logic_8_0   |     1|
|169   |BCD_modulo_3_util_vector_logic_8_1   |     1|
|170   |BCD_modulo_3_util_vector_logic_8_2   |     1|
|171   |BCD_modulo_3_util_vector_logic_8_3   |     1|
|172   |BCD_modulo_3_util_vector_logic_8_4   |     1|
|173   |BCD_modulo_3_util_vector_logic_9_0   |     1|
|174   |BCD_modulo_3_util_vector_logic_9_1   |     1|
|175   |BCD_modulo_3_util_vector_logic_9_2   |     1|
|176   |BCD_modulo_3_util_vector_logic_9_3   |     1|
|177   |BCD_modulo_3_util_vector_logic_9_4   |     1|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------------+------+
|      |Instance                   |Module                             |Cells |
+------+---------------------------+-----------------------------------+------+
|1     |top                        |                                   |   177|
|2     |  BCD_modulo_3_i           |BCD_modulo_3                       |   177|
|3     |    Mode_3_for_one_digit_0 |Mode_3_for_one_digit_0_imp_JM0TSP  |    24|
|4     |    mode_3_for_one_digit_1 |mode_3_for_one_digit_1_imp_1LSY5UI |    24|
|5     |    mode_3_for_one_digit_2 |mode_3_for_one_digit_2_imp_UEXUJ8  |    24|
|6     |    mode_3_for_one_digit_3 |mode_3_for_one_digit_3_imp_1CUCV9T |    24|
|7     |    mode_3_of_sum_0        |mode_3_of_sum_0_imp_1R4AJZP        |    26|
|8     |    mode_3_of_sum_1        |mode_3_of_sum_1_imp_HGGJE8         |    26|
|9     |    mode_3_of_sum_2        |mode_3_of_sum_2_imp_10DSXRY        |    26|
+------+---------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 991.660 ; gain = 245.605
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 991.660 ; gain = 349.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1011.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1016.020 ; gain = 628.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1016.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 20 20:19:04 2020...
