vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/2cb9/hdl/axil.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/axif.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/tdpram.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/graysync.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/fifo.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/comblock.vhdl" \
"../../../bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl" \
"../../../bd/design_1/ip/design_1_comblock_0_0/sim/design_1_comblock_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_sol_counter_0_0/sim/design_1_sol_counter_0_0.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_1/sim/design_1_fsm_block_0_1.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_2/sim/design_1_fsm_block_0_2.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_3/sim/design_1_fsm_block_0_3.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_4/sim/design_1_fsm_block_0_4.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_5/sim/design_1_fsm_block_0_5.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_6/sim/design_1_fsm_block_0_6.vhd" \
"../../../bd/design_1/ip/design_1_fsm_block_0_7/sim/design_1_fsm_block_0_7.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
