#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cab05878d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001cab061cde0_0 .net "PC", 31 0, L_000001cab06a65d0;  1 drivers
v000001cab061ce80_0 .net "cycles_consumed", 31 0, v000001cab061bee0_0;  1 drivers
v000001cab061d1a0_0 .var "input_clk", 0 0;
v000001cab061cf20_0 .var "rst", 0 0;
S_000001cab0389f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001cab05878d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001cab055caf0 .functor NOR 1, v000001cab061d1a0_0, v000001cab060cb80_0, C4<0>, C4<0>;
L_000001cab055b900 .functor AND 1, v000001cab05efc80_0, v000001cab05efbe0_0, C4<1>, C4<1>;
L_000001cab055bd60 .functor AND 1, L_000001cab055b900, L_000001cab061d740, C4<1>, C4<1>;
L_000001cab055bdd0 .functor AND 1, v000001cab05e0060_0, v000001cab05dfd40_0, C4<1>, C4<1>;
L_000001cab055c620 .functor AND 1, L_000001cab055bdd0, L_000001cab061d060, C4<1>, C4<1>;
L_000001cab055b660 .functor AND 1, v000001cab060bd20_0, v000001cab060b1e0_0, C4<1>, C4<1>;
L_000001cab055cb60 .functor AND 1, L_000001cab055b660, L_000001cab061d2e0, C4<1>, C4<1>;
L_000001cab055c9a0 .functor AND 1, v000001cab05efc80_0, v000001cab05efbe0_0, C4<1>, C4<1>;
L_000001cab055c380 .functor AND 1, L_000001cab055c9a0, L_000001cab061d9c0, C4<1>, C4<1>;
L_000001cab055c3f0 .functor AND 1, v000001cab05e0060_0, v000001cab05dfd40_0, C4<1>, C4<1>;
L_000001cab055beb0 .functor AND 1, L_000001cab055c3f0, L_000001cab061da60, C4<1>, C4<1>;
L_000001cab055c070 .functor AND 1, v000001cab060bd20_0, v000001cab060b1e0_0, C4<1>, C4<1>;
L_000001cab055bf90 .functor AND 1, L_000001cab055c070, L_000001cab061f400, C4<1>, C4<1>;
L_000001cab0624420 .functor NOT 1, L_000001cab055caf0, C4<0>, C4<0>, C4<0>;
L_000001cab0624ff0 .functor NOT 1, L_000001cab055caf0, C4<0>, C4<0>, C4<0>;
L_000001cab068aa50 .functor NOT 1, L_000001cab055caf0, C4<0>, C4<0>, C4<0>;
L_000001cab068bd90 .functor NOT 1, L_000001cab055caf0, C4<0>, C4<0>, C4<0>;
L_000001cab068bb60 .functor NOT 1, L_000001cab055caf0, C4<0>, C4<0>, C4<0>;
L_000001cab06a65d0 .functor BUFZ 32, v000001cab0609160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab060d4e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001cab0625d10;  1 drivers
v000001cab060d580_0 .net "EX1_ALU_OPER2", 31 0, L_000001cab068aac0;  1 drivers
v000001cab060d6c0_0 .net "EX1_PC", 31 0, v000001cab05edc00_0;  1 drivers
v000001cab060d1c0_0 .net "EX1_PFC", 31 0, v000001cab05eeec0_0;  1 drivers
v000001cab060d3a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001cab0623280;  1 drivers
v000001cab060d620_0 .net "EX1_forward_to_B", 31 0, v000001cab05ede80_0;  1 drivers
v000001cab060d440_0 .net "EX1_is_beq", 0 0, v000001cab05eda20_0;  1 drivers
v000001cab0606a00_0 .net "EX1_is_bne", 0 0, v000001cab05edfc0_0;  1 drivers
v000001cab0606640_0 .net "EX1_is_jal", 0 0, v000001cab05ed480_0;  1 drivers
v000001cab06065a0_0 .net "EX1_is_jr", 0 0, v000001cab05edca0_0;  1 drivers
v000001cab0607cc0_0 .net "EX1_is_oper2_immed", 0 0, v000001cab05eeba0_0;  1 drivers
v000001cab0607360_0 .net "EX1_memread", 0 0, v000001cab05ecc60_0;  1 drivers
v000001cab0606780_0 .net "EX1_memwrite", 0 0, v000001cab05ee600_0;  1 drivers
v000001cab0606460_0 .net "EX1_opcode", 11 0, v000001cab05edd40_0;  1 drivers
v000001cab06063c0_0 .net "EX1_predicted", 0 0, v000001cab05ecf80_0;  1 drivers
v000001cab06059c0_0 .net "EX1_rd_ind", 4 0, v000001cab05eee20_0;  1 drivers
v000001cab0607720_0 .net "EX1_rd_indzero", 0 0, v000001cab05ed160_0;  1 drivers
v000001cab06077c0_0 .net "EX1_regwrite", 0 0, v000001cab05ee4c0_0;  1 drivers
v000001cab0607d60_0 .net "EX1_rs1", 31 0, v000001cab05ece40_0;  1 drivers
v000001cab0606000_0 .net "EX1_rs1_ind", 4 0, v000001cab05ee920_0;  1 drivers
v000001cab06060a0_0 .net "EX1_rs2", 31 0, v000001cab05ed200_0;  1 drivers
v000001cab0606fa0_0 .net "EX1_rs2_ind", 4 0, v000001cab05ed7a0_0;  1 drivers
v000001cab0605d80_0 .net "EX1_rs2_out", 31 0, L_000001cab068b2a0;  1 drivers
v000001cab0608080_0 .net "EX2_ALU_OPER1", 31 0, v000001cab05efa00_0;  1 drivers
v000001cab0607220_0 .net "EX2_ALU_OPER2", 31 0, v000001cab05ef000_0;  1 drivers
v000001cab0606aa0_0 .net "EX2_ALU_OUT", 31 0, L_000001cab0623aa0;  1 drivers
v000001cab06072c0_0 .net "EX2_PC", 31 0, v000001cab05ef640_0;  1 drivers
v000001cab0607180_0 .net "EX2_PFC_to_IF", 31 0, v000001cab05ef6e0_0;  1 drivers
v000001cab0606820_0 .net "EX2_forward_to_B", 31 0, v000001cab05f0540_0;  1 drivers
v000001cab0606140_0 .net "EX2_is_beq", 0 0, v000001cab05ef780_0;  1 drivers
v000001cab0607f40_0 .net "EX2_is_bne", 0 0, v000001cab05f0400_0;  1 drivers
v000001cab0606500_0 .net "EX2_is_jal", 0 0, v000001cab05f05e0_0;  1 drivers
v000001cab06068c0_0 .net "EX2_is_jr", 0 0, v000001cab05ef0a0_0;  1 drivers
v000001cab06061e0_0 .net "EX2_is_oper2_immed", 0 0, v000001cab05ef1e0_0;  1 drivers
v000001cab0605ba0_0 .net "EX2_memread", 0 0, v000001cab05ef820_0;  1 drivers
v000001cab06066e0_0 .net "EX2_memwrite", 0 0, v000001cab05ef280_0;  1 drivers
v000001cab0607a40_0 .net "EX2_opcode", 11 0, v000001cab05ef320_0;  1 drivers
v000001cab0606960_0 .net "EX2_predicted", 0 0, v000001cab05efaa0_0;  1 drivers
v000001cab0605a60_0 .net "EX2_rd_ind", 4 0, v000001cab05efb40_0;  1 drivers
v000001cab0607b80_0 .net "EX2_rd_indzero", 0 0, v000001cab05efbe0_0;  1 drivers
v000001cab0606b40_0 .net "EX2_regwrite", 0 0, v000001cab05efc80_0;  1 drivers
v000001cab0607c20_0 .net "EX2_rs1", 31 0, v000001cab05efd20_0;  1 drivers
v000001cab0606280_0 .net "EX2_rs1_ind", 4 0, v000001cab05efdc0_0;  1 drivers
v000001cab0605ce0_0 .net "EX2_rs2_ind", 4 0, v000001cab05efe60_0;  1 drivers
v000001cab0606e60_0 .net "EX2_rs2_out", 31 0, v000001cab05f2210_0;  1 drivers
v000001cab0606be0_0 .net "ID_INST", 31 0, v000001cab05f8cf0_0;  1 drivers
v000001cab0606c80_0 .net "ID_PC", 31 0, v000001cab06084e0_0;  1 drivers
v000001cab0607ea0_0 .net "ID_PFC_to_EX", 31 0, L_000001cab061eb40;  1 drivers
v000001cab0606dc0_0 .net "ID_PFC_to_IF", 31 0, L_000001cab061eaa0;  1 drivers
v000001cab0606d20_0 .net "ID_forward_to_B", 31 0, L_000001cab061f2c0;  1 drivers
v000001cab0606f00_0 .net "ID_is_beq", 0 0, L_000001cab061ee60;  1 drivers
v000001cab0607e00_0 .net "ID_is_bne", 0 0, L_000001cab061ef00;  1 drivers
v000001cab0605920_0 .net "ID_is_j", 0 0, L_000001cab0621a20;  1 drivers
v000001cab0606320_0 .net "ID_is_jal", 0 0, L_000001cab06235a0;  1 drivers
v000001cab0605f60_0 .net "ID_is_jr", 0 0, L_000001cab0622ba0;  1 drivers
v000001cab0607040_0 .net "ID_is_oper2_immed", 0 0, L_000001cab06247a0;  1 drivers
v000001cab06070e0_0 .net "ID_memread", 0 0, L_000001cab0623640;  1 drivers
v000001cab0607400_0 .net "ID_memwrite", 0 0, L_000001cab0622600;  1 drivers
v000001cab06074a0_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  1 drivers
v000001cab0607540_0 .net "ID_predicted", 0 0, v000001cab05f3610_0;  1 drivers
v000001cab06075e0_0 .net "ID_rd_ind", 4 0, v000001cab0609ac0_0;  1 drivers
v000001cab0607fe0_0 .net "ID_regwrite", 0 0, L_000001cab0622560;  1 drivers
v000001cab0607680_0 .net "ID_rs1", 31 0, v000001cab05f69f0_0;  1 drivers
v000001cab0607860_0 .net "ID_rs1_ind", 4 0, v000001cab060a6a0_0;  1 drivers
v000001cab0605ec0_0 .net "ID_rs2", 31 0, v000001cab05f6ef0_0;  1 drivers
v000001cab06079a0_0 .net "ID_rs2_ind", 4 0, v000001cab0609e80_0;  1 drivers
v000001cab0607900_0 .net "IF_INST", 31 0, L_000001cab0624810;  1 drivers
v000001cab0605b00_0 .net "IF_pc", 31 0, v000001cab0609160_0;  1 drivers
v000001cab0607ae0_0 .net "MEM_ALU_OUT", 31 0, v000001cab05dfac0_0;  1 drivers
v000001cab0605c40_0 .net "MEM_Data_mem_out", 31 0, v000001cab060b140_0;  1 drivers
v000001cab0605e20_0 .net "MEM_memread", 0 0, v000001cab05dfc00_0;  1 drivers
v000001cab061e5a0_0 .net "MEM_memwrite", 0 0, v000001cab05e0ce0_0;  1 drivers
v000001cab061c3e0_0 .net "MEM_opcode", 11 0, v000001cab05e02e0_0;  1 drivers
v000001cab061c5c0_0 .net "MEM_rd_ind", 4 0, v000001cab05e0d80_0;  1 drivers
v000001cab061d560_0 .net "MEM_rd_indzero", 0 0, v000001cab05dfd40_0;  1 drivers
v000001cab061bf80_0 .net "MEM_regwrite", 0 0, v000001cab05e0060_0;  1 drivers
v000001cab061cc00_0 .net "MEM_rs2", 31 0, v000001cab05df700_0;  1 drivers
v000001cab061d6a0_0 .net "PC", 31 0, L_000001cab06a65d0;  alias, 1 drivers
v000001cab061cfc0_0 .net "STALL_ID1_FLUSH", 0 0, v000001cab05f2cb0_0;  1 drivers
v000001cab061d600_0 .net "STALL_ID2_FLUSH", 0 0, v000001cab05f2e90_0;  1 drivers
v000001cab061d880_0 .net "STALL_IF_FLUSH", 0 0, v000001cab05f3e30_0;  1 drivers
v000001cab061dce0_0 .net "WB_ALU_OUT", 31 0, v000001cab060aa60_0;  1 drivers
v000001cab061d920_0 .net "WB_Data_mem_out", 31 0, v000001cab060af60_0;  1 drivers
v000001cab061c660_0 .net "WB_memread", 0 0, v000001cab060c040_0;  1 drivers
v000001cab061e500_0 .net "WB_rd_ind", 4 0, v000001cab060a920_0;  1 drivers
v000001cab061e140_0 .net "WB_rd_indzero", 0 0, v000001cab060b1e0_0;  1 drivers
v000001cab061c020_0 .net "WB_regwrite", 0 0, v000001cab060bd20_0;  1 drivers
v000001cab061c7a0_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  1 drivers
v000001cab061e1e0_0 .net *"_ivl_1", 0 0, L_000001cab055b900;  1 drivers
v000001cab061dd80_0 .net *"_ivl_13", 0 0, L_000001cab055b660;  1 drivers
v000001cab061e460_0 .net *"_ivl_14", 0 0, L_000001cab061d2e0;  1 drivers
v000001cab061c700_0 .net *"_ivl_19", 0 0, L_000001cab055c9a0;  1 drivers
v000001cab061d100_0 .net *"_ivl_2", 0 0, L_000001cab061d740;  1 drivers
v000001cab061db00_0 .net *"_ivl_20", 0 0, L_000001cab061d9c0;  1 drivers
v000001cab061c520_0 .net *"_ivl_25", 0 0, L_000001cab055c3f0;  1 drivers
v000001cab061c2a0_0 .net *"_ivl_26", 0 0, L_000001cab061da60;  1 drivers
v000001cab061c840_0 .net *"_ivl_31", 0 0, L_000001cab055c070;  1 drivers
v000001cab061c160_0 .net *"_ivl_32", 0 0, L_000001cab061f400;  1 drivers
v000001cab061d380_0 .net *"_ivl_40", 31 0, L_000001cab0622420;  1 drivers
L_000001cab0640c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab061c0c0_0 .net *"_ivl_43", 26 0, L_000001cab0640c58;  1 drivers
L_000001cab0640ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab061dba0_0 .net/2u *"_ivl_44", 31 0, L_000001cab0640ca0;  1 drivers
v000001cab061c200_0 .net *"_ivl_52", 31 0, L_000001cab06917d0;  1 drivers
L_000001cab0640d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab061cca0_0 .net *"_ivl_55", 26 0, L_000001cab0640d30;  1 drivers
L_000001cab0640d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab061c8e0_0 .net/2u *"_ivl_56", 31 0, L_000001cab0640d78;  1 drivers
v000001cab061cd40_0 .net *"_ivl_7", 0 0, L_000001cab055bdd0;  1 drivers
v000001cab061c980_0 .net *"_ivl_8", 0 0, L_000001cab061d060;  1 drivers
v000001cab061dec0_0 .net "alu_selA", 1 0, L_000001cab061d7e0;  1 drivers
v000001cab061e280_0 .net "alu_selB", 1 0, L_000001cab0620e40;  1 drivers
v000001cab061e640_0 .net "clk", 0 0, L_000001cab055caf0;  1 drivers
v000001cab061bee0_0 .var "cycles_consumed", 31 0;
v000001cab061c340_0 .net "exhaz", 0 0, L_000001cab055c620;  1 drivers
v000001cab061c480_0 .net "exhaz2", 0 0, L_000001cab055beb0;  1 drivers
v000001cab061dc40_0 .net "hlt", 0 0, v000001cab060cb80_0;  1 drivers
v000001cab061de20_0 .net "idhaz", 0 0, L_000001cab055bd60;  1 drivers
v000001cab061ca20_0 .net "idhaz2", 0 0, L_000001cab055c380;  1 drivers
v000001cab061df60_0 .net "if_id_write", 0 0, v000001cab05f40b0_0;  1 drivers
v000001cab061d420_0 .net "input_clk", 0 0, v000001cab061d1a0_0;  1 drivers
v000001cab061e000_0 .net "is_branch_and_taken", 0 0, L_000001cab0625220;  1 drivers
v000001cab061e3c0_0 .net "memhaz", 0 0, L_000001cab055cb60;  1 drivers
v000001cab061e0a0_0 .net "memhaz2", 0 0, L_000001cab055bf90;  1 drivers
v000001cab061cac0_0 .net "pc_src", 2 0, L_000001cab061ec80;  1 drivers
v000001cab061d240_0 .net "pc_write", 0 0, v000001cab05f43d0_0;  1 drivers
v000001cab061d4c0_0 .net "rst", 0 0, v000001cab061cf20_0;  1 drivers
v000001cab061e320_0 .net "store_rs2_forward", 1 0, L_000001cab061f720;  1 drivers
v000001cab061cb60_0 .net "wdata_to_reg_file", 31 0, L_000001cab06a6d40;  1 drivers
E_000001cab0577900/0 .event negedge, v000001cab05f1d10_0;
E_000001cab0577900/1 .event posedge, v000001cab05df7a0_0;
E_000001cab0577900 .event/or E_000001cab0577900/0, E_000001cab0577900/1;
L_000001cab061d740 .cmp/eq 5, v000001cab05efb40_0, v000001cab05ee920_0;
L_000001cab061d060 .cmp/eq 5, v000001cab05e0d80_0, v000001cab05ee920_0;
L_000001cab061d2e0 .cmp/eq 5, v000001cab060a920_0, v000001cab05ee920_0;
L_000001cab061d9c0 .cmp/eq 5, v000001cab05efb40_0, v000001cab05ed7a0_0;
L_000001cab061da60 .cmp/eq 5, v000001cab05e0d80_0, v000001cab05ed7a0_0;
L_000001cab061f400 .cmp/eq 5, v000001cab060a920_0, v000001cab05ed7a0_0;
L_000001cab0622420 .concat [ 5 27 0 0], v000001cab0609ac0_0, L_000001cab0640c58;
L_000001cab0620f80 .cmp/ne 32, L_000001cab0622420, L_000001cab0640ca0;
L_000001cab06917d0 .concat [ 5 27 0 0], v000001cab05efb40_0, L_000001cab0640d30;
L_000001cab0691ff0 .cmp/ne 32, L_000001cab06917d0, L_000001cab0640d78;
S_000001cab03996a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001cab055cbd0 .functor NOT 1, L_000001cab055c620, C4<0>, C4<0>, C4<0>;
L_000001cab055be40 .functor AND 1, L_000001cab055cb60, L_000001cab055cbd0, C4<1>, C4<1>;
L_000001cab055b9e0 .functor OR 1, L_000001cab055bd60, L_000001cab055be40, C4<0>, C4<0>;
L_000001cab055c230 .functor OR 1, L_000001cab055bd60, L_000001cab055c620, C4<0>, C4<0>;
v000001cab05874f0_0 .net *"_ivl_12", 0 0, L_000001cab055c230;  1 drivers
v000001cab0586050_0 .net *"_ivl_2", 0 0, L_000001cab055cbd0;  1 drivers
v000001cab0586c30_0 .net *"_ivl_5", 0 0, L_000001cab055be40;  1 drivers
v000001cab0585a10_0 .net *"_ivl_7", 0 0, L_000001cab055b9e0;  1 drivers
v000001cab0586190_0 .net "alu_selA", 1 0, L_000001cab061d7e0;  alias, 1 drivers
v000001cab0586370_0 .net "exhaz", 0 0, L_000001cab055c620;  alias, 1 drivers
v000001cab0586410_0 .net "idhaz", 0 0, L_000001cab055bd60;  alias, 1 drivers
v000001cab0585ab0_0 .net "memhaz", 0 0, L_000001cab055cb60;  alias, 1 drivers
L_000001cab061d7e0 .concat8 [ 1 1 0 0], L_000001cab055b9e0, L_000001cab055c230;
S_000001cab0356000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001cab055c460 .functor NOT 1, L_000001cab055beb0, C4<0>, C4<0>, C4<0>;
L_000001cab055cc40 .functor AND 1, L_000001cab055bf90, L_000001cab055c460, C4<1>, C4<1>;
L_000001cab055ccb0 .functor OR 1, L_000001cab055c380, L_000001cab055cc40, C4<0>, C4<0>;
L_000001cab055b970 .functor NOT 1, v000001cab05eeba0_0, C4<0>, C4<0>, C4<0>;
L_000001cab055cd20 .functor AND 1, L_000001cab055ccb0, L_000001cab055b970, C4<1>, C4<1>;
L_000001cab055ce00 .functor OR 1, L_000001cab055c380, L_000001cab055beb0, C4<0>, C4<0>;
L_000001cab055ce70 .functor NOT 1, v000001cab05eeba0_0, C4<0>, C4<0>, C4<0>;
L_000001cab055bb30 .functor AND 1, L_000001cab055ce00, L_000001cab055ce70, C4<1>, C4<1>;
v000001cab05865f0_0 .net "EX1_is_oper2_immed", 0 0, v000001cab05eeba0_0;  alias, 1 drivers
v000001cab05867d0_0 .net *"_ivl_11", 0 0, L_000001cab055cd20;  1 drivers
v000001cab0585b50_0 .net *"_ivl_16", 0 0, L_000001cab055ce00;  1 drivers
v000001cab05871d0_0 .net *"_ivl_17", 0 0, L_000001cab055ce70;  1 drivers
v000001cab0585650_0 .net *"_ivl_2", 0 0, L_000001cab055c460;  1 drivers
v000001cab0585830_0 .net *"_ivl_20", 0 0, L_000001cab055bb30;  1 drivers
v000001cab05869b0_0 .net *"_ivl_5", 0 0, L_000001cab055cc40;  1 drivers
v000001cab0586870_0 .net *"_ivl_7", 0 0, L_000001cab055ccb0;  1 drivers
v000001cab0586910_0 .net *"_ivl_8", 0 0, L_000001cab055b970;  1 drivers
v000001cab0586e10_0 .net "alu_selB", 1 0, L_000001cab0620e40;  alias, 1 drivers
v000001cab0586f50_0 .net "exhaz", 0 0, L_000001cab055beb0;  alias, 1 drivers
v000001cab0586ff0_0 .net "idhaz", 0 0, L_000001cab055c380;  alias, 1 drivers
v000001cab05856f0_0 .net "memhaz", 0 0, L_000001cab055bf90;  alias, 1 drivers
L_000001cab0620e40 .concat8 [ 1 1 0 0], L_000001cab055cd20, L_000001cab055bb30;
S_000001cab0356190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001cab055cf50 .functor NOT 1, L_000001cab055beb0, C4<0>, C4<0>, C4<0>;
L_000001cab055cfc0 .functor AND 1, L_000001cab055bf90, L_000001cab055cf50, C4<1>, C4<1>;
L_000001cab055b740 .functor OR 1, L_000001cab055c380, L_000001cab055cfc0, C4<0>, C4<0>;
L_000001cab055b7b0 .functor OR 1, L_000001cab055c380, L_000001cab055beb0, C4<0>, C4<0>;
v000001cab0587090_0 .net *"_ivl_12", 0 0, L_000001cab055b7b0;  1 drivers
v000001cab0587270_0 .net *"_ivl_2", 0 0, L_000001cab055cf50;  1 drivers
v000001cab0587310_0 .net *"_ivl_5", 0 0, L_000001cab055cfc0;  1 drivers
v000001cab05873b0_0 .net *"_ivl_7", 0 0, L_000001cab055b740;  1 drivers
v000001cab0585790_0 .net "exhaz", 0 0, L_000001cab055beb0;  alias, 1 drivers
v000001cab0501850_0 .net "idhaz", 0 0, L_000001cab055c380;  alias, 1 drivers
v000001cab0501ad0_0 .net "memhaz", 0 0, L_000001cab055bf90;  alias, 1 drivers
v000001cab05024d0_0 .net "store_rs2_forward", 1 0, L_000001cab061f720;  alias, 1 drivers
L_000001cab061f720 .concat8 [ 1 1 0 0], L_000001cab055b740, L_000001cab055b7b0;
S_000001cab04369c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001cab0502cf0_0 .net "EX_ALU_OUT", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab04ecfc0_0 .net "EX_memread", 0 0, v000001cab05ef820_0;  alias, 1 drivers
v000001cab04ed1a0_0 .net "EX_memwrite", 0 0, v000001cab05ef280_0;  alias, 1 drivers
v000001cab05e0a60_0 .net "EX_opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
v000001cab05dfb60_0 .net "EX_rd_ind", 4 0, v000001cab05efb40_0;  alias, 1 drivers
v000001cab05dfde0_0 .net "EX_rd_indzero", 0 0, L_000001cab0691ff0;  1 drivers
v000001cab05dffc0_0 .net "EX_regwrite", 0 0, v000001cab05efc80_0;  alias, 1 drivers
v000001cab05dff20_0 .net "EX_rs2_out", 31 0, v000001cab05f2210_0;  alias, 1 drivers
v000001cab05dfac0_0 .var "MEM_ALU_OUT", 31 0;
v000001cab05dfc00_0 .var "MEM_memread", 0 0;
v000001cab05e0ce0_0 .var "MEM_memwrite", 0 0;
v000001cab05e02e0_0 .var "MEM_opcode", 11 0;
v000001cab05e0d80_0 .var "MEM_rd_ind", 4 0;
v000001cab05dfd40_0 .var "MEM_rd_indzero", 0 0;
v000001cab05e0060_0 .var "MEM_regwrite", 0 0;
v000001cab05df700_0 .var "MEM_rs2", 31 0;
v000001cab05dfe80_0 .net "clk", 0 0, L_000001cab068bd90;  1 drivers
v000001cab05df7a0_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0577d80 .event posedge, v000001cab05df7a0_0, v000001cab05dfe80_0;
S_000001cab0436b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001cab0361470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab03614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab03614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab0361518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab0361550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab0361588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab03615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab03615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab0361630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab0361668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab03616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab03616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab0361710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab0361748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab0361780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab03617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab03617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab0361828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab0361860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab0361898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab03618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab0361908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab0361940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab0361978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab03619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cab068a0b0 .functor XOR 1, L_000001cab068ba80, v000001cab05efaa0_0, C4<0>, C4<0>;
L_000001cab068bbd0 .functor NOT 1, L_000001cab068a0b0, C4<0>, C4<0>, C4<0>;
L_000001cab068bc40 .functor OR 1, v000001cab061cf20_0, L_000001cab068bbd0, C4<0>, C4<0>;
L_000001cab068bcb0 .functor NOT 1, L_000001cab068bc40, C4<0>, C4<0>, C4<0>;
v000001cab05e24f0_0 .net "ALU_OP", 3 0, v000001cab05e2d10_0;  1 drivers
v000001cab05e2630_0 .net "BranchDecision", 0 0, L_000001cab068ba80;  1 drivers
v000001cab05e3350_0 .net "CF", 0 0, v000001cab05e35d0_0;  1 drivers
v000001cab05e1730_0 .net "EX_opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
v000001cab05e2950_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  alias, 1 drivers
v000001cab05e21d0_0 .net "ZF", 0 0, L_000001cab068a740;  1 drivers
L_000001cab0640ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cab05e2770_0 .net/2u *"_ivl_0", 31 0, L_000001cab0640ce8;  1 drivers
v000001cab05e1f50_0 .net *"_ivl_11", 0 0, L_000001cab068bc40;  1 drivers
v000001cab05e2810_0 .net *"_ivl_2", 31 0, L_000001cab0623500;  1 drivers
v000001cab05e1410_0 .net *"_ivl_6", 0 0, L_000001cab068a0b0;  1 drivers
v000001cab05e2db0_0 .net *"_ivl_8", 0 0, L_000001cab068bbd0;  1 drivers
v000001cab05e1ff0_0 .net "alu_out", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab05e1870_0 .net "alu_outw", 31 0, v000001cab05e2310_0;  1 drivers
v000001cab05e2090_0 .net "is_beq", 0 0, v000001cab05ef780_0;  alias, 1 drivers
v000001cab05e1a50_0 .net "is_bne", 0 0, v000001cab05f0400_0;  alias, 1 drivers
v000001cab05e2ef0_0 .net "is_jal", 0 0, v000001cab05f05e0_0;  alias, 1 drivers
v000001cab05e2130_0 .net "oper1", 31 0, v000001cab05efa00_0;  alias, 1 drivers
v000001cab05e30d0_0 .net "oper2", 31 0, v000001cab05ef000_0;  alias, 1 drivers
v000001cab05e1550_0 .net "pc", 31 0, v000001cab05ef640_0;  alias, 1 drivers
v000001cab05e3490_0 .net "predicted", 0 0, v000001cab05efaa0_0;  alias, 1 drivers
v000001cab05e29f0_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
L_000001cab0623500 .arith/sum 32, v000001cab05ef640_0, L_000001cab0640ce8;
L_000001cab0623aa0 .functor MUXZ 32, v000001cab05e2310_0, L_000001cab0623500, v000001cab05f05e0_0, C4<>;
S_000001cab0379ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001cab0436b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001cab068a350 .functor AND 1, v000001cab05ef780_0, L_000001cab0689f60, C4<1>, C4<1>;
L_000001cab068b9a0 .functor NOT 1, L_000001cab0689f60, C4<0>, C4<0>, C4<0>;
L_000001cab068ba10 .functor AND 1, v000001cab05f0400_0, L_000001cab068b9a0, C4<1>, C4<1>;
L_000001cab068ba80 .functor OR 1, L_000001cab068a350, L_000001cab068ba10, C4<0>, C4<0>;
v000001cab05e12d0_0 .net "BranchDecision", 0 0, L_000001cab068ba80;  alias, 1 drivers
v000001cab05e1690_0 .net *"_ivl_2", 0 0, L_000001cab068b9a0;  1 drivers
v000001cab05e2e50_0 .net "is_beq", 0 0, v000001cab05ef780_0;  alias, 1 drivers
v000001cab05e2270_0 .net "is_beq_taken", 0 0, L_000001cab068a350;  1 drivers
v000001cab05e2bd0_0 .net "is_bne", 0 0, v000001cab05f0400_0;  alias, 1 drivers
v000001cab05e1050_0 .net "is_bne_taken", 0 0, L_000001cab068ba10;  1 drivers
v000001cab05e28b0_0 .net "is_eq", 0 0, L_000001cab0689f60;  1 drivers
v000001cab05e3530_0 .net "oper1", 31 0, v000001cab05efa00_0;  alias, 1 drivers
v000001cab05e1eb0_0 .net "oper2", 31 0, v000001cab05ef000_0;  alias, 1 drivers
S_000001cab0379c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001cab0379ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001cab068a270 .functor XOR 1, L_000001cab0623780, L_000001cab06238c0, C4<0>, C4<0>;
L_000001cab068ad60 .functor XOR 1, L_000001cab0623820, L_000001cab0623960, C4<0>, C4<0>;
L_000001cab068b930 .functor XOR 1, L_000001cab0623a00, L_000001cab0623b40, C4<0>, C4<0>;
L_000001cab068b310 .functor XOR 1, L_000001cab0623be0, L_000001cab0623c80, C4<0>, C4<0>;
L_000001cab068a580 .functor XOR 1, L_000001cab0623d20, L_000001cab0623dc0, C4<0>, C4<0>;
L_000001cab068a430 .functor XOR 1, L_000001cab06236e0, L_000001cab0695d30, C4<0>, C4<0>;
L_000001cab068add0 .functor XOR 1, L_000001cab0695830, L_000001cab0695790, C4<0>, C4<0>;
L_000001cab068b460 .functor XOR 1, L_000001cab0695970, L_000001cab06958d0, C4<0>, C4<0>;
L_000001cab068a5f0 .functor XOR 1, L_000001cab0695a10, L_000001cab0695ab0, C4<0>, C4<0>;
L_000001cab068b150 .functor XOR 1, L_000001cab0695bf0, L_000001cab0695b50, C4<0>, C4<0>;
L_000001cab068aba0 .functor XOR 1, L_000001cab0695c90, L_000001cab0695dd0, C4<0>, C4<0>;
L_000001cab068a4a0 .functor XOR 1, L_000001cab0695e70, L_000001cab068e8f0, C4<0>, C4<0>;
L_000001cab068a200 .functor XOR 1, L_000001cab068f2f0, L_000001cab068fc50, C4<0>, C4<0>;
L_000001cab068b4d0 .functor XOR 1, L_000001cab068ec10, L_000001cab068f1b0, C4<0>, C4<0>;
L_000001cab068a970 .functor XOR 1, L_000001cab06901f0, L_000001cab0690510, C4<0>, C4<0>;
L_000001cab068ae40 .functor XOR 1, L_000001cab068fcf0, L_000001cab068fed0, C4<0>, C4<0>;
L_000001cab068a2e0 .functor XOR 1, L_000001cab068f4d0, L_000001cab068f930, C4<0>, C4<0>;
L_000001cab068aeb0 .functor XOR 1, L_000001cab068f250, L_000001cab068ee90, C4<0>, C4<0>;
L_000001cab068b1c0 .functor XOR 1, L_000001cab068e7b0, L_000001cab068f110, C4<0>, C4<0>;
L_000001cab068af20 .functor XOR 1, L_000001cab0690330, L_000001cab0690290, C4<0>, C4<0>;
L_000001cab068a6d0 .functor XOR 1, L_000001cab068fd90, L_000001cab068f570, C4<0>, C4<0>;
L_000001cab068a890 .functor XOR 1, L_000001cab068f390, L_000001cab068e530, C4<0>, C4<0>;
L_000001cab068b620 .functor XOR 1, L_000001cab06903d0, L_000001cab068fe30, C4<0>, C4<0>;
L_000001cab068a7b0 .functor XOR 1, L_000001cab068f430, L_000001cab06906f0, C4<0>, C4<0>;
L_000001cab068a820 .functor XOR 1, L_000001cab068e3f0, L_000001cab068df90, C4<0>, C4<0>;
L_000001cab068b0e0 .functor XOR 1, L_000001cab068ff70, L_000001cab068f7f0, C4<0>, C4<0>;
L_000001cab068b000 .functor XOR 1, L_000001cab068ea30, L_000001cab068e030, C4<0>, C4<0>;
L_000001cab068b690 .functor XOR 1, L_000001cab068fa70, L_000001cab068e2b0, C4<0>, C4<0>;
L_000001cab068b5b0 .functor XOR 1, L_000001cab068e990, L_000001cab068e210, C4<0>, C4<0>;
L_000001cab068b070 .functor XOR 1, L_000001cab068f610, L_000001cab0690150, C4<0>, C4<0>;
L_000001cab068a040 .functor XOR 1, L_000001cab068ecb0, L_000001cab068f6b0, C4<0>, C4<0>;
L_000001cab068b700 .functor XOR 1, L_000001cab068f750, L_000001cab068edf0, C4<0>, C4<0>;
L_000001cab0689f60/0/0 .functor OR 1, L_000001cab0690010, L_000001cab068ead0, L_000001cab06900b0, L_000001cab068eb70;
L_000001cab0689f60/0/4 .functor OR 1, L_000001cab068ef30, L_000001cab068e0d0, L_000001cab068efd0, L_000001cab0690470;
L_000001cab0689f60/0/8 .functor OR 1, L_000001cab068e5d0, L_000001cab0690650, L_000001cab06905b0, L_000001cab068f890;
L_000001cab0689f60/0/12 .functor OR 1, L_000001cab068e170, L_000001cab068e350, L_000001cab068e850, L_000001cab068f070;
L_000001cab0689f60/0/16 .functor OR 1, L_000001cab068e490, L_000001cab068e670, L_000001cab068f9d0, L_000001cab068fb10;
L_000001cab0689f60/0/20 .functor OR 1, L_000001cab068fbb0, L_000001cab068e710, L_000001cab0691eb0, L_000001cab0691f50;
L_000001cab0689f60/0/24 .functor OR 1, L_000001cab0692810, L_000001cab0692e50, L_000001cab0691e10, L_000001cab0692130;
L_000001cab0689f60/0/28 .functor OR 1, L_000001cab06928b0, L_000001cab0692450, L_000001cab0690790, L_000001cab0692ef0;
L_000001cab0689f60/1/0 .functor OR 1, L_000001cab0689f60/0/0, L_000001cab0689f60/0/4, L_000001cab0689f60/0/8, L_000001cab0689f60/0/12;
L_000001cab0689f60/1/4 .functor OR 1, L_000001cab0689f60/0/16, L_000001cab0689f60/0/20, L_000001cab0689f60/0/24, L_000001cab0689f60/0/28;
L_000001cab0689f60 .functor NOR 1, L_000001cab0689f60/1/0, L_000001cab0689f60/1/4, C4<0>, C4<0>;
v000001cab05df980_0 .net *"_ivl_0", 0 0, L_000001cab068a270;  1 drivers
v000001cab05e01a0_0 .net *"_ivl_101", 0 0, L_000001cab068f930;  1 drivers
v000001cab05e0100_0 .net *"_ivl_102", 0 0, L_000001cab068aeb0;  1 drivers
v000001cab05e0880_0 .net *"_ivl_105", 0 0, L_000001cab068f250;  1 drivers
v000001cab05df840_0 .net *"_ivl_107", 0 0, L_000001cab068ee90;  1 drivers
v000001cab05dfca0_0 .net *"_ivl_108", 0 0, L_000001cab068b1c0;  1 drivers
v000001cab05e07e0_0 .net *"_ivl_11", 0 0, L_000001cab0623960;  1 drivers
v000001cab05e0240_0 .net *"_ivl_111", 0 0, L_000001cab068e7b0;  1 drivers
v000001cab05e09c0_0 .net *"_ivl_113", 0 0, L_000001cab068f110;  1 drivers
v000001cab05e0380_0 .net *"_ivl_114", 0 0, L_000001cab068af20;  1 drivers
v000001cab05e0420_0 .net *"_ivl_117", 0 0, L_000001cab0690330;  1 drivers
v000001cab05e04c0_0 .net *"_ivl_119", 0 0, L_000001cab0690290;  1 drivers
v000001cab05e0560_0 .net *"_ivl_12", 0 0, L_000001cab068b930;  1 drivers
v000001cab05e0600_0 .net *"_ivl_120", 0 0, L_000001cab068a6d0;  1 drivers
v000001cab05e06a0_0 .net *"_ivl_123", 0 0, L_000001cab068fd90;  1 drivers
v000001cab05dfa20_0 .net *"_ivl_125", 0 0, L_000001cab068f570;  1 drivers
v000001cab05e0ba0_0 .net *"_ivl_126", 0 0, L_000001cab068a890;  1 drivers
v000001cab05e0740_0 .net *"_ivl_129", 0 0, L_000001cab068f390;  1 drivers
v000001cab05df8e0_0 .net *"_ivl_131", 0 0, L_000001cab068e530;  1 drivers
v000001cab05e0920_0 .net *"_ivl_132", 0 0, L_000001cab068b620;  1 drivers
v000001cab05e0c40_0 .net *"_ivl_135", 0 0, L_000001cab06903d0;  1 drivers
v000001cab05deee0_0 .net *"_ivl_137", 0 0, L_000001cab068fe30;  1 drivers
v000001cab05dd7c0_0 .net *"_ivl_138", 0 0, L_000001cab068a7b0;  1 drivers
v000001cab05ddcc0_0 .net *"_ivl_141", 0 0, L_000001cab068f430;  1 drivers
v000001cab05dd0e0_0 .net *"_ivl_143", 0 0, L_000001cab06906f0;  1 drivers
v000001cab05dec60_0 .net *"_ivl_144", 0 0, L_000001cab068a820;  1 drivers
v000001cab05ddd60_0 .net *"_ivl_147", 0 0, L_000001cab068e3f0;  1 drivers
v000001cab05debc0_0 .net *"_ivl_149", 0 0, L_000001cab068df90;  1 drivers
v000001cab05ded00_0 .net *"_ivl_15", 0 0, L_000001cab0623a00;  1 drivers
v000001cab05de8a0_0 .net *"_ivl_150", 0 0, L_000001cab068b0e0;  1 drivers
v000001cab05df5c0_0 .net *"_ivl_153", 0 0, L_000001cab068ff70;  1 drivers
v000001cab05de260_0 .net *"_ivl_155", 0 0, L_000001cab068f7f0;  1 drivers
v000001cab05df020_0 .net *"_ivl_156", 0 0, L_000001cab068b000;  1 drivers
v000001cab05de3a0_0 .net *"_ivl_159", 0 0, L_000001cab068ea30;  1 drivers
v000001cab05df340_0 .net *"_ivl_161", 0 0, L_000001cab068e030;  1 drivers
v000001cab05dd680_0 .net *"_ivl_162", 0 0, L_000001cab068b690;  1 drivers
v000001cab05de940_0 .net *"_ivl_165", 0 0, L_000001cab068fa70;  1 drivers
v000001cab05de1c0_0 .net *"_ivl_167", 0 0, L_000001cab068e2b0;  1 drivers
v000001cab05de300_0 .net *"_ivl_168", 0 0, L_000001cab068b5b0;  1 drivers
v000001cab05de440_0 .net *"_ivl_17", 0 0, L_000001cab0623b40;  1 drivers
v000001cab05df2a0_0 .net *"_ivl_171", 0 0, L_000001cab068e990;  1 drivers
v000001cab05dd540_0 .net *"_ivl_173", 0 0, L_000001cab068e210;  1 drivers
v000001cab05df480_0 .net *"_ivl_174", 0 0, L_000001cab068b070;  1 drivers
v000001cab05df200_0 .net *"_ivl_177", 0 0, L_000001cab068f610;  1 drivers
v000001cab05df660_0 .net *"_ivl_179", 0 0, L_000001cab0690150;  1 drivers
v000001cab05dd900_0 .net *"_ivl_18", 0 0, L_000001cab068b310;  1 drivers
v000001cab05deda0_0 .net *"_ivl_180", 0 0, L_000001cab068a040;  1 drivers
v000001cab05dd9a0_0 .net *"_ivl_183", 0 0, L_000001cab068ecb0;  1 drivers
v000001cab05de620_0 .net *"_ivl_185", 0 0, L_000001cab068f6b0;  1 drivers
v000001cab05dee40_0 .net *"_ivl_186", 0 0, L_000001cab068b700;  1 drivers
v000001cab05de4e0_0 .net *"_ivl_190", 0 0, L_000001cab068f750;  1 drivers
v000001cab05df520_0 .net *"_ivl_192", 0 0, L_000001cab068edf0;  1 drivers
v000001cab05de080_0 .net *"_ivl_194", 0 0, L_000001cab0690010;  1 drivers
v000001cab05df3e0_0 .net *"_ivl_196", 0 0, L_000001cab068ead0;  1 drivers
v000001cab05dd180_0 .net *"_ivl_198", 0 0, L_000001cab06900b0;  1 drivers
v000001cab05dcf00_0 .net *"_ivl_200", 0 0, L_000001cab068eb70;  1 drivers
v000001cab05ddf40_0 .net *"_ivl_202", 0 0, L_000001cab068ef30;  1 drivers
v000001cab05dd5e0_0 .net *"_ivl_204", 0 0, L_000001cab068e0d0;  1 drivers
v000001cab05ddea0_0 .net *"_ivl_206", 0 0, L_000001cab068efd0;  1 drivers
v000001cab05ddfe0_0 .net *"_ivl_208", 0 0, L_000001cab0690470;  1 drivers
v000001cab05df160_0 .net *"_ivl_21", 0 0, L_000001cab0623be0;  1 drivers
v000001cab05dcfa0_0 .net *"_ivl_210", 0 0, L_000001cab068e5d0;  1 drivers
v000001cab05dd040_0 .net *"_ivl_212", 0 0, L_000001cab0690650;  1 drivers
v000001cab05de120_0 .net *"_ivl_214", 0 0, L_000001cab06905b0;  1 drivers
v000001cab05dde00_0 .net *"_ivl_216", 0 0, L_000001cab068f890;  1 drivers
v000001cab05de580_0 .net *"_ivl_218", 0 0, L_000001cab068e170;  1 drivers
v000001cab05dd720_0 .net *"_ivl_220", 0 0, L_000001cab068e350;  1 drivers
v000001cab05dd860_0 .net *"_ivl_222", 0 0, L_000001cab068e850;  1 drivers
v000001cab05de6c0_0 .net *"_ivl_224", 0 0, L_000001cab068f070;  1 drivers
v000001cab05ddb80_0 .net *"_ivl_226", 0 0, L_000001cab068e490;  1 drivers
v000001cab05dd220_0 .net *"_ivl_228", 0 0, L_000001cab068e670;  1 drivers
v000001cab05dda40_0 .net *"_ivl_23", 0 0, L_000001cab0623c80;  1 drivers
v000001cab05de760_0 .net *"_ivl_230", 0 0, L_000001cab068f9d0;  1 drivers
v000001cab05dd2c0_0 .net *"_ivl_232", 0 0, L_000001cab068fb10;  1 drivers
v000001cab05dd360_0 .net *"_ivl_234", 0 0, L_000001cab068fbb0;  1 drivers
v000001cab05de800_0 .net *"_ivl_236", 0 0, L_000001cab068e710;  1 drivers
v000001cab05de9e0_0 .net *"_ivl_238", 0 0, L_000001cab0691eb0;  1 drivers
v000001cab05ddae0_0 .net *"_ivl_24", 0 0, L_000001cab068a580;  1 drivers
v000001cab05dea80_0 .net *"_ivl_240", 0 0, L_000001cab0691f50;  1 drivers
v000001cab05deb20_0 .net *"_ivl_242", 0 0, L_000001cab0692810;  1 drivers
v000001cab05def80_0 .net *"_ivl_244", 0 0, L_000001cab0692e50;  1 drivers
v000001cab05dd400_0 .net *"_ivl_246", 0 0, L_000001cab0691e10;  1 drivers
v000001cab05ddc20_0 .net *"_ivl_248", 0 0, L_000001cab0692130;  1 drivers
v000001cab05dd4a0_0 .net *"_ivl_250", 0 0, L_000001cab06928b0;  1 drivers
v000001cab05df0c0_0 .net *"_ivl_252", 0 0, L_000001cab0692450;  1 drivers
v000001cab0502c50_0 .net *"_ivl_254", 0 0, L_000001cab0690790;  1 drivers
v000001cab05e4110_0 .net *"_ivl_256", 0 0, L_000001cab0692ef0;  1 drivers
v000001cab05e4610_0 .net *"_ivl_27", 0 0, L_000001cab0623d20;  1 drivers
v000001cab05e4930_0 .net *"_ivl_29", 0 0, L_000001cab0623dc0;  1 drivers
v000001cab05e41b0_0 .net *"_ivl_3", 0 0, L_000001cab0623780;  1 drivers
v000001cab05e3fd0_0 .net *"_ivl_30", 0 0, L_000001cab068a430;  1 drivers
v000001cab05e4250_0 .net *"_ivl_33", 0 0, L_000001cab06236e0;  1 drivers
v000001cab05e3d50_0 .net *"_ivl_35", 0 0, L_000001cab0695d30;  1 drivers
v000001cab05e44d0_0 .net *"_ivl_36", 0 0, L_000001cab068add0;  1 drivers
v000001cab05e3b70_0 .net *"_ivl_39", 0 0, L_000001cab0695830;  1 drivers
v000001cab05e3710_0 .net *"_ivl_41", 0 0, L_000001cab0695790;  1 drivers
v000001cab05e3ad0_0 .net *"_ivl_42", 0 0, L_000001cab068b460;  1 drivers
v000001cab05e4bb0_0 .net *"_ivl_45", 0 0, L_000001cab0695970;  1 drivers
v000001cab05e4c50_0 .net *"_ivl_47", 0 0, L_000001cab06958d0;  1 drivers
v000001cab05e42f0_0 .net *"_ivl_48", 0 0, L_000001cab068a5f0;  1 drivers
v000001cab05e4070_0 .net *"_ivl_5", 0 0, L_000001cab06238c0;  1 drivers
v000001cab05e4390_0 .net *"_ivl_51", 0 0, L_000001cab0695a10;  1 drivers
v000001cab05e3c10_0 .net *"_ivl_53", 0 0, L_000001cab0695ab0;  1 drivers
v000001cab05e3cb0_0 .net *"_ivl_54", 0 0, L_000001cab068b150;  1 drivers
v000001cab05e4430_0 .net *"_ivl_57", 0 0, L_000001cab0695bf0;  1 drivers
v000001cab05e3e90_0 .net *"_ivl_59", 0 0, L_000001cab0695b50;  1 drivers
v000001cab05e4b10_0 .net *"_ivl_6", 0 0, L_000001cab068ad60;  1 drivers
v000001cab05e3df0_0 .net *"_ivl_60", 0 0, L_000001cab068aba0;  1 drivers
v000001cab05e4570_0 .net *"_ivl_63", 0 0, L_000001cab0695c90;  1 drivers
v000001cab05e4cf0_0 .net *"_ivl_65", 0 0, L_000001cab0695dd0;  1 drivers
v000001cab05e3990_0 .net *"_ivl_66", 0 0, L_000001cab068a4a0;  1 drivers
v000001cab05e46b0_0 .net *"_ivl_69", 0 0, L_000001cab0695e70;  1 drivers
v000001cab05e4750_0 .net *"_ivl_71", 0 0, L_000001cab068e8f0;  1 drivers
v000001cab05e3f30_0 .net *"_ivl_72", 0 0, L_000001cab068a200;  1 drivers
v000001cab05e47f0_0 .net *"_ivl_75", 0 0, L_000001cab068f2f0;  1 drivers
v000001cab05e4890_0 .net *"_ivl_77", 0 0, L_000001cab068fc50;  1 drivers
v000001cab05e49d0_0 .net *"_ivl_78", 0 0, L_000001cab068b4d0;  1 drivers
v000001cab05e4d90_0 .net *"_ivl_81", 0 0, L_000001cab068ec10;  1 drivers
v000001cab05e4a70_0 .net *"_ivl_83", 0 0, L_000001cab068f1b0;  1 drivers
v000001cab05e37b0_0 .net *"_ivl_84", 0 0, L_000001cab068a970;  1 drivers
v000001cab05e3850_0 .net *"_ivl_87", 0 0, L_000001cab06901f0;  1 drivers
v000001cab05e38f0_0 .net *"_ivl_89", 0 0, L_000001cab0690510;  1 drivers
v000001cab05e3a30_0 .net *"_ivl_9", 0 0, L_000001cab0623820;  1 drivers
v000001cab05e3670_0 .net *"_ivl_90", 0 0, L_000001cab068ae40;  1 drivers
v000001cab05e14b0_0 .net *"_ivl_93", 0 0, L_000001cab068fcf0;  1 drivers
v000001cab05e26d0_0 .net *"_ivl_95", 0 0, L_000001cab068fed0;  1 drivers
v000001cab05e1cd0_0 .net *"_ivl_96", 0 0, L_000001cab068a2e0;  1 drivers
v000001cab05e1370_0 .net *"_ivl_99", 0 0, L_000001cab068f4d0;  1 drivers
v000001cab05e0fb0_0 .net "a", 31 0, v000001cab05efa00_0;  alias, 1 drivers
v000001cab05e1e10_0 .net "b", 31 0, v000001cab05ef000_0;  alias, 1 drivers
v000001cab05e3030_0 .net "out", 0 0, L_000001cab0689f60;  alias, 1 drivers
v000001cab05e1c30_0 .net "temp", 31 0, L_000001cab068ed50;  1 drivers
L_000001cab0623780 .part v000001cab05efa00_0, 0, 1;
L_000001cab06238c0 .part v000001cab05ef000_0, 0, 1;
L_000001cab0623820 .part v000001cab05efa00_0, 1, 1;
L_000001cab0623960 .part v000001cab05ef000_0, 1, 1;
L_000001cab0623a00 .part v000001cab05efa00_0, 2, 1;
L_000001cab0623b40 .part v000001cab05ef000_0, 2, 1;
L_000001cab0623be0 .part v000001cab05efa00_0, 3, 1;
L_000001cab0623c80 .part v000001cab05ef000_0, 3, 1;
L_000001cab0623d20 .part v000001cab05efa00_0, 4, 1;
L_000001cab0623dc0 .part v000001cab05ef000_0, 4, 1;
L_000001cab06236e0 .part v000001cab05efa00_0, 5, 1;
L_000001cab0695d30 .part v000001cab05ef000_0, 5, 1;
L_000001cab0695830 .part v000001cab05efa00_0, 6, 1;
L_000001cab0695790 .part v000001cab05ef000_0, 6, 1;
L_000001cab0695970 .part v000001cab05efa00_0, 7, 1;
L_000001cab06958d0 .part v000001cab05ef000_0, 7, 1;
L_000001cab0695a10 .part v000001cab05efa00_0, 8, 1;
L_000001cab0695ab0 .part v000001cab05ef000_0, 8, 1;
L_000001cab0695bf0 .part v000001cab05efa00_0, 9, 1;
L_000001cab0695b50 .part v000001cab05ef000_0, 9, 1;
L_000001cab0695c90 .part v000001cab05efa00_0, 10, 1;
L_000001cab0695dd0 .part v000001cab05ef000_0, 10, 1;
L_000001cab0695e70 .part v000001cab05efa00_0, 11, 1;
L_000001cab068e8f0 .part v000001cab05ef000_0, 11, 1;
L_000001cab068f2f0 .part v000001cab05efa00_0, 12, 1;
L_000001cab068fc50 .part v000001cab05ef000_0, 12, 1;
L_000001cab068ec10 .part v000001cab05efa00_0, 13, 1;
L_000001cab068f1b0 .part v000001cab05ef000_0, 13, 1;
L_000001cab06901f0 .part v000001cab05efa00_0, 14, 1;
L_000001cab0690510 .part v000001cab05ef000_0, 14, 1;
L_000001cab068fcf0 .part v000001cab05efa00_0, 15, 1;
L_000001cab068fed0 .part v000001cab05ef000_0, 15, 1;
L_000001cab068f4d0 .part v000001cab05efa00_0, 16, 1;
L_000001cab068f930 .part v000001cab05ef000_0, 16, 1;
L_000001cab068f250 .part v000001cab05efa00_0, 17, 1;
L_000001cab068ee90 .part v000001cab05ef000_0, 17, 1;
L_000001cab068e7b0 .part v000001cab05efa00_0, 18, 1;
L_000001cab068f110 .part v000001cab05ef000_0, 18, 1;
L_000001cab0690330 .part v000001cab05efa00_0, 19, 1;
L_000001cab0690290 .part v000001cab05ef000_0, 19, 1;
L_000001cab068fd90 .part v000001cab05efa00_0, 20, 1;
L_000001cab068f570 .part v000001cab05ef000_0, 20, 1;
L_000001cab068f390 .part v000001cab05efa00_0, 21, 1;
L_000001cab068e530 .part v000001cab05ef000_0, 21, 1;
L_000001cab06903d0 .part v000001cab05efa00_0, 22, 1;
L_000001cab068fe30 .part v000001cab05ef000_0, 22, 1;
L_000001cab068f430 .part v000001cab05efa00_0, 23, 1;
L_000001cab06906f0 .part v000001cab05ef000_0, 23, 1;
L_000001cab068e3f0 .part v000001cab05efa00_0, 24, 1;
L_000001cab068df90 .part v000001cab05ef000_0, 24, 1;
L_000001cab068ff70 .part v000001cab05efa00_0, 25, 1;
L_000001cab068f7f0 .part v000001cab05ef000_0, 25, 1;
L_000001cab068ea30 .part v000001cab05efa00_0, 26, 1;
L_000001cab068e030 .part v000001cab05ef000_0, 26, 1;
L_000001cab068fa70 .part v000001cab05efa00_0, 27, 1;
L_000001cab068e2b0 .part v000001cab05ef000_0, 27, 1;
L_000001cab068e990 .part v000001cab05efa00_0, 28, 1;
L_000001cab068e210 .part v000001cab05ef000_0, 28, 1;
L_000001cab068f610 .part v000001cab05efa00_0, 29, 1;
L_000001cab0690150 .part v000001cab05ef000_0, 29, 1;
L_000001cab068ecb0 .part v000001cab05efa00_0, 30, 1;
L_000001cab068f6b0 .part v000001cab05ef000_0, 30, 1;
LS_000001cab068ed50_0_0 .concat8 [ 1 1 1 1], L_000001cab068a270, L_000001cab068ad60, L_000001cab068b930, L_000001cab068b310;
LS_000001cab068ed50_0_4 .concat8 [ 1 1 1 1], L_000001cab068a580, L_000001cab068a430, L_000001cab068add0, L_000001cab068b460;
LS_000001cab068ed50_0_8 .concat8 [ 1 1 1 1], L_000001cab068a5f0, L_000001cab068b150, L_000001cab068aba0, L_000001cab068a4a0;
LS_000001cab068ed50_0_12 .concat8 [ 1 1 1 1], L_000001cab068a200, L_000001cab068b4d0, L_000001cab068a970, L_000001cab068ae40;
LS_000001cab068ed50_0_16 .concat8 [ 1 1 1 1], L_000001cab068a2e0, L_000001cab068aeb0, L_000001cab068b1c0, L_000001cab068af20;
LS_000001cab068ed50_0_20 .concat8 [ 1 1 1 1], L_000001cab068a6d0, L_000001cab068a890, L_000001cab068b620, L_000001cab068a7b0;
LS_000001cab068ed50_0_24 .concat8 [ 1 1 1 1], L_000001cab068a820, L_000001cab068b0e0, L_000001cab068b000, L_000001cab068b690;
LS_000001cab068ed50_0_28 .concat8 [ 1 1 1 1], L_000001cab068b5b0, L_000001cab068b070, L_000001cab068a040, L_000001cab068b700;
LS_000001cab068ed50_1_0 .concat8 [ 4 4 4 4], LS_000001cab068ed50_0_0, LS_000001cab068ed50_0_4, LS_000001cab068ed50_0_8, LS_000001cab068ed50_0_12;
LS_000001cab068ed50_1_4 .concat8 [ 4 4 4 4], LS_000001cab068ed50_0_16, LS_000001cab068ed50_0_20, LS_000001cab068ed50_0_24, LS_000001cab068ed50_0_28;
L_000001cab068ed50 .concat8 [ 16 16 0 0], LS_000001cab068ed50_1_0, LS_000001cab068ed50_1_4;
L_000001cab068f750 .part v000001cab05efa00_0, 31, 1;
L_000001cab068edf0 .part v000001cab05ef000_0, 31, 1;
L_000001cab0690010 .part L_000001cab068ed50, 0, 1;
L_000001cab068ead0 .part L_000001cab068ed50, 1, 1;
L_000001cab06900b0 .part L_000001cab068ed50, 2, 1;
L_000001cab068eb70 .part L_000001cab068ed50, 3, 1;
L_000001cab068ef30 .part L_000001cab068ed50, 4, 1;
L_000001cab068e0d0 .part L_000001cab068ed50, 5, 1;
L_000001cab068efd0 .part L_000001cab068ed50, 6, 1;
L_000001cab0690470 .part L_000001cab068ed50, 7, 1;
L_000001cab068e5d0 .part L_000001cab068ed50, 8, 1;
L_000001cab0690650 .part L_000001cab068ed50, 9, 1;
L_000001cab06905b0 .part L_000001cab068ed50, 10, 1;
L_000001cab068f890 .part L_000001cab068ed50, 11, 1;
L_000001cab068e170 .part L_000001cab068ed50, 12, 1;
L_000001cab068e350 .part L_000001cab068ed50, 13, 1;
L_000001cab068e850 .part L_000001cab068ed50, 14, 1;
L_000001cab068f070 .part L_000001cab068ed50, 15, 1;
L_000001cab068e490 .part L_000001cab068ed50, 16, 1;
L_000001cab068e670 .part L_000001cab068ed50, 17, 1;
L_000001cab068f9d0 .part L_000001cab068ed50, 18, 1;
L_000001cab068fb10 .part L_000001cab068ed50, 19, 1;
L_000001cab068fbb0 .part L_000001cab068ed50, 20, 1;
L_000001cab068e710 .part L_000001cab068ed50, 21, 1;
L_000001cab0691eb0 .part L_000001cab068ed50, 22, 1;
L_000001cab0691f50 .part L_000001cab068ed50, 23, 1;
L_000001cab0692810 .part L_000001cab068ed50, 24, 1;
L_000001cab0692e50 .part L_000001cab068ed50, 25, 1;
L_000001cab0691e10 .part L_000001cab068ed50, 26, 1;
L_000001cab0692130 .part L_000001cab068ed50, 27, 1;
L_000001cab06928b0 .part L_000001cab068ed50, 28, 1;
L_000001cab0692450 .part L_000001cab068ed50, 29, 1;
L_000001cab0690790 .part L_000001cab068ed50, 30, 1;
L_000001cab0692ef0 .part L_000001cab068ed50, 31, 1;
S_000001cab03bc8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001cab0436b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001cab0577c40 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001cab068a740 .functor NOT 1, L_000001cab0623460, C4<0>, C4<0>, C4<0>;
v000001cab05e1d70_0 .net "A", 31 0, v000001cab05efa00_0;  alias, 1 drivers
v000001cab05e23b0_0 .net "ALUOP", 3 0, v000001cab05e2d10_0;  alias, 1 drivers
v000001cab05e33f0_0 .net "B", 31 0, v000001cab05ef000_0;  alias, 1 drivers
v000001cab05e35d0_0 .var "CF", 0 0;
v000001cab05e2590_0 .net "ZF", 0 0, L_000001cab068a740;  alias, 1 drivers
v000001cab05e2450_0 .net *"_ivl_1", 0 0, L_000001cab0623460;  1 drivers
v000001cab05e2310_0 .var "res", 31 0;
E_000001cab0578400 .event anyedge, v000001cab05e23b0_0, v000001cab05e0fb0_0, v000001cab05e1e10_0, v000001cab05e35d0_0;
L_000001cab0623460 .reduce/or v000001cab05e2310_0;
S_000001cab03bca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001cab0436b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001cab0597d40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab0597d78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab0597db0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab0597de8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab0597e20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab0597e58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab0597e90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab0597ec8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab0597f00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab0597f38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab0597f70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab0597fa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab0597fe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab0598018 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab0598050 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab0598088 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05980c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05980f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab0598130 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab0598168 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05981a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05981d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab0598210 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab0598248 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab0598280 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05e2d10_0 .var "ALU_OP", 3 0;
v000001cab05e2f90_0 .net "opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
E_000001cab0578440 .event anyedge, v000001cab05e0a60_0;
S_000001cab03c3170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001cab05ed5c0_0 .net "EX1_forward_to_B", 31 0, v000001cab05ede80_0;  alias, 1 drivers
v000001cab05eed80_0 .net "EX_PFC", 31 0, v000001cab05eeec0_0;  alias, 1 drivers
v000001cab05eeb00_0 .net "EX_PFC_to_IF", 31 0, L_000001cab0623280;  alias, 1 drivers
v000001cab05ed660_0 .net "alu_selA", 1 0, L_000001cab061d7e0;  alias, 1 drivers
v000001cab05ee880_0 .net "alu_selB", 1 0, L_000001cab0620e40;  alias, 1 drivers
v000001cab05ec800_0 .net "ex_haz", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab05ecda0_0 .net "id_haz", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab05ecb20_0 .net "is_jr", 0 0, v000001cab05edca0_0;  alias, 1 drivers
v000001cab05ed0c0_0 .net "mem_haz", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab05ee420_0 .net "oper1", 31 0, L_000001cab0625d10;  alias, 1 drivers
v000001cab05ee1a0_0 .net "oper2", 31 0, L_000001cab068aac0;  alias, 1 drivers
v000001cab05edb60_0 .net "pc", 31 0, v000001cab05edc00_0;  alias, 1 drivers
v000001cab05ee2e0_0 .net "rs1", 31 0, v000001cab05ece40_0;  alias, 1 drivers
v000001cab05ee100_0 .net "rs2_in", 31 0, v000001cab05ed200_0;  alias, 1 drivers
v000001cab05ed3e0_0 .net "rs2_out", 31 0, L_000001cab068b2a0;  alias, 1 drivers
v000001cab05ed980_0 .net "store_rs2_forward", 1 0, L_000001cab061f720;  alias, 1 drivers
L_000001cab0623280 .functor MUXZ 32, v000001cab05eeec0_0, L_000001cab0625d10, v000001cab05edca0_0, C4<>;
S_000001cab03c3300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001cab03c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cab0577880 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cab0624ab0 .functor NOT 1, L_000001cab0621020, C4<0>, C4<0>, C4<0>;
L_000001cab06256f0 .functor NOT 1, L_000001cab0622240, C4<0>, C4<0>, C4<0>;
L_000001cab06250d0 .functor NOT 1, L_000001cab0621840, C4<0>, C4<0>, C4<0>;
L_000001cab0625450 .functor NOT 1, L_000001cab0621700, C4<0>, C4<0>, C4<0>;
L_000001cab06257d0 .functor AND 32, L_000001cab06249d0, v000001cab05ece40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0624180 .functor AND 32, L_000001cab0625060, L_000001cab06a6d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0624260 .functor OR 32, L_000001cab06257d0, L_000001cab0624180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab06241f0 .functor AND 32, L_000001cab0625290, v000001cab05dfac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0625c30 .functor OR 32, L_000001cab0624260, L_000001cab06241f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab0625ca0 .functor AND 32, L_000001cab06254c0, L_000001cab0623aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0625d10 .functor OR 32, L_000001cab0625c30, L_000001cab0625ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab05e1230_0 .net *"_ivl_1", 0 0, L_000001cab0621020;  1 drivers
v000001cab05e17d0_0 .net *"_ivl_13", 0 0, L_000001cab0621840;  1 drivers
v000001cab05e19b0_0 .net *"_ivl_14", 0 0, L_000001cab06250d0;  1 drivers
v000001cab05e1af0_0 .net *"_ivl_19", 0 0, L_000001cab0622c40;  1 drivers
v000001cab05e71e0_0 .net *"_ivl_2", 0 0, L_000001cab0624ab0;  1 drivers
v000001cab05e67e0_0 .net *"_ivl_23", 0 0, L_000001cab0622ce0;  1 drivers
v000001cab05e7640_0 .net *"_ivl_27", 0 0, L_000001cab0621700;  1 drivers
v000001cab05e8860_0 .net *"_ivl_28", 0 0, L_000001cab0625450;  1 drivers
v000001cab05e7960_0 .net *"_ivl_33", 0 0, L_000001cab06231e0;  1 drivers
v000001cab05e6d80_0 .net *"_ivl_37", 0 0, L_000001cab0621520;  1 drivers
v000001cab05e8e00_0 .net *"_ivl_40", 31 0, L_000001cab06257d0;  1 drivers
v000001cab05e69c0_0 .net *"_ivl_42", 31 0, L_000001cab0624180;  1 drivers
v000001cab05e8680_0 .net *"_ivl_44", 31 0, L_000001cab0624260;  1 drivers
v000001cab05e7aa0_0 .net *"_ivl_46", 31 0, L_000001cab06241f0;  1 drivers
v000001cab05e8900_0 .net *"_ivl_48", 31 0, L_000001cab0625c30;  1 drivers
v000001cab05e6ec0_0 .net *"_ivl_50", 31 0, L_000001cab0625ca0;  1 drivers
v000001cab05e8d60_0 .net *"_ivl_7", 0 0, L_000001cab0622240;  1 drivers
v000001cab05e7a00_0 .net *"_ivl_8", 0 0, L_000001cab06256f0;  1 drivers
v000001cab05e7140_0 .net "ina", 31 0, v000001cab05ece40_0;  alias, 1 drivers
v000001cab05e7b40_0 .net "inb", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab05e8cc0_0 .net "inc", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab05e7c80_0 .net "ind", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab05e8ea0_0 .net "out", 31 0, L_000001cab0625d10;  alias, 1 drivers
v000001cab05e6880_0 .net "s0", 31 0, L_000001cab06249d0;  1 drivers
v000001cab05e8400_0 .net "s1", 31 0, L_000001cab0625060;  1 drivers
v000001cab05e6920_0 .net "s2", 31 0, L_000001cab0625290;  1 drivers
v000001cab05e7500_0 .net "s3", 31 0, L_000001cab06254c0;  1 drivers
v000001cab05e6f60_0 .net "sel", 1 0, L_000001cab061d7e0;  alias, 1 drivers
L_000001cab0621020 .part L_000001cab061d7e0, 1, 1;
LS_000001cab0621660_0_0 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_4 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_8 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_12 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_16 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_20 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_24 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_0_28 .concat [ 1 1 1 1], L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0, L_000001cab0624ab0;
LS_000001cab0621660_1_0 .concat [ 4 4 4 4], LS_000001cab0621660_0_0, LS_000001cab0621660_0_4, LS_000001cab0621660_0_8, LS_000001cab0621660_0_12;
LS_000001cab0621660_1_4 .concat [ 4 4 4 4], LS_000001cab0621660_0_16, LS_000001cab0621660_0_20, LS_000001cab0621660_0_24, LS_000001cab0621660_0_28;
L_000001cab0621660 .concat [ 16 16 0 0], LS_000001cab0621660_1_0, LS_000001cab0621660_1_4;
L_000001cab0622240 .part L_000001cab061d7e0, 0, 1;
LS_000001cab0621ca0_0_0 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_4 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_8 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_12 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_16 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_20 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_24 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_0_28 .concat [ 1 1 1 1], L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0, L_000001cab06256f0;
LS_000001cab0621ca0_1_0 .concat [ 4 4 4 4], LS_000001cab0621ca0_0_0, LS_000001cab0621ca0_0_4, LS_000001cab0621ca0_0_8, LS_000001cab0621ca0_0_12;
LS_000001cab0621ca0_1_4 .concat [ 4 4 4 4], LS_000001cab0621ca0_0_16, LS_000001cab0621ca0_0_20, LS_000001cab0621ca0_0_24, LS_000001cab0621ca0_0_28;
L_000001cab0621ca0 .concat [ 16 16 0 0], LS_000001cab0621ca0_1_0, LS_000001cab0621ca0_1_4;
L_000001cab0621840 .part L_000001cab061d7e0, 1, 1;
LS_000001cab0622100_0_0 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_4 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_8 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_12 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_16 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_20 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_24 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_0_28 .concat [ 1 1 1 1], L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0, L_000001cab06250d0;
LS_000001cab0622100_1_0 .concat [ 4 4 4 4], LS_000001cab0622100_0_0, LS_000001cab0622100_0_4, LS_000001cab0622100_0_8, LS_000001cab0622100_0_12;
LS_000001cab0622100_1_4 .concat [ 4 4 4 4], LS_000001cab0622100_0_16, LS_000001cab0622100_0_20, LS_000001cab0622100_0_24, LS_000001cab0622100_0_28;
L_000001cab0622100 .concat [ 16 16 0 0], LS_000001cab0622100_1_0, LS_000001cab0622100_1_4;
L_000001cab0622c40 .part L_000001cab061d7e0, 0, 1;
LS_000001cab06224c0_0_0 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_4 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_8 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_12 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_16 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_20 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_24 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_0_28 .concat [ 1 1 1 1], L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40, L_000001cab0622c40;
LS_000001cab06224c0_1_0 .concat [ 4 4 4 4], LS_000001cab06224c0_0_0, LS_000001cab06224c0_0_4, LS_000001cab06224c0_0_8, LS_000001cab06224c0_0_12;
LS_000001cab06224c0_1_4 .concat [ 4 4 4 4], LS_000001cab06224c0_0_16, LS_000001cab06224c0_0_20, LS_000001cab06224c0_0_24, LS_000001cab06224c0_0_28;
L_000001cab06224c0 .concat [ 16 16 0 0], LS_000001cab06224c0_1_0, LS_000001cab06224c0_1_4;
L_000001cab0622ce0 .part L_000001cab061d7e0, 1, 1;
LS_000001cab0621b60_0_0 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_4 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_8 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_12 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_16 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_20 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_24 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_0_28 .concat [ 1 1 1 1], L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0, L_000001cab0622ce0;
LS_000001cab0621b60_1_0 .concat [ 4 4 4 4], LS_000001cab0621b60_0_0, LS_000001cab0621b60_0_4, LS_000001cab0621b60_0_8, LS_000001cab0621b60_0_12;
LS_000001cab0621b60_1_4 .concat [ 4 4 4 4], LS_000001cab0621b60_0_16, LS_000001cab0621b60_0_20, LS_000001cab0621b60_0_24, LS_000001cab0621b60_0_28;
L_000001cab0621b60 .concat [ 16 16 0 0], LS_000001cab0621b60_1_0, LS_000001cab0621b60_1_4;
L_000001cab0621700 .part L_000001cab061d7e0, 0, 1;
LS_000001cab0621200_0_0 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_4 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_8 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_12 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_16 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_20 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_24 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_0_28 .concat [ 1 1 1 1], L_000001cab0625450, L_000001cab0625450, L_000001cab0625450, L_000001cab0625450;
LS_000001cab0621200_1_0 .concat [ 4 4 4 4], LS_000001cab0621200_0_0, LS_000001cab0621200_0_4, LS_000001cab0621200_0_8, LS_000001cab0621200_0_12;
LS_000001cab0621200_1_4 .concat [ 4 4 4 4], LS_000001cab0621200_0_16, LS_000001cab0621200_0_20, LS_000001cab0621200_0_24, LS_000001cab0621200_0_28;
L_000001cab0621200 .concat [ 16 16 0 0], LS_000001cab0621200_1_0, LS_000001cab0621200_1_4;
L_000001cab06231e0 .part L_000001cab061d7e0, 1, 1;
LS_000001cab0620ee0_0_0 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_4 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_8 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_12 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_16 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_20 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_24 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_0_28 .concat [ 1 1 1 1], L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0, L_000001cab06231e0;
LS_000001cab0620ee0_1_0 .concat [ 4 4 4 4], LS_000001cab0620ee0_0_0, LS_000001cab0620ee0_0_4, LS_000001cab0620ee0_0_8, LS_000001cab0620ee0_0_12;
LS_000001cab0620ee0_1_4 .concat [ 4 4 4 4], LS_000001cab0620ee0_0_16, LS_000001cab0620ee0_0_20, LS_000001cab0620ee0_0_24, LS_000001cab0620ee0_0_28;
L_000001cab0620ee0 .concat [ 16 16 0 0], LS_000001cab0620ee0_1_0, LS_000001cab0620ee0_1_4;
L_000001cab0621520 .part L_000001cab061d7e0, 0, 1;
LS_000001cab06230a0_0_0 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_4 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_8 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_12 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_16 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_20 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_24 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_0_28 .concat [ 1 1 1 1], L_000001cab0621520, L_000001cab0621520, L_000001cab0621520, L_000001cab0621520;
LS_000001cab06230a0_1_0 .concat [ 4 4 4 4], LS_000001cab06230a0_0_0, LS_000001cab06230a0_0_4, LS_000001cab06230a0_0_8, LS_000001cab06230a0_0_12;
LS_000001cab06230a0_1_4 .concat [ 4 4 4 4], LS_000001cab06230a0_0_16, LS_000001cab06230a0_0_20, LS_000001cab06230a0_0_24, LS_000001cab06230a0_0_28;
L_000001cab06230a0 .concat [ 16 16 0 0], LS_000001cab06230a0_1_0, LS_000001cab06230a0_1_4;
S_000001cab0378230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cab03c3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab06249d0 .functor AND 32, L_000001cab0621660, L_000001cab0621ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e2a90_0 .net "in1", 31 0, L_000001cab0621660;  1 drivers
v000001cab05e3210_0 .net "in2", 31 0, L_000001cab0621ca0;  1 drivers
v000001cab05e2b30_0 .net "out", 31 0, L_000001cab06249d0;  alias, 1 drivers
S_000001cab03783c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cab03c3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab0625060 .functor AND 32, L_000001cab0622100, L_000001cab06224c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e0f10_0 .net "in1", 31 0, L_000001cab0622100;  1 drivers
v000001cab05e2c70_0 .net "in2", 31 0, L_000001cab06224c0;  1 drivers
v000001cab05e1b90_0 .net "out", 31 0, L_000001cab0625060;  alias, 1 drivers
S_000001cab03b1570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cab03c3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab0625290 .functor AND 32, L_000001cab0621b60, L_000001cab0621200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e3170_0 .net "in1", 31 0, L_000001cab0621b60;  1 drivers
v000001cab05e15f0_0 .net "in2", 31 0, L_000001cab0621200;  1 drivers
v000001cab05e10f0_0 .net "out", 31 0, L_000001cab0625290;  alias, 1 drivers
S_000001cab05e6530 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cab03c3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab06254c0 .functor AND 32, L_000001cab0620ee0, L_000001cab06230a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e1910_0 .net "in1", 31 0, L_000001cab0620ee0;  1 drivers
v000001cab05e32b0_0 .net "in2", 31 0, L_000001cab06230a0;  1 drivers
v000001cab05e1190_0 .net "out", 31 0, L_000001cab06254c0;  alias, 1 drivers
S_000001cab05e5a40 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001cab03c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cab0577dc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cab0625b50 .functor NOT 1, L_000001cab0621f20, C4<0>, C4<0>, C4<0>;
L_000001cab0625bc0 .functor NOT 1, L_000001cab0622d80, C4<0>, C4<0>, C4<0>;
L_000001cab0625df0 .functor NOT 1, L_000001cab0622380, C4<0>, C4<0>, C4<0>;
L_000001cab068b7e0 .functor NOT 1, L_000001cab06226a0, C4<0>, C4<0>, C4<0>;
L_000001cab068a120 .functor AND 32, L_000001cab0625ae0, v000001cab05ede80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068a660 .functor AND 32, L_000001cab0625d80, L_000001cab06a6d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068ac80 .functor OR 32, L_000001cab068a120, L_000001cab068a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab068a190 .functor AND 32, L_000001cab055c5b0, v000001cab05dfac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068a3c0 .functor OR 32, L_000001cab068ac80, L_000001cab068a190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab068b850 .functor AND 32, L_000001cab068b540, L_000001cab0623aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068aac0 .functor OR 32, L_000001cab068a3c0, L_000001cab068b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab05e6c40_0 .net *"_ivl_1", 0 0, L_000001cab0621f20;  1 drivers
v000001cab05e6ba0_0 .net *"_ivl_13", 0 0, L_000001cab0622380;  1 drivers
v000001cab05e84a0_0 .net *"_ivl_14", 0 0, L_000001cab0625df0;  1 drivers
v000001cab05e7280_0 .net *"_ivl_19", 0 0, L_000001cab0621980;  1 drivers
v000001cab05e8360_0 .net *"_ivl_2", 0 0, L_000001cab0625b50;  1 drivers
v000001cab05e7820_0 .net *"_ivl_23", 0 0, L_000001cab0622a60;  1 drivers
v000001cab05e8a40_0 .net *"_ivl_27", 0 0, L_000001cab06226a0;  1 drivers
v000001cab05e8ae0_0 .net *"_ivl_28", 0 0, L_000001cab068b7e0;  1 drivers
v000001cab05e8b80_0 .net *"_ivl_33", 0 0, L_000001cab0621ac0;  1 drivers
v000001cab05e8c20_0 .net *"_ivl_37", 0 0, L_000001cab0622920;  1 drivers
v000001cab05e6ce0_0 .net *"_ivl_40", 31 0, L_000001cab068a120;  1 drivers
v000001cab05e80e0_0 .net *"_ivl_42", 31 0, L_000001cab068a660;  1 drivers
v000001cab05e7320_0 .net *"_ivl_44", 31 0, L_000001cab068ac80;  1 drivers
v000001cab05e7be0_0 .net *"_ivl_46", 31 0, L_000001cab068a190;  1 drivers
v000001cab05e85e0_0 .net *"_ivl_48", 31 0, L_000001cab068a3c0;  1 drivers
v000001cab05e7460_0 .net *"_ivl_50", 31 0, L_000001cab068b850;  1 drivers
v000001cab05e75a0_0 .net *"_ivl_7", 0 0, L_000001cab0622d80;  1 drivers
v000001cab05e8180_0 .net *"_ivl_8", 0 0, L_000001cab0625bc0;  1 drivers
v000001cab05e7780_0 .net "ina", 31 0, v000001cab05ede80_0;  alias, 1 drivers
v000001cab05e8720_0 .net "inb", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab05e78c0_0 .net "inc", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab05e7dc0_0 .net "ind", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab05e7e60_0 .net "out", 31 0, L_000001cab068aac0;  alias, 1 drivers
v000001cab05e7f00_0 .net "s0", 31 0, L_000001cab0625ae0;  1 drivers
v000001cab05e7fa0_0 .net "s1", 31 0, L_000001cab0625d80;  1 drivers
v000001cab05e8040_0 .net "s2", 31 0, L_000001cab055c5b0;  1 drivers
v000001cab05e8220_0 .net "s3", 31 0, L_000001cab068b540;  1 drivers
v000001cab05e82c0_0 .net "sel", 1 0, L_000001cab0620e40;  alias, 1 drivers
L_000001cab0621f20 .part L_000001cab0620e40, 1, 1;
LS_000001cab06218e0_0_0 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_4 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_8 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_12 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_16 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_20 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_24 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_0_28 .concat [ 1 1 1 1], L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50, L_000001cab0625b50;
LS_000001cab06218e0_1_0 .concat [ 4 4 4 4], LS_000001cab06218e0_0_0, LS_000001cab06218e0_0_4, LS_000001cab06218e0_0_8, LS_000001cab06218e0_0_12;
LS_000001cab06218e0_1_4 .concat [ 4 4 4 4], LS_000001cab06218e0_0_16, LS_000001cab06218e0_0_20, LS_000001cab06218e0_0_24, LS_000001cab06218e0_0_28;
L_000001cab06218e0 .concat [ 16 16 0 0], LS_000001cab06218e0_1_0, LS_000001cab06218e0_1_4;
L_000001cab0622d80 .part L_000001cab0620e40, 0, 1;
LS_000001cab06215c0_0_0 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_4 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_8 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_12 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_16 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_20 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_24 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_0_28 .concat [ 1 1 1 1], L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0, L_000001cab0625bc0;
LS_000001cab06215c0_1_0 .concat [ 4 4 4 4], LS_000001cab06215c0_0_0, LS_000001cab06215c0_0_4, LS_000001cab06215c0_0_8, LS_000001cab06215c0_0_12;
LS_000001cab06215c0_1_4 .concat [ 4 4 4 4], LS_000001cab06215c0_0_16, LS_000001cab06215c0_0_20, LS_000001cab06215c0_0_24, LS_000001cab06215c0_0_28;
L_000001cab06215c0 .concat [ 16 16 0 0], LS_000001cab06215c0_1_0, LS_000001cab06215c0_1_4;
L_000001cab0622380 .part L_000001cab0620e40, 1, 1;
LS_000001cab06222e0_0_0 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_4 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_8 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_12 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_16 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_20 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_24 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_0_28 .concat [ 1 1 1 1], L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0, L_000001cab0625df0;
LS_000001cab06222e0_1_0 .concat [ 4 4 4 4], LS_000001cab06222e0_0_0, LS_000001cab06222e0_0_4, LS_000001cab06222e0_0_8, LS_000001cab06222e0_0_12;
LS_000001cab06222e0_1_4 .concat [ 4 4 4 4], LS_000001cab06222e0_0_16, LS_000001cab06222e0_0_20, LS_000001cab06222e0_0_24, LS_000001cab06222e0_0_28;
L_000001cab06222e0 .concat [ 16 16 0 0], LS_000001cab06222e0_1_0, LS_000001cab06222e0_1_4;
L_000001cab0621980 .part L_000001cab0620e40, 0, 1;
LS_000001cab06212a0_0_0 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_4 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_8 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_12 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_16 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_20 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_24 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_0_28 .concat [ 1 1 1 1], L_000001cab0621980, L_000001cab0621980, L_000001cab0621980, L_000001cab0621980;
LS_000001cab06212a0_1_0 .concat [ 4 4 4 4], LS_000001cab06212a0_0_0, LS_000001cab06212a0_0_4, LS_000001cab06212a0_0_8, LS_000001cab06212a0_0_12;
LS_000001cab06212a0_1_4 .concat [ 4 4 4 4], LS_000001cab06212a0_0_16, LS_000001cab06212a0_0_20, LS_000001cab06212a0_0_24, LS_000001cab06212a0_0_28;
L_000001cab06212a0 .concat [ 16 16 0 0], LS_000001cab06212a0_1_0, LS_000001cab06212a0_1_4;
L_000001cab0622a60 .part L_000001cab0620e40, 1, 1;
LS_000001cab0622880_0_0 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_4 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_8 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_12 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_16 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_20 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_24 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_0_28 .concat [ 1 1 1 1], L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60, L_000001cab0622a60;
LS_000001cab0622880_1_0 .concat [ 4 4 4 4], LS_000001cab0622880_0_0, LS_000001cab0622880_0_4, LS_000001cab0622880_0_8, LS_000001cab0622880_0_12;
LS_000001cab0622880_1_4 .concat [ 4 4 4 4], LS_000001cab0622880_0_16, LS_000001cab0622880_0_20, LS_000001cab0622880_0_24, LS_000001cab0622880_0_28;
L_000001cab0622880 .concat [ 16 16 0 0], LS_000001cab0622880_1_0, LS_000001cab0622880_1_4;
L_000001cab06226a0 .part L_000001cab0620e40, 0, 1;
LS_000001cab0621d40_0_0 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_4 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_8 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_12 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_16 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_20 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_24 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_0_28 .concat [ 1 1 1 1], L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0, L_000001cab068b7e0;
LS_000001cab0621d40_1_0 .concat [ 4 4 4 4], LS_000001cab0621d40_0_0, LS_000001cab0621d40_0_4, LS_000001cab0621d40_0_8, LS_000001cab0621d40_0_12;
LS_000001cab0621d40_1_4 .concat [ 4 4 4 4], LS_000001cab0621d40_0_16, LS_000001cab0621d40_0_20, LS_000001cab0621d40_0_24, LS_000001cab0621d40_0_28;
L_000001cab0621d40 .concat [ 16 16 0 0], LS_000001cab0621d40_1_0, LS_000001cab0621d40_1_4;
L_000001cab0621ac0 .part L_000001cab0620e40, 1, 1;
LS_000001cab06233c0_0_0 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_4 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_8 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_12 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_16 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_20 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_24 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_0_28 .concat [ 1 1 1 1], L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0, L_000001cab0621ac0;
LS_000001cab06233c0_1_0 .concat [ 4 4 4 4], LS_000001cab06233c0_0_0, LS_000001cab06233c0_0_4, LS_000001cab06233c0_0_8, LS_000001cab06233c0_0_12;
LS_000001cab06233c0_1_4 .concat [ 4 4 4 4], LS_000001cab06233c0_0_16, LS_000001cab06233c0_0_20, LS_000001cab06233c0_0_24, LS_000001cab06233c0_0_28;
L_000001cab06233c0 .concat [ 16 16 0 0], LS_000001cab06233c0_1_0, LS_000001cab06233c0_1_4;
L_000001cab0622920 .part L_000001cab0620e40, 0, 1;
LS_000001cab0622740_0_0 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_4 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_8 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_12 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_16 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_20 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_24 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_0_28 .concat [ 1 1 1 1], L_000001cab0622920, L_000001cab0622920, L_000001cab0622920, L_000001cab0622920;
LS_000001cab0622740_1_0 .concat [ 4 4 4 4], LS_000001cab0622740_0_0, LS_000001cab0622740_0_4, LS_000001cab0622740_0_8, LS_000001cab0622740_0_12;
LS_000001cab0622740_1_4 .concat [ 4 4 4 4], LS_000001cab0622740_0_16, LS_000001cab0622740_0_20, LS_000001cab0622740_0_24, LS_000001cab0622740_0_28;
L_000001cab0622740 .concat [ 16 16 0 0], LS_000001cab0622740_1_0, LS_000001cab0622740_1_4;
S_000001cab05e6210 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cab05e5a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab0625ae0 .functor AND 32, L_000001cab06218e0, L_000001cab06215c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e6a60_0 .net "in1", 31 0, L_000001cab06218e0;  1 drivers
v000001cab05e8540_0 .net "in2", 31 0, L_000001cab06215c0;  1 drivers
v000001cab05e87c0_0 .net "out", 31 0, L_000001cab0625ae0;  alias, 1 drivers
S_000001cab05e63a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cab05e5a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab0625d80 .functor AND 32, L_000001cab06222e0, L_000001cab06212a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e73c0_0 .net "in1", 31 0, L_000001cab06222e0;  1 drivers
v000001cab05e7000_0 .net "in2", 31 0, L_000001cab06212a0;  1 drivers
v000001cab05e76e0_0 .net "out", 31 0, L_000001cab0625d80;  alias, 1 drivers
S_000001cab05e5ef0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cab05e5a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab055c5b0 .functor AND 32, L_000001cab0622880, L_000001cab0621d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e6b00_0 .net "in1", 31 0, L_000001cab0622880;  1 drivers
v000001cab05e6740_0 .net "in2", 31 0, L_000001cab0621d40;  1 drivers
v000001cab05e70a0_0 .net "out", 31 0, L_000001cab055c5b0;  alias, 1 drivers
S_000001cab05e5720 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cab05e5a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab068b540 .functor AND 32, L_000001cab06233c0, L_000001cab0622740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e89a0_0 .net "in1", 31 0, L_000001cab06233c0;  1 drivers
v000001cab05e6e20_0 .net "in2", 31 0, L_000001cab0622740;  1 drivers
v000001cab05e7d20_0 .net "out", 31 0, L_000001cab068b540;  alias, 1 drivers
S_000001cab05e58b0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001cab03c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cab05781c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cab068ab30 .functor NOT 1, L_000001cab0621c00, C4<0>, C4<0>, C4<0>;
L_000001cab068b3f0 .functor NOT 1, L_000001cab06227e0, C4<0>, C4<0>, C4<0>;
L_000001cab068b230 .functor NOT 1, L_000001cab0622060, C4<0>, C4<0>, C4<0>;
L_000001cab068acf0 .functor NOT 1, L_000001cab0622f60, C4<0>, C4<0>, C4<0>;
L_000001cab0689fd0 .functor AND 32, L_000001cab068a9e0, v000001cab05ed200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068a900 .functor AND 32, L_000001cab068b770, L_000001cab06a6d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068b380 .functor OR 32, L_000001cab0689fd0, L_000001cab068a900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab068ac10 .functor AND 32, L_000001cab068af90, v000001cab05dfac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068a510 .functor OR 32, L_000001cab068b380, L_000001cab068ac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab068b8c0 .functor AND 32, L_000001cab068baf0, L_000001cab0623aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068b2a0 .functor OR 32, L_000001cab068a510, L_000001cab068b8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab05e96c0_0 .net *"_ivl_1", 0 0, L_000001cab0621c00;  1 drivers
v000001cab05e98a0_0 .net *"_ivl_13", 0 0, L_000001cab0622060;  1 drivers
v000001cab05e9d00_0 .net *"_ivl_14", 0 0, L_000001cab068b230;  1 drivers
v000001cab05e9760_0 .net *"_ivl_19", 0 0, L_000001cab06229c0;  1 drivers
v000001cab05ea0c0_0 .net *"_ivl_2", 0 0, L_000001cab068ab30;  1 drivers
v000001cab05e9940_0 .net *"_ivl_23", 0 0, L_000001cab0622b00;  1 drivers
v000001cab05e99e0_0 .net *"_ivl_27", 0 0, L_000001cab0622f60;  1 drivers
v000001cab05e9c60_0 .net *"_ivl_28", 0 0, L_000001cab068acf0;  1 drivers
v000001cab05e9440_0 .net *"_ivl_33", 0 0, L_000001cab06213e0;  1 drivers
v000001cab05e9da0_0 .net *"_ivl_37", 0 0, L_000001cab0623000;  1 drivers
v000001cab05ea160_0 .net *"_ivl_40", 31 0, L_000001cab0689fd0;  1 drivers
v000001cab05ea480_0 .net *"_ivl_42", 31 0, L_000001cab068a900;  1 drivers
v000001cab05e9800_0 .net *"_ivl_44", 31 0, L_000001cab068b380;  1 drivers
v000001cab05e9e40_0 .net *"_ivl_46", 31 0, L_000001cab068ac10;  1 drivers
v000001cab05ea5c0_0 .net *"_ivl_48", 31 0, L_000001cab068a510;  1 drivers
v000001cab05e93a0_0 .net *"_ivl_50", 31 0, L_000001cab068b8c0;  1 drivers
v000001cab05e9ee0_0 .net *"_ivl_7", 0 0, L_000001cab06227e0;  1 drivers
v000001cab05e8fe0_0 .net *"_ivl_8", 0 0, L_000001cab068b3f0;  1 drivers
v000001cab05e9f80_0 .net "ina", 31 0, v000001cab05ed200_0;  alias, 1 drivers
v000001cab05ea200_0 .net "inb", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab05ea520_0 .net "inc", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab05ea2a0_0 .net "ind", 31 0, L_000001cab0623aa0;  alias, 1 drivers
v000001cab05ea340_0 .net "out", 31 0, L_000001cab068b2a0;  alias, 1 drivers
v000001cab05ea3e0_0 .net "s0", 31 0, L_000001cab068a9e0;  1 drivers
v000001cab05e9080_0 .net "s1", 31 0, L_000001cab068b770;  1 drivers
v000001cab05edde0_0 .net "s2", 31 0, L_000001cab068af90;  1 drivers
v000001cab05ecbc0_0 .net "s3", 31 0, L_000001cab068baf0;  1 drivers
v000001cab05ee240_0 .net "sel", 1 0, L_000001cab061f720;  alias, 1 drivers
L_000001cab0621c00 .part L_000001cab061f720, 1, 1;
LS_000001cab0621160_0_0 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_4 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_8 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_12 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_16 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_20 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_24 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_0_28 .concat [ 1 1 1 1], L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30, L_000001cab068ab30;
LS_000001cab0621160_1_0 .concat [ 4 4 4 4], LS_000001cab0621160_0_0, LS_000001cab0621160_0_4, LS_000001cab0621160_0_8, LS_000001cab0621160_0_12;
LS_000001cab0621160_1_4 .concat [ 4 4 4 4], LS_000001cab0621160_0_16, LS_000001cab0621160_0_20, LS_000001cab0621160_0_24, LS_000001cab0621160_0_28;
L_000001cab0621160 .concat [ 16 16 0 0], LS_000001cab0621160_1_0, LS_000001cab0621160_1_4;
L_000001cab06227e0 .part L_000001cab061f720, 0, 1;
LS_000001cab0621fc0_0_0 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_4 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_8 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_12 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_16 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_20 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_24 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_0_28 .concat [ 1 1 1 1], L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0, L_000001cab068b3f0;
LS_000001cab0621fc0_1_0 .concat [ 4 4 4 4], LS_000001cab0621fc0_0_0, LS_000001cab0621fc0_0_4, LS_000001cab0621fc0_0_8, LS_000001cab0621fc0_0_12;
LS_000001cab0621fc0_1_4 .concat [ 4 4 4 4], LS_000001cab0621fc0_0_16, LS_000001cab0621fc0_0_20, LS_000001cab0621fc0_0_24, LS_000001cab0621fc0_0_28;
L_000001cab0621fc0 .concat [ 16 16 0 0], LS_000001cab0621fc0_1_0, LS_000001cab0621fc0_1_4;
L_000001cab0622060 .part L_000001cab061f720, 1, 1;
LS_000001cab0621340_0_0 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_4 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_8 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_12 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_16 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_20 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_24 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_0_28 .concat [ 1 1 1 1], L_000001cab068b230, L_000001cab068b230, L_000001cab068b230, L_000001cab068b230;
LS_000001cab0621340_1_0 .concat [ 4 4 4 4], LS_000001cab0621340_0_0, LS_000001cab0621340_0_4, LS_000001cab0621340_0_8, LS_000001cab0621340_0_12;
LS_000001cab0621340_1_4 .concat [ 4 4 4 4], LS_000001cab0621340_0_16, LS_000001cab0621340_0_20, LS_000001cab0621340_0_24, LS_000001cab0621340_0_28;
L_000001cab0621340 .concat [ 16 16 0 0], LS_000001cab0621340_1_0, LS_000001cab0621340_1_4;
L_000001cab06229c0 .part L_000001cab061f720, 0, 1;
LS_000001cab0623320_0_0 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_4 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_8 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_12 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_16 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_20 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_24 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_0_28 .concat [ 1 1 1 1], L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0, L_000001cab06229c0;
LS_000001cab0623320_1_0 .concat [ 4 4 4 4], LS_000001cab0623320_0_0, LS_000001cab0623320_0_4, LS_000001cab0623320_0_8, LS_000001cab0623320_0_12;
LS_000001cab0623320_1_4 .concat [ 4 4 4 4], LS_000001cab0623320_0_16, LS_000001cab0623320_0_20, LS_000001cab0623320_0_24, LS_000001cab0623320_0_28;
L_000001cab0623320 .concat [ 16 16 0 0], LS_000001cab0623320_1_0, LS_000001cab0623320_1_4;
L_000001cab0622b00 .part L_000001cab061f720, 1, 1;
LS_000001cab0622e20_0_0 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_4 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_8 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_12 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_16 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_20 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_24 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_0_28 .concat [ 1 1 1 1], L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00, L_000001cab0622b00;
LS_000001cab0622e20_1_0 .concat [ 4 4 4 4], LS_000001cab0622e20_0_0, LS_000001cab0622e20_0_4, LS_000001cab0622e20_0_8, LS_000001cab0622e20_0_12;
LS_000001cab0622e20_1_4 .concat [ 4 4 4 4], LS_000001cab0622e20_0_16, LS_000001cab0622e20_0_20, LS_000001cab0622e20_0_24, LS_000001cab0622e20_0_28;
L_000001cab0622e20 .concat [ 16 16 0 0], LS_000001cab0622e20_1_0, LS_000001cab0622e20_1_4;
L_000001cab0622f60 .part L_000001cab061f720, 0, 1;
LS_000001cab0622ec0_0_0 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_4 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_8 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_12 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_16 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_20 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_24 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_0_28 .concat [ 1 1 1 1], L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0, L_000001cab068acf0;
LS_000001cab0622ec0_1_0 .concat [ 4 4 4 4], LS_000001cab0622ec0_0_0, LS_000001cab0622ec0_0_4, LS_000001cab0622ec0_0_8, LS_000001cab0622ec0_0_12;
LS_000001cab0622ec0_1_4 .concat [ 4 4 4 4], LS_000001cab0622ec0_0_16, LS_000001cab0622ec0_0_20, LS_000001cab0622ec0_0_24, LS_000001cab0622ec0_0_28;
L_000001cab0622ec0 .concat [ 16 16 0 0], LS_000001cab0622ec0_1_0, LS_000001cab0622ec0_1_4;
L_000001cab06213e0 .part L_000001cab061f720, 1, 1;
LS_000001cab0621480_0_0 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_4 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_8 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_12 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_16 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_20 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_24 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_0_28 .concat [ 1 1 1 1], L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0, L_000001cab06213e0;
LS_000001cab0621480_1_0 .concat [ 4 4 4 4], LS_000001cab0621480_0_0, LS_000001cab0621480_0_4, LS_000001cab0621480_0_8, LS_000001cab0621480_0_12;
LS_000001cab0621480_1_4 .concat [ 4 4 4 4], LS_000001cab0621480_0_16, LS_000001cab0621480_0_20, LS_000001cab0621480_0_24, LS_000001cab0621480_0_28;
L_000001cab0621480 .concat [ 16 16 0 0], LS_000001cab0621480_1_0, LS_000001cab0621480_1_4;
L_000001cab0623000 .part L_000001cab061f720, 0, 1;
LS_000001cab0623140_0_0 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_4 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_8 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_12 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_16 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_20 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_24 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_0_28 .concat [ 1 1 1 1], L_000001cab0623000, L_000001cab0623000, L_000001cab0623000, L_000001cab0623000;
LS_000001cab0623140_1_0 .concat [ 4 4 4 4], LS_000001cab0623140_0_0, LS_000001cab0623140_0_4, LS_000001cab0623140_0_8, LS_000001cab0623140_0_12;
LS_000001cab0623140_1_4 .concat [ 4 4 4 4], LS_000001cab0623140_0_16, LS_000001cab0623140_0_20, LS_000001cab0623140_0_24, LS_000001cab0623140_0_28;
L_000001cab0623140 .concat [ 16 16 0 0], LS_000001cab0623140_1_0, LS_000001cab0623140_1_4;
S_000001cab05e5bd0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cab05e58b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab068a9e0 .functor AND 32, L_000001cab0621160, L_000001cab0621fc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e9b20_0 .net "in1", 31 0, L_000001cab0621160;  1 drivers
v000001cab05e94e0_0 .net "in2", 31 0, L_000001cab0621fc0;  1 drivers
v000001cab05e8f40_0 .net "out", 31 0, L_000001cab068a9e0;  alias, 1 drivers
S_000001cab05e5d60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cab05e58b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab068b770 .functor AND 32, L_000001cab0621340, L_000001cab0623320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e9300_0 .net "in1", 31 0, L_000001cab0621340;  1 drivers
v000001cab05e9580_0 .net "in2", 31 0, L_000001cab0623320;  1 drivers
v000001cab05e9bc0_0 .net "out", 31 0, L_000001cab068b770;  alias, 1 drivers
S_000001cab05e6080 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cab05e58b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab068af90 .functor AND 32, L_000001cab0622e20, L_000001cab0622ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e9a80_0 .net "in1", 31 0, L_000001cab0622e20;  1 drivers
v000001cab05ea020_0 .net "in2", 31 0, L_000001cab0622ec0;  1 drivers
v000001cab05e9620_0 .net "out", 31 0, L_000001cab068af90;  alias, 1 drivers
S_000001cab05ec4f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cab05e58b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cab068baf0 .functor AND 32, L_000001cab0621480, L_000001cab0623140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cab05e9120_0 .net "in1", 31 0, L_000001cab0621480;  1 drivers
v000001cab05e9260_0 .net "in2", 31 0, L_000001cab0623140;  1 drivers
v000001cab05e91c0_0 .net "out", 31 0, L_000001cab068baf0;  alias, 1 drivers
S_000001cab05eb230 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001cab05f0710 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05f0748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05f0780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05f07b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05f07f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05f0828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05f0860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05f0898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05f08d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05f0908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05f0940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05f0978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05f09b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05f09e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05f0a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05f0a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05f0a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05f0ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05f0b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05f0b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05f0b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05f0ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05f0be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05f0c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05f0c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05edc00_0 .var "EX1_PC", 31 0;
v000001cab05eeec0_0 .var "EX1_PFC", 31 0;
v000001cab05ede80_0 .var "EX1_forward_to_B", 31 0;
v000001cab05eda20_0 .var "EX1_is_beq", 0 0;
v000001cab05edfc0_0 .var "EX1_is_bne", 0 0;
v000001cab05ed480_0 .var "EX1_is_jal", 0 0;
v000001cab05edca0_0 .var "EX1_is_jr", 0 0;
v000001cab05eeba0_0 .var "EX1_is_oper2_immed", 0 0;
v000001cab05ecc60_0 .var "EX1_memread", 0 0;
v000001cab05ee600_0 .var "EX1_memwrite", 0 0;
v000001cab05edd40_0 .var "EX1_opcode", 11 0;
v000001cab05ecf80_0 .var "EX1_predicted", 0 0;
v000001cab05eee20_0 .var "EX1_rd_ind", 4 0;
v000001cab05ed160_0 .var "EX1_rd_indzero", 0 0;
v000001cab05ee4c0_0 .var "EX1_regwrite", 0 0;
v000001cab05ece40_0 .var "EX1_rs1", 31 0;
v000001cab05ee920_0 .var "EX1_rs1_ind", 4 0;
v000001cab05ed200_0 .var "EX1_rs2", 31 0;
v000001cab05ed7a0_0 .var "EX1_rs2_ind", 4 0;
v000001cab05ed2a0_0 .net "FLUSH", 0 0, v000001cab05f2cb0_0;  alias, 1 drivers
v000001cab05ec9e0_0 .net "ID_PC", 31 0, v000001cab06084e0_0;  alias, 1 drivers
v000001cab05ee740_0 .net "ID_PFC_to_EX", 31 0, L_000001cab061eb40;  alias, 1 drivers
v000001cab05ee560_0 .net "ID_forward_to_B", 31 0, L_000001cab061f2c0;  alias, 1 drivers
v000001cab05edac0_0 .net "ID_is_beq", 0 0, L_000001cab061ee60;  alias, 1 drivers
v000001cab05ec760_0 .net "ID_is_bne", 0 0, L_000001cab061ef00;  alias, 1 drivers
v000001cab05eca80_0 .net "ID_is_jal", 0 0, L_000001cab06235a0;  alias, 1 drivers
v000001cab05ecd00_0 .net "ID_is_jr", 0 0, L_000001cab0622ba0;  alias, 1 drivers
v000001cab05ecee0_0 .net "ID_is_oper2_immed", 0 0, L_000001cab06247a0;  alias, 1 drivers
v000001cab05ee380_0 .net "ID_memread", 0 0, L_000001cab0623640;  alias, 1 drivers
v000001cab05ed020_0 .net "ID_memwrite", 0 0, L_000001cab0622600;  alias, 1 drivers
v000001cab05ed840_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
v000001cab05ee9c0_0 .net "ID_predicted", 0 0, v000001cab05f3610_0;  alias, 1 drivers
v000001cab05ed340_0 .net "ID_rd_ind", 4 0, v000001cab0609ac0_0;  alias, 1 drivers
v000001cab05ee6a0_0 .net "ID_rd_indzero", 0 0, L_000001cab0620f80;  1 drivers
v000001cab05ee7e0_0 .net "ID_regwrite", 0 0, L_000001cab0622560;  alias, 1 drivers
v000001cab05ed8e0_0 .net "ID_rs1", 31 0, v000001cab05f69f0_0;  alias, 1 drivers
v000001cab05ed700_0 .net "ID_rs1_ind", 4 0, v000001cab060a6a0_0;  alias, 1 drivers
v000001cab05edf20_0 .net "ID_rs2", 31 0, v000001cab05f6ef0_0;  alias, 1 drivers
v000001cab05ed520_0 .net "ID_rs2_ind", 4 0, v000001cab0609e80_0;  alias, 1 drivers
v000001cab05ee060_0 .net "clk", 0 0, L_000001cab0624ff0;  1 drivers
v000001cab05eea60_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0578500 .event posedge, v000001cab05df7a0_0, v000001cab05ee060_0;
S_000001cab05eabf0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001cab05f0c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05f0cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05f0d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05f0d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05f0d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05f0da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05f0de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05f0e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05f0e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05f0e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05f0ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05f0ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05f0f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05f0f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05f0fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05f0fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05f1010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05f1048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05f1080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05f10b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05f10f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05f1128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05f1160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05f1198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05f11d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05eec40_0 .net "EX1_ALU_OPER1", 31 0, L_000001cab0625d10;  alias, 1 drivers
v000001cab05eece0_0 .net "EX1_ALU_OPER2", 31 0, L_000001cab068aac0;  alias, 1 drivers
v000001cab05ec8a0_0 .net "EX1_PC", 31 0, v000001cab05edc00_0;  alias, 1 drivers
v000001cab05ec940_0 .net "EX1_PFC_to_IF", 31 0, L_000001cab0623280;  alias, 1 drivers
v000001cab05ef5a0_0 .net "EX1_forward_to_B", 31 0, v000001cab05ede80_0;  alias, 1 drivers
v000001cab05effa0_0 .net "EX1_is_beq", 0 0, v000001cab05eda20_0;  alias, 1 drivers
v000001cab05eff00_0 .net "EX1_is_bne", 0 0, v000001cab05edfc0_0;  alias, 1 drivers
v000001cab05ef8c0_0 .net "EX1_is_jal", 0 0, v000001cab05ed480_0;  alias, 1 drivers
v000001cab05eef60_0 .net "EX1_is_jr", 0 0, v000001cab05edca0_0;  alias, 1 drivers
v000001cab05ef140_0 .net "EX1_is_oper2_immed", 0 0, v000001cab05eeba0_0;  alias, 1 drivers
v000001cab05f0040_0 .net "EX1_memread", 0 0, v000001cab05ecc60_0;  alias, 1 drivers
v000001cab05ef460_0 .net "EX1_memwrite", 0 0, v000001cab05ee600_0;  alias, 1 drivers
v000001cab05ef960_0 .net "EX1_opcode", 11 0, v000001cab05edd40_0;  alias, 1 drivers
v000001cab05f00e0_0 .net "EX1_predicted", 0 0, v000001cab05ecf80_0;  alias, 1 drivers
v000001cab05f0180_0 .net "EX1_rd_ind", 4 0, v000001cab05eee20_0;  alias, 1 drivers
v000001cab05f04a0_0 .net "EX1_rd_indzero", 0 0, v000001cab05ed160_0;  alias, 1 drivers
v000001cab05f0360_0 .net "EX1_regwrite", 0 0, v000001cab05ee4c0_0;  alias, 1 drivers
v000001cab05ef3c0_0 .net "EX1_rs1", 31 0, v000001cab05ece40_0;  alias, 1 drivers
v000001cab05f0220_0 .net "EX1_rs1_ind", 4 0, v000001cab05ee920_0;  alias, 1 drivers
v000001cab05ef500_0 .net "EX1_rs2_ind", 4 0, v000001cab05ed7a0_0;  alias, 1 drivers
v000001cab05f02c0_0 .net "EX1_rs2_out", 31 0, L_000001cab068b2a0;  alias, 1 drivers
v000001cab05efa00_0 .var "EX2_ALU_OPER1", 31 0;
v000001cab05ef000_0 .var "EX2_ALU_OPER2", 31 0;
v000001cab05ef640_0 .var "EX2_PC", 31 0;
v000001cab05ef6e0_0 .var "EX2_PFC_to_IF", 31 0;
v000001cab05f0540_0 .var "EX2_forward_to_B", 31 0;
v000001cab05ef780_0 .var "EX2_is_beq", 0 0;
v000001cab05f0400_0 .var "EX2_is_bne", 0 0;
v000001cab05f05e0_0 .var "EX2_is_jal", 0 0;
v000001cab05ef0a0_0 .var "EX2_is_jr", 0 0;
v000001cab05ef1e0_0 .var "EX2_is_oper2_immed", 0 0;
v000001cab05ef820_0 .var "EX2_memread", 0 0;
v000001cab05ef280_0 .var "EX2_memwrite", 0 0;
v000001cab05ef320_0 .var "EX2_opcode", 11 0;
v000001cab05efaa0_0 .var "EX2_predicted", 0 0;
v000001cab05efb40_0 .var "EX2_rd_ind", 4 0;
v000001cab05efbe0_0 .var "EX2_rd_indzero", 0 0;
v000001cab05efc80_0 .var "EX2_regwrite", 0 0;
v000001cab05efd20_0 .var "EX2_rs1", 31 0;
v000001cab05efdc0_0 .var "EX2_rs1_ind", 4 0;
v000001cab05efe60_0 .var "EX2_rs2_ind", 4 0;
v000001cab05f2210_0 .var "EX2_rs2_out", 31 0;
v000001cab05f3570_0 .net "FLUSH", 0 0, v000001cab05f2e90_0;  alias, 1 drivers
v000001cab05f3070_0 .net "clk", 0 0, L_000001cab068aa50;  1 drivers
v000001cab05f37f0_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0577c00 .event posedge, v000001cab05df7a0_0, v000001cab05f3070_0;
S_000001cab05ea8d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001cab05f9220 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05f9258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05f9290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05f92c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05f9300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05f9338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05f9370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05f93a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05f93e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05f9418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05f9450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05f9488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05f94c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05f94f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05f9530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05f9568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05f95a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05f95d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05f9610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05f9648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05f9680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05f96b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05f96f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05f9728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05f9760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cab0625140 .functor OR 1, L_000001cab061ee60, L_000001cab061ef00, C4<0>, C4<0>;
L_000001cab0625220 .functor AND 1, L_000001cab0625140, L_000001cab0624e30, C4<1>, C4<1>;
L_000001cab0625990 .functor OR 1, L_000001cab061ee60, L_000001cab061ef00, C4<0>, C4<0>;
L_000001cab0624b90 .functor AND 1, L_000001cab0625990, L_000001cab0624e30, C4<1>, C4<1>;
L_000001cab06255a0 .functor OR 1, L_000001cab061ee60, L_000001cab061ef00, C4<0>, C4<0>;
L_000001cab0624f10 .functor AND 1, L_000001cab06255a0, v000001cab05f3610_0, C4<1>, C4<1>;
v000001cab05f7c10_0 .net "EX1_memread", 0 0, v000001cab05ecc60_0;  alias, 1 drivers
v000001cab05f8390_0 .net "EX1_opcode", 11 0, v000001cab05edd40_0;  alias, 1 drivers
v000001cab05f7710_0 .net "EX1_rd_ind", 4 0, v000001cab05eee20_0;  alias, 1 drivers
v000001cab05f86b0_0 .net "EX1_rd_indzero", 0 0, v000001cab05ed160_0;  alias, 1 drivers
v000001cab05f89d0_0 .net "EX2_memread", 0 0, v000001cab05ef820_0;  alias, 1 drivers
v000001cab05f6a90_0 .net "EX2_opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
v000001cab05f78f0_0 .net "EX2_rd_ind", 4 0, v000001cab05efb40_0;  alias, 1 drivers
v000001cab05f7170_0 .net "EX2_rd_indzero", 0 0, v000001cab05efbe0_0;  alias, 1 drivers
v000001cab05f7530_0 .net "ID_EX1_flush", 0 0, v000001cab05f2cb0_0;  alias, 1 drivers
v000001cab05f8750_0 .net "ID_EX2_flush", 0 0, v000001cab05f2e90_0;  alias, 1 drivers
v000001cab05f6590_0 .net "ID_is_beq", 0 0, L_000001cab061ee60;  alias, 1 drivers
v000001cab05f7df0_0 .net "ID_is_bne", 0 0, L_000001cab061ef00;  alias, 1 drivers
v000001cab05f63b0_0 .net "ID_is_j", 0 0, L_000001cab0621a20;  alias, 1 drivers
v000001cab05f6630_0 .net "ID_is_jal", 0 0, L_000001cab06235a0;  alias, 1 drivers
v000001cab05f6e50_0 .net "ID_is_jr", 0 0, L_000001cab0622ba0;  alias, 1 drivers
v000001cab05f87f0_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
v000001cab05f7210_0 .net "ID_rs1_ind", 4 0, v000001cab060a6a0_0;  alias, 1 drivers
v000001cab05f6bd0_0 .net "ID_rs2_ind", 4 0, v000001cab0609e80_0;  alias, 1 drivers
v000001cab05f75d0_0 .net "IF_ID_flush", 0 0, v000001cab05f3e30_0;  alias, 1 drivers
v000001cab05f6c70_0 .net "IF_ID_write", 0 0, v000001cab05f40b0_0;  alias, 1 drivers
v000001cab05f82f0_0 .net "PC_src", 2 0, L_000001cab061ec80;  alias, 1 drivers
v000001cab05f72b0_0 .net "PFC_to_EX", 31 0, L_000001cab061eb40;  alias, 1 drivers
v000001cab05f8430_0 .net "PFC_to_IF", 31 0, L_000001cab061eaa0;  alias, 1 drivers
v000001cab05f6d10_0 .net "WB_rd_ind", 4 0, v000001cab060a920_0;  alias, 1 drivers
v000001cab05f7350_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  alias, 1 drivers
v000001cab05f66d0_0 .net *"_ivl_11", 0 0, L_000001cab0624b90;  1 drivers
v000001cab05f8890_0 .net *"_ivl_13", 9 0, L_000001cab061f9a0;  1 drivers
v000001cab05f73f0_0 .net *"_ivl_15", 9 0, L_000001cab0620da0;  1 drivers
v000001cab05f8930_0 .net *"_ivl_16", 9 0, L_000001cab061e960;  1 drivers
v000001cab05f64f0_0 .net *"_ivl_19", 9 0, L_000001cab061f540;  1 drivers
v000001cab05f6270_0 .net *"_ivl_20", 9 0, L_000001cab06203a0;  1 drivers
v000001cab05f7490_0 .net *"_ivl_25", 0 0, L_000001cab06255a0;  1 drivers
v000001cab05f6f90_0 .net *"_ivl_27", 0 0, L_000001cab0624f10;  1 drivers
v000001cab05f6770_0 .net *"_ivl_29", 9 0, L_000001cab061fae0;  1 drivers
v000001cab05f6810_0 .net *"_ivl_3", 0 0, L_000001cab0625140;  1 drivers
L_000001cab06401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001cab05f7670_0 .net/2u *"_ivl_30", 9 0, L_000001cab06401f0;  1 drivers
v000001cab05f84d0_0 .net *"_ivl_32", 9 0, L_000001cab061f360;  1 drivers
v000001cab05f8570_0 .net *"_ivl_35", 9 0, L_000001cab06201c0;  1 drivers
v000001cab05f8610_0 .net *"_ivl_37", 9 0, L_000001cab0620bc0;  1 drivers
v000001cab05f7850_0 .net *"_ivl_38", 9 0, L_000001cab061fcc0;  1 drivers
v000001cab05f7990_0 .net *"_ivl_40", 9 0, L_000001cab061ea00;  1 drivers
L_000001cab0640238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f7a30_0 .net/2s *"_ivl_45", 21 0, L_000001cab0640238;  1 drivers
L_000001cab0640280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f7030_0 .net/2s *"_ivl_50", 21 0, L_000001cab0640280;  1 drivers
v000001cab05f7ad0_0 .net *"_ivl_9", 0 0, L_000001cab0625990;  1 drivers
v000001cab05f6310_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab05f7b70_0 .net "forward_to_B", 31 0, L_000001cab061f2c0;  alias, 1 drivers
v000001cab05f7cb0_0 .net "imm", 31 0, v000001cab05f5d70_0;  1 drivers
v000001cab05f68b0_0 .net "inst", 31 0, v000001cab05f8cf0_0;  alias, 1 drivers
v000001cab05f6950_0 .net "is_branch_and_taken", 0 0, L_000001cab0625220;  alias, 1 drivers
v000001cab05f7d50_0 .net "is_oper2_immed", 0 0, L_000001cab06247a0;  alias, 1 drivers
v000001cab05f7e90_0 .net "mem_read", 0 0, L_000001cab0623640;  alias, 1 drivers
v000001cab05f90b0_0 .net "mem_write", 0 0, L_000001cab0622600;  alias, 1 drivers
v000001cab05f8f70_0 .net "pc", 31 0, v000001cab06084e0_0;  alias, 1 drivers
v000001cab05f8d90_0 .net "pc_write", 0 0, v000001cab05f43d0_0;  alias, 1 drivers
v000001cab05f8a70_0 .net "predicted", 0 0, L_000001cab0624e30;  1 drivers
v000001cab05f8e30_0 .net "predicted_to_EX", 0 0, v000001cab05f3610_0;  alias, 1 drivers
v000001cab05f8b10_0 .net "reg_write", 0 0, L_000001cab0622560;  alias, 1 drivers
v000001cab05f8ed0_0 .net "reg_write_from_wb", 0 0, v000001cab060bd20_0;  alias, 1 drivers
v000001cab05f9010_0 .net "rs1", 31 0, v000001cab05f69f0_0;  alias, 1 drivers
v000001cab05f8bb0_0 .net "rs2", 31 0, v000001cab05f6ef0_0;  alias, 1 drivers
v000001cab05f9150_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
v000001cab05f8c50_0 .net "wr_reg_data", 31 0, L_000001cab06a6d40;  alias, 1 drivers
L_000001cab061f2c0 .functor MUXZ 32, v000001cab05f6ef0_0, v000001cab05f5d70_0, L_000001cab06247a0, C4<>;
L_000001cab061f9a0 .part v000001cab06084e0_0, 0, 10;
L_000001cab0620da0 .part v000001cab05f8cf0_0, 0, 10;
L_000001cab061e960 .arith/sum 10, L_000001cab061f9a0, L_000001cab0620da0;
L_000001cab061f540 .part v000001cab05f8cf0_0, 0, 10;
L_000001cab06203a0 .functor MUXZ 10, L_000001cab061f540, L_000001cab061e960, L_000001cab0624b90, C4<>;
L_000001cab061fae0 .part v000001cab06084e0_0, 0, 10;
L_000001cab061f360 .arith/sum 10, L_000001cab061fae0, L_000001cab06401f0;
L_000001cab06201c0 .part v000001cab06084e0_0, 0, 10;
L_000001cab0620bc0 .part v000001cab05f8cf0_0, 0, 10;
L_000001cab061fcc0 .arith/sum 10, L_000001cab06201c0, L_000001cab0620bc0;
L_000001cab061ea00 .functor MUXZ 10, L_000001cab061fcc0, L_000001cab061f360, L_000001cab0624f10, C4<>;
L_000001cab061eaa0 .concat8 [ 10 22 0 0], L_000001cab06203a0, L_000001cab0640238;
L_000001cab061eb40 .concat8 [ 10 22 0 0], L_000001cab061ea00, L_000001cab0640280;
S_000001cab05eb3c0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001cab05ea8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001cab05f97a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05f97d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05f9810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05f9848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05f9880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05f98b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05f98f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05f9928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05f9960 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05f9998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05f99d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05f9a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05f9a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05f9a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05f9ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05f9ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05f9b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05f9b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05f9b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05f9bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05f9c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05f9c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05f9c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05f9ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05f9ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cab0623ee0 .functor OR 1, L_000001cab0624e30, L_000001cab061fd60, C4<0>, C4<0>;
L_000001cab0625920 .functor OR 1, L_000001cab0623ee0, L_000001cab0620a80, C4<0>, C4<0>;
v000001cab05f1bd0_0 .net "EX1_opcode", 11 0, v000001cab05edd40_0;  alias, 1 drivers
v000001cab05f2710_0 .net "EX2_opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
v000001cab05f1450_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
v000001cab05f3430_0 .net "PC_src", 2 0, L_000001cab061ec80;  alias, 1 drivers
v000001cab05f1c70_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  alias, 1 drivers
L_000001cab06403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001cab05f3930_0 .net/2u *"_ivl_0", 2 0, L_000001cab06403e8;  1 drivers
v000001cab05f22b0_0 .net *"_ivl_10", 0 0, L_000001cab061f860;  1 drivers
L_000001cab0640508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001cab05f20d0_0 .net/2u *"_ivl_12", 2 0, L_000001cab0640508;  1 drivers
L_000001cab0640550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f18b0_0 .net/2u *"_ivl_14", 11 0, L_000001cab0640550;  1 drivers
v000001cab05f1db0_0 .net *"_ivl_16", 0 0, L_000001cab061fd60;  1 drivers
v000001cab05f1270_0 .net *"_ivl_19", 0 0, L_000001cab0623ee0;  1 drivers
L_000001cab0640430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f2850_0 .net/2u *"_ivl_2", 11 0, L_000001cab0640430;  1 drivers
L_000001cab0640598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f14f0_0 .net/2u *"_ivl_20", 11 0, L_000001cab0640598;  1 drivers
v000001cab05f2350_0 .net *"_ivl_22", 0 0, L_000001cab0620a80;  1 drivers
v000001cab05f1ef0_0 .net *"_ivl_25", 0 0, L_000001cab0625920;  1 drivers
L_000001cab06405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001cab05f1590_0 .net/2u *"_ivl_26", 2 0, L_000001cab06405e0;  1 drivers
L_000001cab0640628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cab05f2030_0 .net/2u *"_ivl_28", 2 0, L_000001cab0640628;  1 drivers
v000001cab05f1950_0 .net *"_ivl_30", 2 0, L_000001cab061ed20;  1 drivers
v000001cab05f34d0_0 .net *"_ivl_32", 2 0, L_000001cab0620620;  1 drivers
v000001cab05f2b70_0 .net *"_ivl_34", 2 0, L_000001cab06206c0;  1 drivers
v000001cab05f2170_0 .net *"_ivl_4", 0 0, L_000001cab061ebe0;  1 drivers
L_000001cab0640478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001cab05f1630_0 .net/2u *"_ivl_6", 2 0, L_000001cab0640478;  1 drivers
L_000001cab06404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cab05f16d0_0 .net/2u *"_ivl_8", 11 0, L_000001cab06404c0;  1 drivers
v000001cab05f2530_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab05f1770_0 .net "predicted", 0 0, L_000001cab0624e30;  alias, 1 drivers
v000001cab05f2f30_0 .net "predicted_to_EX", 0 0, v000001cab05f3610_0;  alias, 1 drivers
v000001cab05f1810_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
v000001cab05f25d0_0 .net "state", 1 0, v000001cab05f3890_0;  1 drivers
L_000001cab061ebe0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640430;
L_000001cab061f860 .cmp/eq 12, v000001cab05edd40_0, L_000001cab06404c0;
L_000001cab061fd60 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640550;
L_000001cab0620a80 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640598;
L_000001cab061ed20 .functor MUXZ 3, L_000001cab0640628, L_000001cab06405e0, L_000001cab0625920, C4<>;
L_000001cab0620620 .functor MUXZ 3, L_000001cab061ed20, L_000001cab0640508, L_000001cab061f860, C4<>;
L_000001cab06206c0 .functor MUXZ 3, L_000001cab0620620, L_000001cab0640478, L_000001cab061ebe0, C4<>;
L_000001cab061ec80 .functor MUXZ 3, L_000001cab06206c0, L_000001cab06403e8, L_000001cab068bcb0, C4<>;
S_000001cab05eb870 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001cab05eb3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001cab05f9d20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05f9d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05f9d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05f9dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05f9e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05f9e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05f9e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05f9ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05f9ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05f9f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05f9f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05f9f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05f9fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05f9ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05fa030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05fa068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05fa0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05fa0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05fa110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05fa148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05fa180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05fa1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05fa1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05fa228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05fa260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cab0625a70 .functor OR 1, L_000001cab061f5e0, L_000001cab0620260, C4<0>, C4<0>;
L_000001cab0624dc0 .functor OR 1, L_000001cab061f680, L_000001cab0620580, C4<0>, C4<0>;
L_000001cab0624490 .functor AND 1, L_000001cab0625a70, L_000001cab0624dc0, C4<1>, C4<1>;
L_000001cab06253e0 .functor NOT 1, L_000001cab0624490, C4<0>, C4<0>, C4<0>;
L_000001cab0624500 .functor OR 1, v000001cab061cf20_0, L_000001cab06253e0, C4<0>, C4<0>;
L_000001cab0624e30 .functor NOT 1, L_000001cab0624500, C4<0>, C4<0>, C4<0>;
v000001cab05f39d0_0 .net "EX_opcode", 11 0, v000001cab05ef320_0;  alias, 1 drivers
v000001cab05f1e50_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
v000001cab05f1310_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  alias, 1 drivers
L_000001cab06402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f31b0_0 .net/2u *"_ivl_0", 11 0, L_000001cab06402c8;  1 drivers
L_000001cab0640358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cab05f3250_0 .net/2u *"_ivl_10", 1 0, L_000001cab0640358;  1 drivers
v000001cab05f2d50_0 .net *"_ivl_12", 0 0, L_000001cab061f680;  1 drivers
L_000001cab06403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cab05f32f0_0 .net/2u *"_ivl_14", 1 0, L_000001cab06403a0;  1 drivers
v000001cab05f1a90_0 .net *"_ivl_16", 0 0, L_000001cab0620580;  1 drivers
v000001cab05f23f0_0 .net *"_ivl_19", 0 0, L_000001cab0624dc0;  1 drivers
v000001cab05f1f90_0 .net *"_ivl_2", 0 0, L_000001cab061f5e0;  1 drivers
v000001cab05f2df0_0 .net *"_ivl_21", 0 0, L_000001cab0624490;  1 drivers
v000001cab05f2490_0 .net *"_ivl_22", 0 0, L_000001cab06253e0;  1 drivers
v000001cab05f19f0_0 .net *"_ivl_25", 0 0, L_000001cab0624500;  1 drivers
L_000001cab0640310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f2ad0_0 .net/2u *"_ivl_4", 11 0, L_000001cab0640310;  1 drivers
v000001cab05f27b0_0 .net *"_ivl_6", 0 0, L_000001cab0620260;  1 drivers
v000001cab05f1b30_0 .net *"_ivl_9", 0 0, L_000001cab0625a70;  1 drivers
v000001cab05f1d10_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab05f13b0_0 .net "predicted", 0 0, L_000001cab0624e30;  alias, 1 drivers
v000001cab05f3610_0 .var "predicted_to_EX", 0 0;
v000001cab05f3390_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
v000001cab05f3890_0 .var "state", 1 0;
E_000001cab05780c0 .event posedge, v000001cab05f1d10_0, v000001cab05df7a0_0;
L_000001cab061f5e0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06402c8;
L_000001cab0620260 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640310;
L_000001cab061f680 .cmp/eq 2, v000001cab05f3890_0, L_000001cab0640358;
L_000001cab0620580 .cmp/eq 2, v000001cab05f3890_0, L_000001cab06403a0;
S_000001cab05ec1d0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001cab05ea8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001cab05fc2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05fc2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05fc320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05fc358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05fc390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05fc3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05fc400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05fc438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05fc470 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05fc4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05fc4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05fc518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05fc550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05fc588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05fc5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05fc5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05fc630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05fc668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05fc6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05fc6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05fc710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05fc748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05fc780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05fc7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05fc7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05f2670_0 .net "EX1_memread", 0 0, v000001cab05ecc60_0;  alias, 1 drivers
v000001cab05f36b0_0 .net "EX1_rd_ind", 4 0, v000001cab05eee20_0;  alias, 1 drivers
v000001cab05f2c10_0 .net "EX1_rd_indzero", 0 0, v000001cab05ed160_0;  alias, 1 drivers
v000001cab05f28f0_0 .net "EX2_memread", 0 0, v000001cab05ef820_0;  alias, 1 drivers
v000001cab05f2990_0 .net "EX2_rd_ind", 4 0, v000001cab05efb40_0;  alias, 1 drivers
v000001cab05f2a30_0 .net "EX2_rd_indzero", 0 0, v000001cab05efbe0_0;  alias, 1 drivers
v000001cab05f2cb0_0 .var "ID_EX1_flush", 0 0;
v000001cab05f2e90_0 .var "ID_EX2_flush", 0 0;
v000001cab05f2fd0_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
v000001cab05f3750_0 .net "ID_rs1_ind", 4 0, v000001cab060a6a0_0;  alias, 1 drivers
v000001cab05f3b10_0 .net "ID_rs2_ind", 4 0, v000001cab0609e80_0;  alias, 1 drivers
v000001cab05f40b0_0 .var "IF_ID_Write", 0 0;
v000001cab05f3e30_0 .var "IF_ID_flush", 0 0;
v000001cab05f43d0_0 .var "PC_Write", 0 0;
v000001cab05f3cf0_0 .net "Wrong_prediction", 0 0, L_000001cab068bcb0;  alias, 1 drivers
E_000001cab0578540/0 .event anyedge, v000001cab05e2950_0, v000001cab05ecc60_0, v000001cab05ed160_0, v000001cab05ed700_0;
E_000001cab0578540/1 .event anyedge, v000001cab05eee20_0, v000001cab05ed520_0, v000001cab04ecfc0_0, v000001cab05efbe0_0;
E_000001cab0578540/2 .event anyedge, v000001cab05dfb60_0, v000001cab05ed840_0;
E_000001cab0578540 .event/or E_000001cab0578540/0, E_000001cab0578540/1, E_000001cab0578540/2;
S_000001cab05ead80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001cab05ea8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001cab05fc830 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab05fc868 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab05fc8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab05fc8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab05fc910 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab05fc948 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab05fc980 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab05fc9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab05fc9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab05fca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab05fca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab05fca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab05fcad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab05fcb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab05fcb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab05fcb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab05fcbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab05fcbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab05fcc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab05fcc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab05fcc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab05fccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab05fcd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab05fcd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab05fcd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cab0624880 .functor OR 1, L_000001cab061fea0, L_000001cab0620940, C4<0>, C4<0>;
L_000001cab0623f50 .functor OR 1, L_000001cab0624880, L_000001cab061f4a0, C4<0>, C4<0>;
L_000001cab0625680 .functor OR 1, L_000001cab0623f50, L_000001cab0620300, C4<0>, C4<0>;
L_000001cab06258b0 .functor OR 1, L_000001cab0625680, L_000001cab0620760, C4<0>, C4<0>;
L_000001cab0624ce0 .functor OR 1, L_000001cab06258b0, L_000001cab061ff40, C4<0>, C4<0>;
L_000001cab0624730 .functor OR 1, L_000001cab0624ce0, L_000001cab061edc0, C4<0>, C4<0>;
L_000001cab06245e0 .functor OR 1, L_000001cab0624730, L_000001cab0620800, C4<0>, C4<0>;
L_000001cab06247a0 .functor OR 1, L_000001cab06245e0, L_000001cab06208a0, C4<0>, C4<0>;
L_000001cab0625760 .functor OR 1, L_000001cab0621e80, L_000001cab06221a0, C4<0>, C4<0>;
L_000001cab0624110 .functor OR 1, L_000001cab0625760, L_000001cab0621de0, C4<0>, C4<0>;
L_000001cab0625300 .functor OR 1, L_000001cab0624110, L_000001cab06217a0, C4<0>, C4<0>;
L_000001cab0624f80 .functor OR 1, L_000001cab0625300, L_000001cab06210c0, C4<0>, C4<0>;
v000001cab05f5690_0 .net "ID_opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
L_000001cab0640670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f3ed0_0 .net/2u *"_ivl_0", 11 0, L_000001cab0640670;  1 drivers
L_000001cab0640700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f3d90_0 .net/2u *"_ivl_10", 11 0, L_000001cab0640700;  1 drivers
L_000001cab0640bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f54b0_0 .net/2u *"_ivl_102", 11 0, L_000001cab0640bc8;  1 drivers
L_000001cab0640c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4e70_0 .net/2u *"_ivl_106", 11 0, L_000001cab0640c10;  1 drivers
v000001cab05f3bb0_0 .net *"_ivl_12", 0 0, L_000001cab061f4a0;  1 drivers
v000001cab05f5410_0 .net *"_ivl_15", 0 0, L_000001cab0623f50;  1 drivers
L_000001cab0640748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f6090_0 .net/2u *"_ivl_16", 11 0, L_000001cab0640748;  1 drivers
v000001cab05f4a10_0 .net *"_ivl_18", 0 0, L_000001cab0620300;  1 drivers
v000001cab05f5230_0 .net *"_ivl_2", 0 0, L_000001cab061fea0;  1 drivers
v000001cab05f4150_0 .net *"_ivl_21", 0 0, L_000001cab0625680;  1 drivers
L_000001cab0640790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4d30_0 .net/2u *"_ivl_22", 11 0, L_000001cab0640790;  1 drivers
v000001cab05f5ff0_0 .net *"_ivl_24", 0 0, L_000001cab0620760;  1 drivers
v000001cab05f4830_0 .net *"_ivl_27", 0 0, L_000001cab06258b0;  1 drivers
L_000001cab06407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f3f70_0 .net/2u *"_ivl_28", 11 0, L_000001cab06407d8;  1 drivers
v000001cab05f4c90_0 .net *"_ivl_30", 0 0, L_000001cab061ff40;  1 drivers
v000001cab05f4510_0 .net *"_ivl_33", 0 0, L_000001cab0624ce0;  1 drivers
L_000001cab0640820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4010_0 .net/2u *"_ivl_34", 11 0, L_000001cab0640820;  1 drivers
v000001cab05f4f10_0 .net *"_ivl_36", 0 0, L_000001cab061edc0;  1 drivers
v000001cab05f5870_0 .net *"_ivl_39", 0 0, L_000001cab0624730;  1 drivers
L_000001cab06406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f5f50_0 .net/2u *"_ivl_4", 11 0, L_000001cab06406b8;  1 drivers
L_000001cab0640868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001cab05f48d0_0 .net/2u *"_ivl_40", 11 0, L_000001cab0640868;  1 drivers
v000001cab05f50f0_0 .net *"_ivl_42", 0 0, L_000001cab0620800;  1 drivers
v000001cab05f5550_0 .net *"_ivl_45", 0 0, L_000001cab06245e0;  1 drivers
L_000001cab06408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f5b90_0 .net/2u *"_ivl_46", 11 0, L_000001cab06408b0;  1 drivers
v000001cab05f4fb0_0 .net *"_ivl_48", 0 0, L_000001cab06208a0;  1 drivers
L_000001cab06408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f46f0_0 .net/2u *"_ivl_52", 11 0, L_000001cab06408f8;  1 drivers
L_000001cab0640940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4dd0_0 .net/2u *"_ivl_56", 11 0, L_000001cab0640940;  1 drivers
v000001cab05f5190_0 .net *"_ivl_6", 0 0, L_000001cab0620940;  1 drivers
L_000001cab0640988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4970_0 .net/2u *"_ivl_60", 11 0, L_000001cab0640988;  1 drivers
L_000001cab06409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f41f0_0 .net/2u *"_ivl_64", 11 0, L_000001cab06409d0;  1 drivers
L_000001cab0640a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4790_0 .net/2u *"_ivl_68", 11 0, L_000001cab0640a18;  1 drivers
L_000001cab0640a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cab05f55f0_0 .net/2u *"_ivl_72", 11 0, L_000001cab0640a60;  1 drivers
v000001cab05f5050_0 .net *"_ivl_74", 0 0, L_000001cab0621e80;  1 drivers
L_000001cab0640aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4290_0 .net/2u *"_ivl_76", 11 0, L_000001cab0640aa8;  1 drivers
v000001cab05f6130_0 .net *"_ivl_78", 0 0, L_000001cab06221a0;  1 drivers
v000001cab05f4ab0_0 .net *"_ivl_81", 0 0, L_000001cab0625760;  1 drivers
L_000001cab0640af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f4330_0 .net/2u *"_ivl_82", 11 0, L_000001cab0640af0;  1 drivers
v000001cab05f52d0_0 .net *"_ivl_84", 0 0, L_000001cab0621de0;  1 drivers
v000001cab05f4470_0 .net *"_ivl_87", 0 0, L_000001cab0624110;  1 drivers
L_000001cab0640b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f5730_0 .net/2u *"_ivl_88", 11 0, L_000001cab0640b38;  1 drivers
v000001cab05f4b50_0 .net *"_ivl_9", 0 0, L_000001cab0624880;  1 drivers
v000001cab05f5c30_0 .net *"_ivl_90", 0 0, L_000001cab06217a0;  1 drivers
v000001cab05f5370_0 .net *"_ivl_93", 0 0, L_000001cab0625300;  1 drivers
L_000001cab0640b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cab05f45b0_0 .net/2u *"_ivl_94", 11 0, L_000001cab0640b80;  1 drivers
v000001cab05f4bf0_0 .net *"_ivl_96", 0 0, L_000001cab06210c0;  1 drivers
v000001cab05f4650_0 .net *"_ivl_99", 0 0, L_000001cab0624f80;  1 drivers
v000001cab05f61d0_0 .net "is_beq", 0 0, L_000001cab061ee60;  alias, 1 drivers
v000001cab05f57d0_0 .net "is_bne", 0 0, L_000001cab061ef00;  alias, 1 drivers
v000001cab05f5a50_0 .net "is_j", 0 0, L_000001cab0621a20;  alias, 1 drivers
v000001cab05f3a70_0 .net "is_jal", 0 0, L_000001cab06235a0;  alias, 1 drivers
v000001cab05f3c50_0 .net "is_jr", 0 0, L_000001cab0622ba0;  alias, 1 drivers
v000001cab05f5910_0 .net "is_oper2_immed", 0 0, L_000001cab06247a0;  alias, 1 drivers
v000001cab05f59b0_0 .net "memread", 0 0, L_000001cab0623640;  alias, 1 drivers
v000001cab05f5af0_0 .net "memwrite", 0 0, L_000001cab0622600;  alias, 1 drivers
v000001cab05f5cd0_0 .net "regwrite", 0 0, L_000001cab0622560;  alias, 1 drivers
L_000001cab061fea0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640670;
L_000001cab0620940 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06406b8;
L_000001cab061f4a0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640700;
L_000001cab0620300 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640748;
L_000001cab0620760 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640790;
L_000001cab061ff40 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06407d8;
L_000001cab061edc0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640820;
L_000001cab0620800 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640868;
L_000001cab06208a0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06408b0;
L_000001cab061ee60 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06408f8;
L_000001cab061ef00 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640940;
L_000001cab0622ba0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640988;
L_000001cab06235a0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab06409d0;
L_000001cab0621a20 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640a18;
L_000001cab0621e80 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640a60;
L_000001cab06221a0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640aa8;
L_000001cab0621de0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640af0;
L_000001cab06217a0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640b38;
L_000001cab06210c0 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640b80;
L_000001cab0622560 .reduce/nor L_000001cab0624f80;
L_000001cab0623640 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640bc8;
L_000001cab0622600 .cmp/eq 12, v000001cab06083a0_0, L_000001cab0640c10;
S_000001cab05eaf10 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001cab05ea8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001cab0604dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab0604df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab0604e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab0604e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab0604ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab0604ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab0604f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab0604f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab0604f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab0604fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab0604ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab0605028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab0605060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab0605098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab06050d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab0605108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab0605140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab0605178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab06051b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab06051e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab0605220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab0605258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab0605290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab06052c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab0605300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05f5d70_0 .var "Immed", 31 0;
v000001cab05f5e10_0 .net "Inst", 31 0, v000001cab05f8cf0_0;  alias, 1 drivers
v000001cab05f5eb0_0 .net "opcode", 11 0, v000001cab06083a0_0;  alias, 1 drivers
E_000001cab0578580 .event anyedge, v000001cab05ed840_0, v000001cab05f5e10_0;
S_000001cab05ea740 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001cab05ea8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001cab05f69f0_0 .var "Read_data1", 31 0;
v000001cab05f6ef0_0 .var "Read_data2", 31 0;
v000001cab05f70d0_0 .net "Read_reg1", 4 0, v000001cab060a6a0_0;  alias, 1 drivers
v000001cab05f8250_0 .net "Read_reg2", 4 0, v000001cab0609e80_0;  alias, 1 drivers
v000001cab05f6b30_0 .net "Write_data", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab05f77b0_0 .net "Write_en", 0 0, v000001cab060bd20_0;  alias, 1 drivers
v000001cab05f6450_0 .net "Write_reg", 4 0, v000001cab060a920_0;  alias, 1 drivers
v000001cab05f8070_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab05f81b0_0 .var/i "i", 31 0;
v000001cab05f8110 .array "reg_file", 0 31, 31 0;
v000001cab05f6db0_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0577700 .event posedge, v000001cab05f1d10_0;
S_000001cab05eaa60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001cab05ea740;
 .timescale 0 0;
v000001cab05f7fd0_0 .var/i "i", 31 0;
S_000001cab05eb550 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001cab0605340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab0605378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab06053b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab06053e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab0605420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab0605458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab0605490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab06054c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab0605500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab0605538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab0605570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab06055a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab06055e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab0605618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab0605650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab0605688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab06056c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab06056f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab0605730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab0605768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab06057a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab06057d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab0605810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab0605848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab0605880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab05f8cf0_0 .var "ID_INST", 31 0;
v000001cab06084e0_0 .var "ID_PC", 31 0;
v000001cab06083a0_0 .var "ID_opcode", 11 0;
v000001cab0609ac0_0 .var "ID_rd_ind", 4 0;
v000001cab060a6a0_0 .var "ID_rs1_ind", 4 0;
v000001cab0609e80_0 .var "ID_rs2_ind", 4 0;
v000001cab060a560_0 .net "IF_FLUSH", 0 0, v000001cab05f3e30_0;  alias, 1 drivers
v000001cab060a4c0_0 .net "IF_INST", 31 0, L_000001cab0624810;  alias, 1 drivers
v000001cab0608b20_0 .net "IF_PC", 31 0, v000001cab0609160_0;  alias, 1 drivers
v000001cab0609b60_0 .net "clk", 0 0, L_000001cab0624420;  1 drivers
v000001cab060a7e0_0 .net "if_id_Write", 0 0, v000001cab05f40b0_0;  alias, 1 drivers
v000001cab060a380_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0577980 .event posedge, v000001cab05df7a0_0, v000001cab0609b60_0;
S_000001cab05ebeb0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001cab060cae0_0 .net "EX1_PFC", 31 0, L_000001cab0623280;  alias, 1 drivers
v000001cab060c220_0 .net "EX2_PFC", 31 0, v000001cab05ef6e0_0;  alias, 1 drivers
v000001cab060b960_0 .net "ID_PFC", 31 0, L_000001cab061eaa0;  alias, 1 drivers
v000001cab060cea0_0 .net "PC_src", 2 0, L_000001cab061ec80;  alias, 1 drivers
v000001cab060c400_0 .net "PC_write", 0 0, v000001cab05f43d0_0;  alias, 1 drivers
L_000001cab0640088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cab060c900_0 .net/2u *"_ivl_0", 31 0, L_000001cab0640088;  1 drivers
v000001cab060c860_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab060cf40_0 .net "inst", 31 0, L_000001cab0624810;  alias, 1 drivers
v000001cab060b500_0 .net "inst_mem_in", 31 0, v000001cab0609160_0;  alias, 1 drivers
v000001cab060ba00_0 .net "pc_reg_in", 31 0, L_000001cab0624ea0;  1 drivers
v000001cab060b000_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
L_000001cab0620120 .arith/sum 32, v000001cab0609160_0, L_000001cab0640088;
S_000001cab05eb0a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001cab05ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001cab0624810 .functor BUFZ 32, L_000001cab061fc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab060a600_0 .net "Data_Out", 31 0, L_000001cab0624810;  alias, 1 drivers
v000001cab0609f20 .array "InstMem", 0 1023, 31 0;
v000001cab0608940_0 .net *"_ivl_0", 31 0, L_000001cab061fc20;  1 drivers
v000001cab0608580_0 .net *"_ivl_3", 9 0, L_000001cab061f180;  1 drivers
v000001cab0608bc0_0 .net *"_ivl_4", 11 0, L_000001cab061f220;  1 drivers
L_000001cab06401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cab060a1a0_0 .net *"_ivl_7", 1 0, L_000001cab06401a8;  1 drivers
v000001cab0608c60_0 .net "addr", 31 0, v000001cab0609160_0;  alias, 1 drivers
v000001cab0609020_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab06088a0_0 .var/i "i", 31 0;
L_000001cab061fc20 .array/port v000001cab0609f20, L_000001cab061f220;
L_000001cab061f180 .part v000001cab0609160_0, 0, 10;
L_000001cab061f220 .concat [ 10 2 0 0], L_000001cab061f180, L_000001cab06401a8;
S_000001cab05eb6e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001cab05ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001cab0578c40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001cab06081c0_0 .net "DataIn", 31 0, L_000001cab0624ea0;  alias, 1 drivers
v000001cab0609160_0 .var "DataOut", 31 0;
v000001cab06089e0_0 .net "PC_Write", 0 0, v000001cab05f43d0_0;  alias, 1 drivers
v000001cab06095c0_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab060a060_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
S_000001cab05eba00 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001cab05ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001cab0578c80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001cab055b820 .functor NOT 1, L_000001cab061e780, C4<0>, C4<0>, C4<0>;
L_000001cab055ba50 .functor NOT 1, L_000001cab0620080, C4<0>, C4<0>, C4<0>;
L_000001cab055bac0 .functor AND 1, L_000001cab055b820, L_000001cab055ba50, C4<1>, C4<1>;
L_000001cab04fb910 .functor NOT 1, L_000001cab061efa0, C4<0>, C4<0>, C4<0>;
L_000001cab04fb9f0 .functor AND 1, L_000001cab055bac0, L_000001cab04fb910, C4<1>, C4<1>;
L_000001cab04fbd00 .functor AND 32, L_000001cab061e820, L_000001cab0620120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab04fb280 .functor NOT 1, L_000001cab061fa40, C4<0>, C4<0>, C4<0>;
L_000001cab0625610 .functor NOT 1, L_000001cab0620b20, C4<0>, C4<0>, C4<0>;
L_000001cab0624570 .functor AND 1, L_000001cab04fb280, L_000001cab0625610, C4<1>, C4<1>;
L_000001cab0623fc0 .functor AND 1, L_000001cab0624570, L_000001cab0620440, C4<1>, C4<1>;
L_000001cab0624c00 .functor AND 32, L_000001cab0620c60, L_000001cab061eaa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0624340 .functor OR 32, L_000001cab04fbd00, L_000001cab0624c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab0624960 .functor NOT 1, L_000001cab061ffe0, C4<0>, C4<0>, C4<0>;
L_000001cab0624b20 .functor AND 1, L_000001cab0624960, L_000001cab0620d00, C4<1>, C4<1>;
L_000001cab0625a00 .functor NOT 1, L_000001cab061e8c0, C4<0>, C4<0>, C4<0>;
L_000001cab06246c0 .functor AND 1, L_000001cab0624b20, L_000001cab0625a00, C4<1>, C4<1>;
L_000001cab0625530 .functor AND 32, L_000001cab061e6e0, v000001cab0609160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0624030 .functor OR 32, L_000001cab0624340, L_000001cab0625530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab06243b0 .functor NOT 1, L_000001cab061f7c0, C4<0>, C4<0>, C4<0>;
L_000001cab0624c70 .functor AND 1, L_000001cab06243b0, L_000001cab06209e0, C4<1>, C4<1>;
L_000001cab06251b0 .functor AND 1, L_000001cab0624c70, L_000001cab061f040, C4<1>, C4<1>;
L_000001cab0624d50 .functor AND 32, L_000001cab061f900, L_000001cab0623280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0625840 .functor OR 32, L_000001cab0624030, L_000001cab0624d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cab0625370 .functor NOT 1, L_000001cab061fe00, C4<0>, C4<0>, C4<0>;
L_000001cab0624a40 .functor AND 1, L_000001cab061f0e0, L_000001cab0625370, C4<1>, C4<1>;
L_000001cab06242d0 .functor NOT 1, L_000001cab061fb80, C4<0>, C4<0>, C4<0>;
L_000001cab0624650 .functor AND 1, L_000001cab0624a40, L_000001cab06242d0, C4<1>, C4<1>;
L_000001cab06240a0 .functor AND 32, L_000001cab06204e0, v000001cab05ef6e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab0624ea0 .functor OR 32, L_000001cab0625840, L_000001cab06240a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab06090c0_0 .net *"_ivl_1", 0 0, L_000001cab061e780;  1 drivers
v000001cab060a100_0 .net *"_ivl_11", 0 0, L_000001cab061efa0;  1 drivers
v000001cab060a740_0 .net *"_ivl_12", 0 0, L_000001cab04fb910;  1 drivers
v000001cab0608440_0 .net *"_ivl_14", 0 0, L_000001cab04fb9f0;  1 drivers
v000001cab0609340_0 .net *"_ivl_16", 31 0, L_000001cab061e820;  1 drivers
v000001cab0609200_0 .net *"_ivl_18", 31 0, L_000001cab04fbd00;  1 drivers
v000001cab0609de0_0 .net *"_ivl_2", 0 0, L_000001cab055b820;  1 drivers
v000001cab0609fc0_0 .net *"_ivl_21", 0 0, L_000001cab061fa40;  1 drivers
v000001cab0609c00_0 .net *"_ivl_22", 0 0, L_000001cab04fb280;  1 drivers
v000001cab060a240_0 .net *"_ivl_25", 0 0, L_000001cab0620b20;  1 drivers
v000001cab0609ca0_0 .net *"_ivl_26", 0 0, L_000001cab0625610;  1 drivers
v000001cab0609480_0 .net *"_ivl_28", 0 0, L_000001cab0624570;  1 drivers
v000001cab0608120_0 .net *"_ivl_31", 0 0, L_000001cab0620440;  1 drivers
v000001cab060a880_0 .net *"_ivl_32", 0 0, L_000001cab0623fc0;  1 drivers
v000001cab0609700_0 .net *"_ivl_34", 31 0, L_000001cab0620c60;  1 drivers
v000001cab06092a0_0 .net *"_ivl_36", 31 0, L_000001cab0624c00;  1 drivers
v000001cab0608300_0 .net *"_ivl_38", 31 0, L_000001cab0624340;  1 drivers
v000001cab0609980_0 .net *"_ivl_41", 0 0, L_000001cab061ffe0;  1 drivers
v000001cab0609660_0 .net *"_ivl_42", 0 0, L_000001cab0624960;  1 drivers
v000001cab0608260_0 .net *"_ivl_45", 0 0, L_000001cab0620d00;  1 drivers
v000001cab06093e0_0 .net *"_ivl_46", 0 0, L_000001cab0624b20;  1 drivers
v000001cab060a420_0 .net *"_ivl_49", 0 0, L_000001cab061e8c0;  1 drivers
v000001cab0608ee0_0 .net *"_ivl_5", 0 0, L_000001cab0620080;  1 drivers
v000001cab0608a80_0 .net *"_ivl_50", 0 0, L_000001cab0625a00;  1 drivers
v000001cab0608620_0 .net *"_ivl_52", 0 0, L_000001cab06246c0;  1 drivers
v000001cab0608760_0 .net *"_ivl_54", 31 0, L_000001cab061e6e0;  1 drivers
v000001cab06086c0_0 .net *"_ivl_56", 31 0, L_000001cab0625530;  1 drivers
v000001cab0608800_0 .net *"_ivl_58", 31 0, L_000001cab0624030;  1 drivers
v000001cab060a2e0_0 .net *"_ivl_6", 0 0, L_000001cab055ba50;  1 drivers
v000001cab0609520_0 .net *"_ivl_61", 0 0, L_000001cab061f7c0;  1 drivers
v000001cab0608d00_0 .net *"_ivl_62", 0 0, L_000001cab06243b0;  1 drivers
v000001cab0608da0_0 .net *"_ivl_65", 0 0, L_000001cab06209e0;  1 drivers
v000001cab0608e40_0 .net *"_ivl_66", 0 0, L_000001cab0624c70;  1 drivers
v000001cab06097a0_0 .net *"_ivl_69", 0 0, L_000001cab061f040;  1 drivers
v000001cab06098e0_0 .net *"_ivl_70", 0 0, L_000001cab06251b0;  1 drivers
v000001cab0609840_0 .net *"_ivl_72", 31 0, L_000001cab061f900;  1 drivers
v000001cab0609a20_0 .net *"_ivl_74", 31 0, L_000001cab0624d50;  1 drivers
v000001cab0609d40_0 .net *"_ivl_76", 31 0, L_000001cab0625840;  1 drivers
v000001cab060ab00_0 .net *"_ivl_79", 0 0, L_000001cab061f0e0;  1 drivers
v000001cab060c680_0 .net *"_ivl_8", 0 0, L_000001cab055bac0;  1 drivers
v000001cab060b780_0 .net *"_ivl_81", 0 0, L_000001cab061fe00;  1 drivers
v000001cab060c5e0_0 .net *"_ivl_82", 0 0, L_000001cab0625370;  1 drivers
v000001cab060c720_0 .net *"_ivl_84", 0 0, L_000001cab0624a40;  1 drivers
v000001cab060c2c0_0 .net *"_ivl_87", 0 0, L_000001cab061fb80;  1 drivers
v000001cab060cfe0_0 .net *"_ivl_88", 0 0, L_000001cab06242d0;  1 drivers
v000001cab060bc80_0 .net *"_ivl_90", 0 0, L_000001cab0624650;  1 drivers
v000001cab060ca40_0 .net *"_ivl_92", 31 0, L_000001cab06204e0;  1 drivers
v000001cab060bdc0_0 .net *"_ivl_94", 31 0, L_000001cab06240a0;  1 drivers
v000001cab060cd60_0 .net "ina", 31 0, L_000001cab0620120;  1 drivers
v000001cab060b0a0_0 .net "inb", 31 0, L_000001cab061eaa0;  alias, 1 drivers
v000001cab060c360_0 .net "inc", 31 0, v000001cab0609160_0;  alias, 1 drivers
v000001cab060b460_0 .net "ind", 31 0, L_000001cab0623280;  alias, 1 drivers
v000001cab060bbe0_0 .net "ine", 31 0, v000001cab05ef6e0_0;  alias, 1 drivers
L_000001cab06400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab060ac40_0 .net "inf", 31 0, L_000001cab06400d0;  1 drivers
L_000001cab0640118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab060ace0_0 .net "ing", 31 0, L_000001cab0640118;  1 drivers
L_000001cab0640160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cab060ad80_0 .net "inh", 31 0, L_000001cab0640160;  1 drivers
v000001cab060c7c0_0 .net "out", 31 0, L_000001cab0624ea0;  alias, 1 drivers
v000001cab060b8c0_0 .net "sel", 2 0, L_000001cab061ec80;  alias, 1 drivers
L_000001cab061e780 .part L_000001cab061ec80, 2, 1;
L_000001cab0620080 .part L_000001cab061ec80, 1, 1;
L_000001cab061efa0 .part L_000001cab061ec80, 0, 1;
LS_000001cab061e820_0_0 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_4 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_8 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_12 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_16 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_20 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_24 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_0_28 .concat [ 1 1 1 1], L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0, L_000001cab04fb9f0;
LS_000001cab061e820_1_0 .concat [ 4 4 4 4], LS_000001cab061e820_0_0, LS_000001cab061e820_0_4, LS_000001cab061e820_0_8, LS_000001cab061e820_0_12;
LS_000001cab061e820_1_4 .concat [ 4 4 4 4], LS_000001cab061e820_0_16, LS_000001cab061e820_0_20, LS_000001cab061e820_0_24, LS_000001cab061e820_0_28;
L_000001cab061e820 .concat [ 16 16 0 0], LS_000001cab061e820_1_0, LS_000001cab061e820_1_4;
L_000001cab061fa40 .part L_000001cab061ec80, 2, 1;
L_000001cab0620b20 .part L_000001cab061ec80, 1, 1;
L_000001cab0620440 .part L_000001cab061ec80, 0, 1;
LS_000001cab0620c60_0_0 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_4 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_8 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_12 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_16 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_20 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_24 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_0_28 .concat [ 1 1 1 1], L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0, L_000001cab0623fc0;
LS_000001cab0620c60_1_0 .concat [ 4 4 4 4], LS_000001cab0620c60_0_0, LS_000001cab0620c60_0_4, LS_000001cab0620c60_0_8, LS_000001cab0620c60_0_12;
LS_000001cab0620c60_1_4 .concat [ 4 4 4 4], LS_000001cab0620c60_0_16, LS_000001cab0620c60_0_20, LS_000001cab0620c60_0_24, LS_000001cab0620c60_0_28;
L_000001cab0620c60 .concat [ 16 16 0 0], LS_000001cab0620c60_1_0, LS_000001cab0620c60_1_4;
L_000001cab061ffe0 .part L_000001cab061ec80, 2, 1;
L_000001cab0620d00 .part L_000001cab061ec80, 1, 1;
L_000001cab061e8c0 .part L_000001cab061ec80, 0, 1;
LS_000001cab061e6e0_0_0 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_4 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_8 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_12 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_16 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_20 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_24 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_0_28 .concat [ 1 1 1 1], L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0, L_000001cab06246c0;
LS_000001cab061e6e0_1_0 .concat [ 4 4 4 4], LS_000001cab061e6e0_0_0, LS_000001cab061e6e0_0_4, LS_000001cab061e6e0_0_8, LS_000001cab061e6e0_0_12;
LS_000001cab061e6e0_1_4 .concat [ 4 4 4 4], LS_000001cab061e6e0_0_16, LS_000001cab061e6e0_0_20, LS_000001cab061e6e0_0_24, LS_000001cab061e6e0_0_28;
L_000001cab061e6e0 .concat [ 16 16 0 0], LS_000001cab061e6e0_1_0, LS_000001cab061e6e0_1_4;
L_000001cab061f7c0 .part L_000001cab061ec80, 2, 1;
L_000001cab06209e0 .part L_000001cab061ec80, 1, 1;
L_000001cab061f040 .part L_000001cab061ec80, 0, 1;
LS_000001cab061f900_0_0 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_4 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_8 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_12 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_16 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_20 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_24 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_0_28 .concat [ 1 1 1 1], L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0, L_000001cab06251b0;
LS_000001cab061f900_1_0 .concat [ 4 4 4 4], LS_000001cab061f900_0_0, LS_000001cab061f900_0_4, LS_000001cab061f900_0_8, LS_000001cab061f900_0_12;
LS_000001cab061f900_1_4 .concat [ 4 4 4 4], LS_000001cab061f900_0_16, LS_000001cab061f900_0_20, LS_000001cab061f900_0_24, LS_000001cab061f900_0_28;
L_000001cab061f900 .concat [ 16 16 0 0], LS_000001cab061f900_1_0, LS_000001cab061f900_1_4;
L_000001cab061f0e0 .part L_000001cab061ec80, 2, 1;
L_000001cab061fe00 .part L_000001cab061ec80, 1, 1;
L_000001cab061fb80 .part L_000001cab061ec80, 0, 1;
LS_000001cab06204e0_0_0 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_4 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_8 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_12 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_16 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_20 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_24 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_0_28 .concat [ 1 1 1 1], L_000001cab0624650, L_000001cab0624650, L_000001cab0624650, L_000001cab0624650;
LS_000001cab06204e0_1_0 .concat [ 4 4 4 4], LS_000001cab06204e0_0_0, LS_000001cab06204e0_0_4, LS_000001cab06204e0_0_8, LS_000001cab06204e0_0_12;
LS_000001cab06204e0_1_4 .concat [ 4 4 4 4], LS_000001cab06204e0_0_16, LS_000001cab06204e0_0_20, LS_000001cab06204e0_0_24, LS_000001cab06204e0_0_28;
L_000001cab06204e0 .concat [ 16 16 0 0], LS_000001cab06204e0_1_0, LS_000001cab06204e0_1_4;
S_000001cab05ec360 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001cab060d080_0 .net "Write_Data", 31 0, v000001cab05df700_0;  alias, 1 drivers
v000001cab060c9a0_0 .net "addr", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab060baa0_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab060b640_0 .net "mem_out", 31 0, v000001cab060b140_0;  alias, 1 drivers
v000001cab060b320_0 .net "mem_read", 0 0, v000001cab05dfc00_0;  alias, 1 drivers
v000001cab060a9c0_0 .net "mem_write", 0 0, v000001cab05e0ce0_0;  alias, 1 drivers
S_000001cab05ebb90 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001cab05ec360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001cab060cc20 .array "DataMem", 1023 0, 31 0;
v000001cab060aba0_0 .net "Data_In", 31 0, v000001cab05df700_0;  alias, 1 drivers
v000001cab060b140_0 .var "Data_Out", 31 0;
v000001cab060be60_0 .net "Write_en", 0 0, v000001cab05e0ce0_0;  alias, 1 drivers
v000001cab060b820_0 .net "addr", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab060b5a0_0 .net "clk", 0 0, L_000001cab055caf0;  alias, 1 drivers
v000001cab060ccc0_0 .var/i "i", 31 0;
S_000001cab05ebd20 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001cab06178f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cab0617928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cab0617960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cab0617998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cab06179d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cab0617a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cab0617a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cab0617a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cab0617ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cab0617ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cab0617b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cab0617b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cab0617b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cab0617bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cab0617c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cab0617c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cab0617c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cab0617ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cab0617ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cab0617d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cab0617d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cab0617d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cab0617dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cab0617df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cab0617e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cab060bf00_0 .net "MEM_ALU_OUT", 31 0, v000001cab05dfac0_0;  alias, 1 drivers
v000001cab060ce00_0 .net "MEM_Data_mem_out", 31 0, v000001cab060b140_0;  alias, 1 drivers
v000001cab060bfa0_0 .net "MEM_memread", 0 0, v000001cab05dfc00_0;  alias, 1 drivers
v000001cab060bb40_0 .net "MEM_opcode", 11 0, v000001cab05e02e0_0;  alias, 1 drivers
v000001cab060ae20_0 .net "MEM_rd_ind", 4 0, v000001cab05e0d80_0;  alias, 1 drivers
v000001cab060aec0_0 .net "MEM_rd_indzero", 0 0, v000001cab05dfd40_0;  alias, 1 drivers
v000001cab060c4a0_0 .net "MEM_regwrite", 0 0, v000001cab05e0060_0;  alias, 1 drivers
v000001cab060aa60_0 .var "WB_ALU_OUT", 31 0;
v000001cab060af60_0 .var "WB_Data_mem_out", 31 0;
v000001cab060c040_0 .var "WB_memread", 0 0;
v000001cab060a920_0 .var "WB_rd_ind", 4 0;
v000001cab060b1e0_0 .var "WB_rd_indzero", 0 0;
v000001cab060bd20_0 .var "WB_regwrite", 0 0;
v000001cab060b6e0_0 .net "clk", 0 0, L_000001cab068bb60;  1 drivers
v000001cab060cb80_0 .var "hlt", 0 0;
v000001cab060c0e0_0 .net "rst", 0 0, v000001cab061cf20_0;  alias, 1 drivers
E_000001cab0579400 .event posedge, v000001cab05df7a0_0, v000001cab060b6e0_0;
S_000001cab05ec040 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001cab0389f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001cab068bd20 .functor AND 32, v000001cab060af60_0, L_000001cab06924f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab068be00 .functor NOT 1, v000001cab060c040_0, C4<0>, C4<0>, C4<0>;
L_000001cab068be70 .functor AND 32, v000001cab060aa60_0, L_000001cab0691230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cab06a6d40 .functor OR 32, L_000001cab068bd20, L_000001cab068be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cab060b280_0 .net "Write_Data_RegFile", 31 0, L_000001cab06a6d40;  alias, 1 drivers
v000001cab060b3c0_0 .net *"_ivl_0", 31 0, L_000001cab06924f0;  1 drivers
v000001cab060c180_0 .net *"_ivl_2", 31 0, L_000001cab068bd20;  1 drivers
v000001cab060c540_0 .net *"_ivl_4", 0 0, L_000001cab068be00;  1 drivers
v000001cab060d760_0 .net *"_ivl_6", 31 0, L_000001cab0691230;  1 drivers
v000001cab060d800_0 .net *"_ivl_8", 31 0, L_000001cab068be70;  1 drivers
v000001cab060d120_0 .net "alu_out", 31 0, v000001cab060aa60_0;  alias, 1 drivers
v000001cab060d300_0 .net "mem_out", 31 0, v000001cab060af60_0;  alias, 1 drivers
v000001cab060d260_0 .net "mem_read", 0 0, v000001cab060c040_0;  alias, 1 drivers
LS_000001cab06924f0_0_0 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_4 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_8 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_12 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_16 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_20 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_24 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_0_28 .concat [ 1 1 1 1], v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0, v000001cab060c040_0;
LS_000001cab06924f0_1_0 .concat [ 4 4 4 4], LS_000001cab06924f0_0_0, LS_000001cab06924f0_0_4, LS_000001cab06924f0_0_8, LS_000001cab06924f0_0_12;
LS_000001cab06924f0_1_4 .concat [ 4 4 4 4], LS_000001cab06924f0_0_16, LS_000001cab06924f0_0_20, LS_000001cab06924f0_0_24, LS_000001cab06924f0_0_28;
L_000001cab06924f0 .concat [ 16 16 0 0], LS_000001cab06924f0_1_0, LS_000001cab06924f0_1_4;
LS_000001cab0691230_0_0 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_4 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_8 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_12 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_16 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_20 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_24 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_0_28 .concat [ 1 1 1 1], L_000001cab068be00, L_000001cab068be00, L_000001cab068be00, L_000001cab068be00;
LS_000001cab0691230_1_0 .concat [ 4 4 4 4], LS_000001cab0691230_0_0, LS_000001cab0691230_0_4, LS_000001cab0691230_0_8, LS_000001cab0691230_0_12;
LS_000001cab0691230_1_4 .concat [ 4 4 4 4], LS_000001cab0691230_0_16, LS_000001cab0691230_0_20, LS_000001cab0691230_0_24, LS_000001cab0691230_0_28;
L_000001cab0691230 .concat [ 16 16 0 0], LS_000001cab0691230_1_0, LS_000001cab0691230_1_4;
    .scope S_000001cab05eb6e0;
T_0 ;
    %wait E_000001cab05780c0;
    %load/vec4 v000001cab060a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cab0609160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cab06089e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001cab06081c0_0;
    %assign/vec4 v000001cab0609160_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cab05eb0a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab06088a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001cab06088a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cab06088a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %load/vec4 v000001cab06088a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cab06088a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab0609f20, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001cab05eb550;
T_2 ;
    %wait E_000001cab0577980;
    %load/vec4 v000001cab060a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001cab06084e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f8cf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab0609ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab0609e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab060a6a0_0, 0;
    %assign/vec4 v000001cab06083a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cab060a7e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001cab060a560_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001cab06084e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f8cf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab0609ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab0609e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab060a6a0_0, 0;
    %assign/vec4 v000001cab06083a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001cab060a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001cab060a4c0_0;
    %assign/vec4 v000001cab05f8cf0_0, 0;
    %load/vec4 v000001cab0608b20_0;
    %assign/vec4 v000001cab06084e0_0, 0;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001cab0609e80_0, 0;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cab06083a0_0, 4, 5;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cab06083a0_0, 4, 5;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001cab060a6a0_0, 0;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001cab0609ac0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001cab0609ac0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001cab060a4c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001cab0609ac0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cab05ea740;
T_3 ;
    %wait E_000001cab05780c0;
    %load/vec4 v000001cab05f6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab05f81b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001cab05f81b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cab05f81b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab05f8110, 0, 4;
    %load/vec4 v000001cab05f81b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cab05f81b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cab05f6450_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001cab05f77b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001cab05f6b30_0;
    %load/vec4 v000001cab05f6450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab05f8110, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab05f8110, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cab05ea740;
T_4 ;
    %wait E_000001cab0577700;
    %load/vec4 v000001cab05f6450_0;
    %load/vec4 v000001cab05f70d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001cab05f6450_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001cab05f77b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001cab05f6b30_0;
    %assign/vec4 v000001cab05f69f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cab05f70d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cab05f8110, 4;
    %assign/vec4 v000001cab05f69f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cab05ea740;
T_5 ;
    %wait E_000001cab0577700;
    %load/vec4 v000001cab05f6450_0;
    %load/vec4 v000001cab05f8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001cab05f6450_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001cab05f77b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001cab05f6b30_0;
    %assign/vec4 v000001cab05f6ef0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cab05f8250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cab05f8110, 4;
    %assign/vec4 v000001cab05f6ef0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cab05ea740;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001cab05eaa60;
    %jmp t_0;
    .scope S_000001cab05eaa60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab05f7fd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001cab05f7fd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001cab05f7fd0_0;
    %ix/getv/s 4, v000001cab05f7fd0_0;
    %load/vec4a v000001cab05f8110, 4;
    %ix/getv/s 4, v000001cab05f7fd0_0;
    %load/vec4a v000001cab05f8110, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cab05f7fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cab05f7fd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001cab05ea740;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001cab05eaf10;
T_7 ;
    %wait E_000001cab0578580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab05f5d70_0, 0, 32;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cab05f5e10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cab05f5d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cab05f5e10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cab05f5d70_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f5eb0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001cab05f5e10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001cab05f5e10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cab05f5d70_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001cab05eb870;
T_8 ;
    %wait E_000001cab05780c0;
    %load/vec4 v000001cab05f3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cab05f39d0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cab05f39d0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001cab05f3890_0;
    %load/vec4 v000001cab05f1310_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cab05f3890_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001cab05eb870;
T_9 ;
    %wait E_000001cab05780c0;
    %load/vec4 v000001cab05f3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f3610_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cab05f13b0_0;
    %assign/vec4 v000001cab05f3610_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cab05ec1d0;
T_10 ;
    %wait E_000001cab0578540;
    %load/vec4 v000001cab05f3cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f43d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f40b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f2cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f2e90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cab05f2670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001cab05f2c10_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001cab05f3750_0;
    %load/vec4 v000001cab05f36b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001cab05f3b10_0;
    %load/vec4 v000001cab05f36b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001cab05f28f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001cab05f2a30_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001cab05f3750_0;
    %load/vec4 v000001cab05f2990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001cab05f3b10_0;
    %load/vec4 v000001cab05f2990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f43d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f40b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f2e90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001cab05f2fd0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f43d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f40b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f2e90_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f43d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cab05f40b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05f2e90_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001cab05eb230;
T_11 ;
    %wait E_000001cab0578500;
    %load/vec4 v000001cab05eea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001cab05ed160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ede80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ed480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05edca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05edfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05eda20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05eeba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ecf80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05eeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ee600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ecc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ee4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ed200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ece40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05edc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05eee20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05ed7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05ee920_0, 0;
    %assign/vec4 v000001cab05edd40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001cab05ed2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001cab05ed840_0;
    %assign/vec4 v000001cab05edd40_0, 0;
    %load/vec4 v000001cab05ed700_0;
    %assign/vec4 v000001cab05ee920_0, 0;
    %load/vec4 v000001cab05ed520_0;
    %assign/vec4 v000001cab05ed7a0_0, 0;
    %load/vec4 v000001cab05ed340_0;
    %assign/vec4 v000001cab05eee20_0, 0;
    %load/vec4 v000001cab05ec9e0_0;
    %assign/vec4 v000001cab05edc00_0, 0;
    %load/vec4 v000001cab05ed8e0_0;
    %assign/vec4 v000001cab05ece40_0, 0;
    %load/vec4 v000001cab05edf20_0;
    %assign/vec4 v000001cab05ed200_0, 0;
    %load/vec4 v000001cab05ee7e0_0;
    %assign/vec4 v000001cab05ee4c0_0, 0;
    %load/vec4 v000001cab05ee380_0;
    %assign/vec4 v000001cab05ecc60_0, 0;
    %load/vec4 v000001cab05ed020_0;
    %assign/vec4 v000001cab05ee600_0, 0;
    %load/vec4 v000001cab05ee740_0;
    %assign/vec4 v000001cab05eeec0_0, 0;
    %load/vec4 v000001cab05ee9c0_0;
    %assign/vec4 v000001cab05ecf80_0, 0;
    %load/vec4 v000001cab05ecee0_0;
    %assign/vec4 v000001cab05eeba0_0, 0;
    %load/vec4 v000001cab05edac0_0;
    %assign/vec4 v000001cab05eda20_0, 0;
    %load/vec4 v000001cab05ec760_0;
    %assign/vec4 v000001cab05edfc0_0, 0;
    %load/vec4 v000001cab05ecd00_0;
    %assign/vec4 v000001cab05edca0_0, 0;
    %load/vec4 v000001cab05eca80_0;
    %assign/vec4 v000001cab05ed480_0, 0;
    %load/vec4 v000001cab05ee560_0;
    %assign/vec4 v000001cab05ede80_0, 0;
    %load/vec4 v000001cab05ee6a0_0;
    %assign/vec4 v000001cab05ed160_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001cab05ed160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ede80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ed480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05edca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05edfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05eda20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05eeba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ecf80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05eeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ee600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ecc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ee4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ed200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ece40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05edc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05eee20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05ed7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05ee920_0, 0;
    %assign/vec4 v000001cab05edd40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cab05eabf0;
T_12 ;
    %wait E_000001cab0577c00;
    %load/vec4 v000001cab05f37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001cab05efbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef6e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05f05e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05f0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05efaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05efc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f2210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05efd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efb40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efe60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efdc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cab05ef320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef000_0, 0;
    %assign/vec4 v000001cab05efa00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001cab05f3570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001cab05eec40_0;
    %assign/vec4 v000001cab05efa00_0, 0;
    %load/vec4 v000001cab05eece0_0;
    %assign/vec4 v000001cab05ef000_0, 0;
    %load/vec4 v000001cab05ef960_0;
    %assign/vec4 v000001cab05ef320_0, 0;
    %load/vec4 v000001cab05f0220_0;
    %assign/vec4 v000001cab05efdc0_0, 0;
    %load/vec4 v000001cab05ef500_0;
    %assign/vec4 v000001cab05efe60_0, 0;
    %load/vec4 v000001cab05f0180_0;
    %assign/vec4 v000001cab05efb40_0, 0;
    %load/vec4 v000001cab05ec8a0_0;
    %assign/vec4 v000001cab05ef640_0, 0;
    %load/vec4 v000001cab05ef3c0_0;
    %assign/vec4 v000001cab05efd20_0, 0;
    %load/vec4 v000001cab05f02c0_0;
    %assign/vec4 v000001cab05f2210_0, 0;
    %load/vec4 v000001cab05f0360_0;
    %assign/vec4 v000001cab05efc80_0, 0;
    %load/vec4 v000001cab05f0040_0;
    %assign/vec4 v000001cab05ef820_0, 0;
    %load/vec4 v000001cab05ef460_0;
    %assign/vec4 v000001cab05ef280_0, 0;
    %load/vec4 v000001cab05f00e0_0;
    %assign/vec4 v000001cab05efaa0_0, 0;
    %load/vec4 v000001cab05ef140_0;
    %assign/vec4 v000001cab05ef1e0_0, 0;
    %load/vec4 v000001cab05effa0_0;
    %assign/vec4 v000001cab05ef780_0, 0;
    %load/vec4 v000001cab05eff00_0;
    %assign/vec4 v000001cab05f0400_0, 0;
    %load/vec4 v000001cab05eef60_0;
    %assign/vec4 v000001cab05ef0a0_0, 0;
    %load/vec4 v000001cab05ef8c0_0;
    %assign/vec4 v000001cab05f05e0_0, 0;
    %load/vec4 v000001cab05ef5a0_0;
    %assign/vec4 v000001cab05f0540_0, 0;
    %load/vec4 v000001cab05ec940_0;
    %assign/vec4 v000001cab05ef6e0_0, 0;
    %load/vec4 v000001cab05f04a0_0;
    %assign/vec4 v000001cab05efbe0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001cab05efbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef6e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05f05e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05f0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05efaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05ef820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05efc80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05f2210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05efd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efb40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efe60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05efdc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cab05ef320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05ef000_0, 0;
    %assign/vec4 v000001cab05efa00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cab03bca50;
T_13 ;
    %wait E_000001cab0578440;
    %load/vec4 v000001cab05e2f90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cab05e2d10_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001cab03bc8c0;
T_14 ;
    %wait E_000001cab0578400;
    %load/vec4 v000001cab05e23b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001cab05e1d70_0;
    %pad/u 33;
    %load/vec4 v000001cab05e33f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001cab05e2310_0, 0;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001cab05e33f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001cab05e35d0_0;
    %load/vec4 v000001cab05e33f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cab05e1d70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001cab05e33f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001cab05e33f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %load/vec4 v000001cab05e1d70_0;
    %ix/getv 4, v000001cab05e33f0_0;
    %shiftl 4;
    %assign/vec4 v000001cab05e2310_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001cab05e33f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001cab05e35d0_0;
    %load/vec4 v000001cab05e33f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cab05e1d70_0;
    %load/vec4 v000001cab05e33f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001cab05e33f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %load/vec4 v000001cab05e1d70_0;
    %ix/getv 4, v000001cab05e33f0_0;
    %shiftr 4;
    %assign/vec4 v000001cab05e2310_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %load/vec4 v000001cab05e1d70_0;
    %load/vec4 v000001cab05e33f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001cab05e2310_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cab05e35d0_0, 0;
    %load/vec4 v000001cab05e33f0_0;
    %load/vec4 v000001cab05e1d70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001cab05e2310_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001cab04369c0;
T_15 ;
    %wait E_000001cab0577d80;
    %load/vec4 v000001cab05df7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001cab05dfd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05e0060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05e0ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab05dfc00_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cab05e02e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab05e0d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab05df700_0, 0;
    %assign/vec4 v000001cab05dfac0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001cab0502cf0_0;
    %assign/vec4 v000001cab05dfac0_0, 0;
    %load/vec4 v000001cab05dff20_0;
    %assign/vec4 v000001cab05df700_0, 0;
    %load/vec4 v000001cab05dfb60_0;
    %assign/vec4 v000001cab05e0d80_0, 0;
    %load/vec4 v000001cab05e0a60_0;
    %assign/vec4 v000001cab05e02e0_0, 0;
    %load/vec4 v000001cab04ecfc0_0;
    %assign/vec4 v000001cab05dfc00_0, 0;
    %load/vec4 v000001cab04ed1a0_0;
    %assign/vec4 v000001cab05e0ce0_0, 0;
    %load/vec4 v000001cab05dffc0_0;
    %assign/vec4 v000001cab05e0060_0, 0;
    %load/vec4 v000001cab05dfde0_0;
    %assign/vec4 v000001cab05dfd40_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cab05ebb90;
T_16 ;
    %wait E_000001cab0577700;
    %load/vec4 v000001cab060be60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001cab060aba0_0;
    %load/vec4 v000001cab060b820_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab060cc20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001cab05ebb90;
T_17 ;
    %wait E_000001cab0577700;
    %load/vec4 v000001cab060b820_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cab060cc20, 4;
    %assign/vec4 v000001cab060b140_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001cab05ebb90;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab060ccc0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001cab060ccc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cab060ccc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cab060cc20, 0, 4;
    %load/vec4 v000001cab060ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cab060ccc0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001cab05ebb90;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cab060ccc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001cab060ccc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001cab060ccc0_0;
    %load/vec4a v000001cab060cc20, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001cab060ccc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cab060ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cab060ccc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001cab05ebd20;
T_20 ;
    %wait E_000001cab0579400;
    %load/vec4 v000001cab060c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001cab060b1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab060cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab060bd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cab060c040_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cab060a920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cab060af60_0, 0;
    %assign/vec4 v000001cab060aa60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001cab060bf00_0;
    %assign/vec4 v000001cab060aa60_0, 0;
    %load/vec4 v000001cab060ce00_0;
    %assign/vec4 v000001cab060af60_0, 0;
    %load/vec4 v000001cab060bfa0_0;
    %assign/vec4 v000001cab060c040_0, 0;
    %load/vec4 v000001cab060ae20_0;
    %assign/vec4 v000001cab060a920_0, 0;
    %load/vec4 v000001cab060c4a0_0;
    %assign/vec4 v000001cab060bd20_0, 0;
    %load/vec4 v000001cab060aec0_0;
    %assign/vec4 v000001cab060b1e0_0, 0;
    %load/vec4 v000001cab060bb40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001cab060cb80_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001cab0389f80;
T_21 ;
    %wait E_000001cab0577900;
    %load/vec4 v000001cab061d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cab061bee0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001cab061bee0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cab061bee0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001cab05878d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cab061d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cab061cf20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001cab05878d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001cab061d1a0_0;
    %inv;
    %assign/vec4 v000001cab061d1a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cab05878d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cab061cf20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cab061cf20_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001cab061ce80_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
