# Lecture 2 :- Need for Libraries and characterization

## Library Characterization and modelling

Part1 - Concepts and Theory - NLDM, CSS timing, power and Noise characterization

Stages

Logic Synthesis --> FloorPlanning --> plaement --> CTS --> Routing --> STA

<img width="1097" alt="Screenshot 2024-08-04 at 6 55 38â€¯PM" src="https://github.com/user-attachments/assets/79d22189-a429-4b28-922e-833f595684f9">

source :- VLSI System Design


### One Common Thing across all Stages "GATES or Cells"

Library
1. AND GATE

2. OR GATE

3. BUFFER

4. INVERTER

5. DFF

6. LATCH

7. ICG 

etc..,


We design, characterize and model These cells
