# FIR-Highpass-filter

This project involves the synthesis of a Finite-Impulse Response Highpass filter coded in Verilog into an IC layout in Cadence Encounter. This project was done for the VLSI Design graduate course.

The contents are described as follows:

\FIR Highpass Filter.pdf
>This is the report of the project.

\emgFilter\
>This is the folder containing the verilog code of the filter
