Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 11 15:45:59 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        862         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 146 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.609    -4141.903                   3001                34483        0.050        0.000                      0                34483        0.264        0.000                       0                  5007  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -33.609    -4141.903                   3001                34468        0.050        0.000                      0                34468        0.264        0.000                       0                  5003  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.892        0.000                      0                   15        0.345        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         3001  Failing Endpoints,  Worst Slack      -33.609ns,  Total Violation    -4141.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.609ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.253ns  (logic 23.142ns (60.497%)  route 15.111ns (39.503%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.587    35.396    adjustable_clock/clear
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y199        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.396    
  -------------------------------------------------------------------
                         slack                                -33.609    

Slack (VIOLATED) :        -33.609ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.253ns  (logic 23.142ns (60.497%)  route 15.111ns (39.503%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.587    35.396    adjustable_clock/clear
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y199        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.396    
  -------------------------------------------------------------------
                         slack                                -33.609    

Slack (VIOLATED) :        -33.609ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.253ns  (logic 23.142ns (60.497%)  route 15.111ns (39.503%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.587    35.396    adjustable_clock/clear
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y199        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.396    
  -------------------------------------------------------------------
                         slack                                -33.609    

Slack (VIOLATED) :        -33.609ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.253ns  (logic 23.142ns (60.497%)  route 15.111ns (39.503%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.587    35.396    adjustable_clock/clear
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y199        FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y199        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.396    
  -------------------------------------------------------------------
                         slack                                -33.609    

Slack (VIOLATED) :        -33.543ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.110ns  (logic 23.142ns (60.724%)  route 14.968ns (39.276%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 2.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.445    35.254    adjustable_clock/clear
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.146     2.465    adjustable_clock/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism             -0.460     2.005    
                         clock uncertainty           -0.067     1.938    
    SLICE_X66Y201        FDRE (Setup_fdre_C_R)       -0.228     1.710    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                -33.543    

Slack (VIOLATED) :        -33.543ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.110ns  (logic 23.142ns (60.724%)  route 14.968ns (39.276%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 2.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.445    35.254    adjustable_clock/clear
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.146     2.465    adjustable_clock/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[1]/C
                         clock pessimism             -0.460     2.005    
                         clock uncertainty           -0.067     1.938    
    SLICE_X66Y201        FDRE (Setup_fdre_C_R)       -0.228     1.710    adjustable_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                -33.543    

Slack (VIOLATED) :        -33.543ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.110ns  (logic 23.142ns (60.724%)  route 14.968ns (39.276%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 2.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.445    35.254    adjustable_clock/clear
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.146     2.465    adjustable_clock/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[2]/C
                         clock pessimism             -0.460     2.005    
                         clock uncertainty           -0.067     1.938    
    SLICE_X66Y201        FDRE (Setup_fdre_C_R)       -0.228     1.710    adjustable_clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                -33.543    

Slack (VIOLATED) :        -33.543ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.110ns  (logic 23.142ns (60.724%)  route 14.968ns (39.276%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 2.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.445    35.254    adjustable_clock/clear
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.146     2.465    adjustable_clock/CLK_OUT1
    SLICE_X66Y201        FDRE                                         r  adjustable_clock/counter_reg[3]/C
                         clock pessimism             -0.460     2.005    
                         clock uncertainty           -0.067     1.938    
    SLICE_X66Y201        FDRE (Setup_fdre_C_R)       -0.228     1.710    adjustable_clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                         -35.253    
  -------------------------------------------------------------------
                         slack                                -33.543    

Slack (VIOLATED) :        -33.500ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.043ns  (logic 23.142ns (60.831%)  route 14.901ns (39.169%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.377    35.186    adjustable_clock/clear
    SLICE_X65Y203        FDRE                                         r  adjustable_clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    adjustable_clock/CLK_OUT1
    SLICE_X65Y203        FDRE                                         r  adjustable_clock/counter_reg[0]/C
                         clock pessimism             -0.460     2.006    
                         clock uncertainty           -0.067     1.939    
    SLICE_X65Y203        FDRE (Setup_fdre_C_R)       -0.253     1.686    adjustable_clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                         -35.186    
  -------------------------------------------------------------------
                         slack                                -33.500    

Slack (VIOLATED) :        -33.500ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.043ns  (logic 23.142ns (60.831%)  route 14.901ns (39.169%))
  Logic Levels:           197  (CARRY4=181 DSP48E1=1 LUT2=11 LUT3=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.284    -2.857    clk
    SLICE_X69Y168        FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y168        FDSE (Prop_fdse_C_Q)         0.204    -2.653 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.234    -2.419    adjustable_clock/divisor[15]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      2.820     0.401 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.541     0.942    adjustable_clock/counter3_n_105
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.244 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.244    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.297 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.297    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.350 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.350    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.403 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.403    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.456 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.456    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.509 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.636     2.145    adjustable_clock/counter2[24]
    SLICE_X66Y161        LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.188    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.444 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.444    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.498 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.498    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.552 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.552    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.606 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.606    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.660 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.660    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.714 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.714    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.847 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.577     3.425    adjustable_clock/counter2[23]
    SLICE_X63Y163        LUT3 (Prop_lut3_I0_O)        0.128     3.553 r  adjustable_clock/clk_out_i_696/O
                         net (fo=1, routed)           0.000     3.553    adjustable_clock/clk_out_i_696_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.746 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.746    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.799 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.799    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.852 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.852    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.905 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.905    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.958 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.958    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.011 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.011    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.150 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.487     4.637    adjustable_clock/counter2[22]
    SLICE_X64Y166        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     5.022 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     5.022    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.076 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.076    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.130 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.130    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.184 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.184    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.238 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.238    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.292 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.292    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.425 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.492     5.917    adjustable_clock/counter2[21]
    SLICE_X65Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.289 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.289    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.342 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.342    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.395 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.395    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.448 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.448    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.501 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.501    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.554 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.554    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.693 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.607     7.300    adjustable_clock/counter2[20]
    SLICE_X66Y168        LUT3 (Prop_lut3_I0_O)        0.131     7.431 r  adjustable_clock/clk_out_i_700/O
                         net (fo=1, routed)           0.000     7.431    adjustable_clock/clk_out_i_700_n_0
    SLICE_X66Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.611 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.611    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X66Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.665    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X66Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.719    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.773    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.827 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.827    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.881 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.881    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.014 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.568     8.582    adjustable_clock/counter2[19]
    SLICE_X67Y169        LUT2 (Prop_lut2_I1_O)        0.128     8.710 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.710    adjustable_clock/clk_out_i_713_n_0
    SLICE_X67Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.977 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.977    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X67Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.030 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.030    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.083 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.083    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.136 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.136    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.189 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.189    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.242 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.007     9.250    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.389 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.499     9.888    adjustable_clock/counter2[18]
    SLICE_X68Y173        LUT2 (Prop_lut2_I1_O)        0.131    10.019 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    10.019    adjustable_clock/clk_out_i_709_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.275 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.275    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.329 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.007    10.336    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.390 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.390    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.444 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.444    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.498 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.498    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X68Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.552 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.552    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.685 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.488    11.173    adjustable_clock/counter2[17]
    SLICE_X67Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.545 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.545    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.598 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.598    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X67Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.651 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.651    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X67Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.704 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.704    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X67Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.757 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.757    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X67Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.810 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.810    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.949 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.520    12.469    adjustable_clock/counter2[16]
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.131    12.600 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.600    adjustable_clock/clk_out_i_757_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.856 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.910 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.910    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.964 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.964    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.018 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.018    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X66Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.072 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.072    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X66Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.126 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.126    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X66Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.259 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.526    13.785    adjustable_clock/counter2[15]
    SLICE_X62Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    14.167 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.167    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X62Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.221 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X62Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.275 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.275    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X62Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.329 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.329    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X62Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.383 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.383    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X62Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.437 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.437    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.570 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.514    15.084    adjustable_clock/counter2[14]
    SLICE_X63Y176        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.456 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.456    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.509 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.509    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.562 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.562    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.615 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.615    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X63Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.668 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.668    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X63Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.721 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.721    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.860 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.563    16.423    adjustable_clock/counter2[13]
    SLICE_X64Y178        LUT2 (Prop_lut2_I1_O)        0.131    16.554 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.554    adjustable_clock/clk_out_i_774_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.810 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.810    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.864 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.864    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.918 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.918    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.972 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.972    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.080 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.080    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.213 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.442    17.656    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    18.028 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.028    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.081 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.081    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.134 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.134    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.187 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.187    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.240 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.240    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.293 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.293    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.432 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.541    18.973    adjustable_clock/counter2[11]
    SLICE_X66Y182        LUT3 (Prop_lut3_I0_O)        0.131    19.104 r  adjustable_clock/clk_out_i_779/O
                         net (fo=1, routed)           0.000    19.104    adjustable_clock/clk_out_i_779_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    19.284 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.284    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.338 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.338    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.392 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.392    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.446 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.446    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.500 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.500    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.554 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.554    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.687 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.497    20.184    adjustable_clock/counter2[10]
    SLICE_X63Y183        LUT2 (Prop_lut2_I1_O)        0.128    20.312 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.312    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.579 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.579    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.632 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.632    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.685 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.685    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.738 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.738    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.791 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.791    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.844 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.844    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.983 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.515    21.498    adjustable_clock/counter2[9]
    SLICE_X62Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.883 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.883    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.937 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.937    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.991 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.991    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.045 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.045    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.099 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.099    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.153 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.153    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.286 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.543    22.829    adjustable_clock/counter2[8]
    SLICE_X64Y185        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.211 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.211    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X64Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.265 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.265    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X64Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.319 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.319    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.373 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.373    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.427 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.614 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.561    24.175    adjustable_clock/counter2[7]
    SLICE_X67Y187        LUT2 (Prop_lut2_I1_O)        0.128    24.303 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.303    adjustable_clock/clk_out_i_796_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.570 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.570    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.623 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.623    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.676 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.676    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.729 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.729    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.782 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.782    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.835 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.835    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.974 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.599    25.574    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.705 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.705    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.961 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.961    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.015 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.015    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.069 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.069    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.123 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.123    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.177 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.177    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.231 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.231    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.364 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.553    26.917    adjustable_clock/counter2[5]
    SLICE_X66Y189        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    27.299 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.299    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.353 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.353    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.407 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.407    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.461 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.515 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.515    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.569 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.569    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.702 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.540    28.242    adjustable_clock/counter2[4]
    SLICE_X63Y192        LUT2 (Prop_lut2_I1_O)        0.128    28.370 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.370    adjustable_clock/clk_out_i_800_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.637 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.637    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.690 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.690    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.743 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.743    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.796 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.796    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X63Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.849 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.849    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X63Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.902 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.902    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X63Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.041 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.553    29.594    adjustable_clock/counter2[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.979 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.979    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.034 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.034    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X62Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.088    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.142    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.196    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.250    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X62Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.383 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.670    31.052    adjustable_clock/counter2[2]
    SLICE_X64Y192        LUT2 (Prop_lut2_I1_O)        0.128    31.180 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.180    adjustable_clock/clk_out_i_808_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.436 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.436    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.490 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X64Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.544 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.544    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.598 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.598    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X64Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.652 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.652    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X64Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.706 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.706    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X64Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.839 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.536    32.375    adjustable_clock/counter2[1]
    SLICE_X65Y191        LUT2 (Prop_lut2_I1_O)        0.128    32.503 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.503    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    32.762 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.762    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.815 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.815    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.868 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.868    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X65Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.921 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.921    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X65Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.974 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.974    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X65Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.027 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.331    33.357    adjustable_clock/counter2[0]
    SLICE_X65Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    33.644 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.644    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X65Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.697 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.697    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X65Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.750 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.001    33.751    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X65Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.804 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.804    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.857 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.857    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X65Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.910 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.910    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X65Y203        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.049 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.373    34.422    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X66Y203        LUT3 (Prop_lut3_I2_O)        0.131    34.553 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.553    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X66Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.809 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.377    35.186    adjustable_clock/clear
    SLICE_X65Y203        FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    adjustable_clock/CLK_OUT1
    SLICE_X65Y203        FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.460     2.006    
                         clock uncertainty           -0.067     1.939    
    SLICE_X65Y203        FDRE (Setup_fdre_C_R)       -0.253     1.686    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                         -35.186    
  -------------------------------------------------------------------
                         slack                                -33.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tenhz_mod/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tenhz_mod/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.308ns (73.419%)  route 0.112ns (26.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.624    -0.687    tenhz_mod/CLK_OUT1
    SLICE_X45Y248        FDRE                                         r  tenhz_mod/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y248        FDRE (Prop_fdre_C_Q)         0.100    -0.587 r  tenhz_mod/counter_reg[16]/Q
                         net (fo=3, routed)           0.111    -0.476    tenhz_mod/counter_reg[16]
    SLICE_X45Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.334 r  tenhz_mod/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    tenhz_mod/counter_reg[16]_i_1_n_0
    SLICE_X45Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.309 r  tenhz_mod/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.308    tenhz_mod/counter_reg[20]_i_1_n_0
    SLICE_X45Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.267 r  tenhz_mod/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.267    tenhz_mod/counter_reg[24]_i_1_n_7
    SLICE_X45Y250        FDRE                                         r  tenhz_mod/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.931    -0.707    tenhz_mod/CLK_OUT1
    SLICE_X45Y250        FDRE                                         r  tenhz_mod/counter_reg[24]/C
                         clock pessimism              0.319    -0.388    
    SLICE_X45Y250        FDRE (Hold_fdre_C_D)         0.071    -0.317    tenhz_mod/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_896_959_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.259%)  route 0.148ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.148    -0.525    signalgen/r_memory_Q_reg_896_959_0_2/ADDRD5
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_896_959_0_2/WCLK
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMA/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_896_959_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.259%)  route 0.148ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.148    -0.525    signalgen/r_memory_Q_reg_896_959_0_2/ADDRD5
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_896_959_0_2/WCLK
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMB/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_896_959_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.259%)  route 0.148ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.148    -0.525    signalgen/r_memory_Q_reg_896_959_0_2/ADDRD5
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_896_959_0_2/WCLK
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMC/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_896_959_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.259%)  route 0.148ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.148    -0.525    signalgen/r_memory_Q_reg_896_959_0_2/ADDRD5
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_896_959_0_2/WCLK
    SLICE_X118Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_896_959_0_2/RAMD/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_576_639_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.954%)  route 0.150ns (60.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.150    -0.523    signalgen/r_memory_Q_reg_576_639_0_2/ADDRD5
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_576_639_0_2/WCLK
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMA/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X120Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_576_639_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.954%)  route 0.150ns (60.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.150    -0.523    signalgen/r_memory_Q_reg_576_639_0_2/ADDRD5
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_576_639_0_2/WCLK
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMB/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X120Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_576_639_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_576_639_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.954%)  route 0.150ns (60.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.150    -0.523    signalgen/r_memory_Q_reg_576_639_0_2/ADDRD5
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_576_639_0_2/WCLK
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMC/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X120Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_576_639_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.954%)  route 0.150ns (60.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y172       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y172       FDRE (Prop_fdre_C_Q)         0.100    -0.674 r  signalgen/uart_data_count_reg[5]_rep/Q
                         net (fo=561, routed)         0.150    -0.523    signalgen/r_memory_Q_reg_576_639_0_2/ADDRD5
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_Q_reg_576_639_0_2/WCLK
    SLICE_X120Y173       RAMD64E                                      r  signalgen/r_memory_Q_reg_576_639_0_2/RAMD/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X120Y173       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.608    signalgen/r_memory_Q_reg_576_639_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_4800_4863_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.264%)  route 0.176ns (63.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.557    -0.754    signalgen/CLK_OUT1
    SLICE_X82Y194        FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.654 r  signalgen/uart_data_count_reg[5]_rep__5/Q
                         net (fo=565, routed)         0.176    -0.478    signalgen/r_memory_Q_reg_4800_4863_9_11/ADDRD5
    SLICE_X92Y194        RAMD64E                                      r  signalgen/r_memory_Q_reg_4800_4863_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.755    -0.883    signalgen/r_memory_Q_reg_4800_4863_9_11/WCLK
    SLICE_X92Y194        RAMD64E                                      r  signalgen/r_memory_Q_reg_4800_4863_9_11/RAMA/CLK
                         clock pessimism              0.159    -0.724    
    SLICE_X92Y194        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.568    signalgen/r_memory_Q_reg_4800_4863_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y218    ODDR_DACData2[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y204    ODDR_DACData2[10]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y226    ODDR_DACData2[11]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y232    ODDR_DACData2[1]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y196    ODDR_DACData2[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y209   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y209   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y212   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y209   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y209   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.204ns (28.298%)  route 0.517ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.517    -2.132    trx/div/AR[0]
    SLICE_X63Y202        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y202        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.204ns (28.298%)  route 0.517ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.517    -2.132    trx/div/AR[0]
    SLICE_X63Y202        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y202        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.204ns (28.298%)  route 0.517ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.517    -2.132    trx/div/AR[0]
    SLICE_X63Y202        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y202        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.204ns (28.298%)  route 0.517ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.517    -2.132    trx/div/AR[0]
    SLICE_X63Y202        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y202        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 2.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.204    -2.649 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.409    -2.239    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.147     2.466    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.344     2.122    
                         clock uncertainty           -0.067     2.055    
    SLICE_X63Y204        FDCE (Recov_fdce_C_CLR)     -0.295     1.760    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.760    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.256%)  route 0.160ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.160    -0.485    trx/div/AR[0]
    SLICE_X63Y203        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y203        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y203        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.256%)  route 0.160ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.160    -0.485    trx/div/AR[0]
    SLICE_X63Y203        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y203        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y203        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.256%)  route 0.160ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.160    -0.485    trx/div/AR[0]
    SLICE_X63Y203        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y203        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y203        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.256%)  route 0.160ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.160    -0.485    trx/div/AR[0]
    SLICE_X63Y203        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y203        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y203        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.091ns (30.763%)  route 0.205ns (69.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.205    -0.440    trx/div/AR[0]
    SLICE_X64Y201        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.781    -0.857    trx/div/CLK_OUT1
    SLICE_X64Y201        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.135    -0.722    
    SLICE_X64Y201        FDCE (Remov_fdce_C_CLR)     -0.088    -0.810    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.910%)  route 0.203ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.441    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y204        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.910%)  route 0.203ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.441    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y204        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.910%)  route 0.203ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.441    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y204        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.910%)  route 0.203ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.441    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y204        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.910%)  route 0.203ns (69.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.575    -0.736    trx/CLK_OUT1
    SLICE_X63Y200        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDRE (Prop_fdre_C_Q)         0.091    -0.645 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203    -0.441    trx/div/AR[0]
    SLICE_X63Y204        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.780    -0.858    trx/div/CLK_OUT1
    SLICE_X63Y204        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.135    -0.723    
    SLICE_X63Y204        FDCE (Remov_fdce_C_CLR)     -0.107    -0.830    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.388    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 0.223ns (2.773%)  route 7.820ns (97.227%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.235    -2.906    signalgen/CLK_OUT1
    SLICE_X87Y182        FDRE                                         r  signalgen/O_DAC_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y182        FDRE (Prop_fdre_C_Q)         0.223    -2.683 r  signalgen/O_DAC_I_reg[8]/Q
                         net (fo=3, routed)           7.820     5.137    w_DACData_I[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_27/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 1.618ns (20.863%)  route 6.136ns (79.137%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    adjustable_clock/CLK_OUT1
    SLICE_X65Y200        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y200        FDRE (Prop_fdre_C_Q)         0.223    -2.630 r  adjustable_clock/clk_out_reg_lopt_replica_27/Q
                         net (fo=1, routed)           6.136     3.506    lopt_26
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     4.901 r  OBUFDS_DATACLK7/OB
                         net (fo=0)                   0.000     4.901    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_27/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 1.618ns (20.863%)  route 6.136ns (79.137%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    adjustable_clock/CLK_OUT1
    SLICE_X65Y200        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y200        FDRE (Prop_fdre_C_Q)         0.223    -2.630 r  adjustable_clock/clk_out_reg_lopt_replica_27/Q
                         net (fo=1, routed)           6.136     3.506    lopt_26
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     4.901 r  OBUFDS_DATACLK7/O
                         net (fo=0)                   0.000     4.901    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 1.688ns (21.997%)  route 5.986ns (78.003%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    adjustable_clock/CLK_OUT1
    SLICE_X66Y200        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.594 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           5.986     3.393    lopt_7
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     4.822 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     4.822    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 1.688ns (21.997%)  route 5.986ns (78.003%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.288    -2.853    adjustable_clock/CLK_OUT1
    SLICE_X66Y200        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.594 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           5.986     3.393    lopt_7
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     4.822 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     4.822    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 0.223ns (2.932%)  route 7.382ns (97.068%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.232    -2.909    signalgen/CLK_OUT1
    SLICE_X85Y170        FDRE                                         r  signalgen/O_DAC_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y170        FDRE (Prop_fdre_C_Q)         0.223    -2.686 r  signalgen/O_DAC_Q_reg[5]/Q
                         net (fo=3, routed)           7.382     4.696    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 1.561ns (21.542%)  route 5.685ns (78.458%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.297    -2.844    adjustable_clock/CLK_OUT1
    SLICE_X65Y199        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.621 r  adjustable_clock/clk_out_reg_lopt_replica_10/Q
                         net (fo=1, routed)           5.685     3.065    lopt_9
    M37                  OBUFDS (Prop_obufds_I_OB)    1.338     4.403 r  OBUFDS_DACData6[10]/OB
                         net (fo=0)                   0.000     4.403    DACData6_N[10]
    M38                                                               r  DACData6_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 1.561ns (21.542%)  route 5.685ns (78.458%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.297    -2.844    adjustable_clock/CLK_OUT1
    SLICE_X65Y199        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.621 r  adjustable_clock/clk_out_reg_lopt_replica_10/Q
                         net (fo=1, routed)           5.685     3.065    lopt_9
    M37                  OBUFDS (Prop_obufds_I_O)     1.338     4.403 r  OBUFDS_DACData6[10]/O
                         net (fo=0)                   0.000     4.403    DACData6_P[10]
    M37                                                               r  DACData6_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.685ns (23.596%)  route 5.457ns (76.404%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.297    -2.844    adjustable_clock/CLK_OUT1
    SLICE_X65Y199        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.621 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           5.457     2.837    lopt_10
    H38                  OBUFDS (Prop_obufds_I_OB)    1.462     4.299 r  OBUFDS_DACData6[11]/OB
                         net (fo=0)                   0.000     4.299    DACData6_N[11]
    G38                                                               r  DACData6_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.685ns (23.596%)  route 5.457ns (76.404%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.297    -2.844    adjustable_clock/CLK_OUT1
    SLICE_X65Y199        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y199        FDRE (Prop_fdre_C_Q)         0.223    -2.621 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           5.457     2.837    lopt_10
    H38                  OBUFDS (Prop_obufds_I_O)     1.462     4.299 r  OBUFDS_DACData6[11]/O
                         net (fo=0)                   0.000     4.299    DACData6_P[11]
    H38                                                               r  DACData6_P[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[7]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.313ns  (logic 0.178ns (13.558%)  route 1.135ns (86.442%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.100    -2.581    signalgen/CLK_OUT1
    SLICE_X86Y178        FDRE                                         r  signalgen/O_DAC_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y178        FDRE (Prop_fdre_C_Q)         0.178    -2.403 r  signalgen/O_DAC_I_reg[7]/Q
                         net (fo=3, routed)           1.135    -1.268    w_DACData_I[7]
    OLOGIC_X0Y188        ODDR                                         r  ODDR_DACData1[7]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.178ns (13.152%)  route 1.175ns (86.848%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.077    -2.604    signalgen/CLK_OUT1
    SLICE_X113Y200       FDRE                                         r  signalgen/O_DAC_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y200       FDRE (Prop_fdre_C_Q)         0.178    -2.426 r  signalgen/O_DAC_I_reg[3]/Q
                         net (fo=3, routed)           1.175    -1.250    w_DACData_I[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.421ns  (logic 0.178ns (12.530%)  route 1.243ns (87.470%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.103    -2.578    signalgen/CLK_OUT1
    SLICE_X86Y181        FDRE                                         r  signalgen/O_DAC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y181        FDRE (Prop_fdre_C_Q)         0.178    -2.400 r  signalgen/O_DAC_I_reg[6]/Q
                         net (fo=3, routed)           1.243    -1.157    w_DACData_I[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.546ns  (logic 0.178ns (11.513%)  route 1.368ns (88.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.109    -2.572    signalgen/CLK_OUT1
    SLICE_X80Y187        FDRE                                         r  signalgen/O_DAC_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y187        FDRE (Prop_fdre_C_Q)         0.178    -2.394 r  signalgen/O_DAC_I_reg[11]/Q
                         net (fo=3, routed)           1.368    -1.026    w_DACData_I[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.878ns  (logic 0.178ns (9.478%)  route 1.700ns (90.522%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.094    -2.587    signalgen/CLK_OUT1
    SLICE_X101Y171       FDRE                                         r  signalgen/O_DAC_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y171       FDRE (Prop_fdre_C_Q)         0.178    -2.409 r  signalgen/O_DAC_Q_reg[6]/Q
                         net (fo=3, routed)           1.700    -0.709    w_DACData_Q[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.178ns (9.088%)  route 1.781ns (90.912%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.111    -2.570    signalgen/CLK_OUT1
    SLICE_X82Y190        FDRE                                         r  signalgen/O_DAC_Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y190        FDRE (Prop_fdre_C_Q)         0.178    -2.392 r  signalgen/O_DAC_Q_reg[11]/Q
                         net (fo=3, routed)           1.781    -0.611    w_DACData_Q[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.178ns (8.924%)  route 1.817ns (91.076%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.097    -2.584    signalgen/CLK_OUT1
    SLICE_X85Y175        FDRE                                         r  signalgen/O_DAC_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y175        FDRE (Prop_fdre_C_Q)         0.178    -2.406 r  signalgen/O_DAC_Q_reg[3]/Q
                         net (fo=3, routed)           1.817    -0.589    w_DACData_Q[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[4]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.371ns  (logic 0.178ns (7.507%)  route 2.193ns (92.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.097    -2.584    signalgen/CLK_OUT1
    SLICE_X85Y175        FDRE                                         r  signalgen/O_DAC_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y175        FDRE (Prop_fdre_C_Q)         0.178    -2.406 r  signalgen/O_DAC_Q_reg[4]/Q
                         net (fo=3, routed)           2.193    -0.213    w_DACData_Q[4]
    OLOGIC_X0Y248        ODDR                                         r  ODDR_DACData1[4]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.353ns (53.668%)  route 1.168ns (46.332%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.241    -2.440    tenhz_mod/CLK_OUT1
    SLICE_X47Y155        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y155        FDRE (Prop_fdre_C_Q)         0.178    -2.262 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.094    lopt_27
    AC30                 OBUFDS (Prop_obufds_I_OB)    1.175     0.081 r  OBUFDS_DACData3[0]/OB
                         net (fo=0)                   0.000     0.081    DACData3_N[0]
    AD30                                                              r  DACData3_N[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.636ns (17.754%)  route 2.946ns (82.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.946     3.582    rcv/dataRcv
    SLICE_X62Y158        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.161    -2.520    rcv/CLK_OUT1
    SLICE_X62Y158        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.143ns (8.171%)  route 1.602ns (91.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           1.602     1.745    rcv/dataRcv
    SLICE_X62Y158        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.788    -0.850    rcv/CLK_OUT1
    SLICE_X62Y158        FDRE                                         r  rcv/r_DataR_reg/C





