Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  2 17:58:09 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          2           
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.758        0.000                      0                 4690        0.105        0.000                      0                 4690        3.000        0.000                       0                  1329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.048        0.000                      0                  191        0.144        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.581        0.000                      0                   20        0.283        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          30.313        0.000                      0                 3471        0.105        0.000                      0                 3471       48.870        0.000                       0                  1213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.701        0.000                      0                   17        0.250        0.000                      0                   17  
sys_clk_pin   clkout3             5.758        0.000                      0                   11        0.296        0.000                      0                   11  
clkout2       clkout3            16.898        0.000                      0                    2        0.748        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.071        0.000                      0                  992       48.056        0.000                      0                  992  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.708ns (20.985%)  route 2.666ns (79.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.642     8.120    uart_tx_ctrl/bitTmr
    SLICE_X13Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.708ns (20.985%)  route 2.666ns (79.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.642     8.120    uart_tx_ctrl/bitTmr
    SLICE_X13Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.708ns (21.682%)  route 2.557ns (78.318%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.534     8.012    uart_tx_ctrl/bitTmr
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.708ns (21.682%)  route 2.557ns (78.318%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.534     8.012    uart_tx_ctrl/bitTmr
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.708ns (21.682%)  route 2.557ns (78.318%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.534     8.012    uart_tx_ctrl/bitTmr
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.708ns (21.682%)  route 2.557ns (78.318%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.534     8.012    uart_tx_ctrl/bitTmr
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.708ns (21.803%)  route 2.539ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.516     7.994    uart_tx_ctrl/bitTmr
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y46         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.708ns (21.803%)  route 2.539ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.516     7.994    uart_tx_ctrl/bitTmr
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y46         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.708ns (21.803%)  route 2.539ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.516     7.994    uart_tx_ctrl/bitTmr
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y46         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.708ns (21.803%)  route 2.539ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.536     4.747    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.126 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.938    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.105     6.043 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.404    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.509 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.851     7.359    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.119     7.478 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.516     7.994    uart_tx_ctrl/bitTmr
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.250    14.719    
                         clock uncertainty           -0.035    14.683    
    SLICE_X13Y46         FDRE (Setup_fdre_C_R)       -0.515    14.168    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.481%)  route 0.369ns (61.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_tx_ctrl/bitIndex_reg[30]/Q
                         net (fo=2, routed)           0.178     1.814    uart_tx_ctrl/bitIndex_reg[30]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_2/O
                         net (fo=1, routed)           0.192     2.051    uart_tx_ctrl/FSM_sequential_txState[0]_i_2_n_1
    SLICE_X10Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.096 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.096    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.917     2.082    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.120     1.951    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.099%)  route 0.118ns (24.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_8
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[24]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.666%)  route 0.118ns (24.334%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[26]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.861%)  route 0.118ns (23.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.071 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_7
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[25]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.861%)  route 0.118ns (23.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.071 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.071    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_5
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[27]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.997%)  route 0.118ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.074 r  uart_tx_ctrl/bitIndex_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.074    uart_tx_ctrl/bitIndex_reg[28]_i_1_n_8
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[28]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.481%)  route 0.118ns (22.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.085 r  uart_tx_ctrl/bitIndex_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.085    uart_tx_ctrl/bitIndex_reg[28]_i_1_n_6
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.694%)  route 0.181ns (49.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  uart_tx_ctrl/bitIndex_reg[0]/Q
                         net (fo=5, routed)           0.181     1.883    uart_tx_ctrl/bitIndex_reg[0]
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.928    uart_tx_ctrl/txBit_i_3_n_1
    SLICE_X10Y46         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y46         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.504     1.577    
    SLICE_X10Y46         FDSE (Hold_fdse_C_D)         0.120     1.697    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.509%)  route 0.118ns (21.491%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.117     1.820    uart_tx_ctrl/bitIndex_reg[23]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.980 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.110 r  uart_tx_ctrl/bitIndex_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.110    uart_tx_ctrl/bitIndex_reg[28]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[29]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105     1.866    uart_tx_ctrl/bitIndex_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.115     1.817    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.925 r  uart_tx_ctrl/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    uart_tx_ctrl/bitTmr_reg[4]_i_1_n_5
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.917     2.082    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism             -0.520     1.562    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.105     1.667    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y90     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y93     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y93     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y93     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y90     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y90     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y90     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y90     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y92     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.581ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.385ns (58.695%)  route 0.975ns (41.305%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.018 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.018    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                 37.581    

Slack (MET) :             37.586ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.380ns (58.608%)  route 0.975ns (41.392%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.013 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.013    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 37.586    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.399ns (58.939%)  route 0.975ns (41.061%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.851 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.851    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.032 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.032    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.268    44.658    
                         clock uncertainty           -0.091    44.567    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.626    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         44.626    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.630ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.350ns (58.074%)  route 0.975ns (41.927%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.851 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.851    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.983 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.983    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.268    44.658    
                         clock uncertainty           -0.091    44.567    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.046    44.613    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         44.613    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 37.630    

Slack (MET) :             37.646ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.320ns (57.525%)  route 0.975ns (42.475%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.953 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.953    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 37.646    

Slack (MET) :             37.665ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.301ns (57.171%)  route 0.975ns (42.829%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.753 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.934 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.934    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 37.665    

Slack (MET) :             37.679ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.287ns (56.906%)  route 0.975ns (43.094%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.920 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.920    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 37.679    

Slack (MET) :             37.684ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.282ns (56.810%)  route 0.975ns (43.190%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.915 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.915    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 37.684    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.222ns (55.630%)  route 0.975ns (44.370%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.855 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.855    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 37.744    

Slack (MET) :             37.763ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 1.203ns (55.243%)  route 0.975ns (44.757%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.012    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     6.117 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.117    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.557 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.655 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.836 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.836    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 37.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.045%)  route 0.152ns (37.955%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.152     1.808    BTN_SCAN/p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.853    BTN_SCAN/clk_count[12]_i_2_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.916 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.632    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160     1.811    BTN_SCAN/clk_count_reg_n_1_[3]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[0]_i_3_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.919 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    BTN_SCAN/clk_count_reg[0]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160     1.812    BTN_SCAN/clk_count_reg_n_1_[7]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_2_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[4]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.820%)  route 0.148ns (51.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.148     1.803    BTN_SCAN/p_0_in
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_CE)       -0.039     1.488    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166     1.821    BTN_SCAN/clk_count_reg_n_1_[16]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.866    BTN_SCAN/clk_count[16]_i_2_n_1
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166     1.817    BTN_SCAN/clk_count_reg_n_1_[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.862    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[0]_i_1_n_8
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_1_[12]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[12]_i_5_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_1_[4]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[4]_i_5_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[4]_i_1_n_8
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_1_[8]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[8]_i_5_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       30.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.881ns  (logic 2.924ns (17.321%)  route 13.957ns (82.679%))
  Logic Levels:           18  (LUT3=1 LUT5=6 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 104.508 - 100.000 ) 
    Source Clock Delay      (SCD):    7.153ns = ( 57.153 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.463    69.481    core/core/core_others_i_158_n_1
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.105    69.586 r  core/core/buffer_reg_i_259/O
                         net (fo=1, routed)           0.819    70.405    core/core/mem_data
    SLICE_X37Y65         LUT5 (Prop_lut5_I0_O)        0.105    70.510 r  core/core/buffer_reg_i_150/O
                         net (fo=1, routed)           0.529    71.039    DEBUG_CTRL/buffer_reg_i_26_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.105    71.144 r  DEBUG_CTRL/buffer_reg_i_78/O
                         net (fo=2, routed)           0.385    71.529    DEBUG_CTRL/p_3_out[50]
    SLICE_X32Y63         LUT5 (Prop_lut5_I2_O)        0.105    71.634 r  DEBUG_CTRL/buffer_reg_i_82/O
                         net (fo=1, routed)           0.546    72.180    DEBUG_CTRL/buffer_reg_i_82_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    72.285 r  DEBUG_CTRL/buffer_reg_i_28/O
                         net (fo=1, routed)           0.453    72.738    DEBUG_CTRL/buffer_reg_i_28_n_1
    SLICE_X31Y63         LUT6 (Prop_lut6_I4_O)        0.105    72.843 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.191    74.034    UART_BUFF/DIADI[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454   104.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.667    
                         clock uncertainty           -0.106   104.561    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.214   104.347    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.347    
                         arrival time                         -74.034    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.364ns  (required time - arrival time)
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.831ns  (logic 2.924ns (17.373%)  route 13.907ns (82.627%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 104.508 - 100.000 ) 
    Source Clock Delay      (SCD):    7.153ns = ( 57.153 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    69.274    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    69.379 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.680    70.058    core/core/core_others_i_161_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.105    70.163 r  core/core/buffer_reg_i_294/O
                         net (fo=1, routed)           0.743    70.906    DEBUG_CTRL/buffer_reg_i_99_1
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.105    71.011 r  DEBUG_CTRL/buffer_reg_i_166/O
                         net (fo=4, routed)           0.603    71.614    DEBUG_CTRL/buffer_reg_i_166_n_1
    SLICE_X35Y62         LUT6 (Prop_lut6_I2_O)        0.105    71.719 r  DEBUG_CTRL/buffer_reg_i_99/O
                         net (fo=1, routed)           0.649    72.368    DEBUG_CTRL/buffer_reg_i_99_n_1
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.105    72.473 r  DEBUG_CTRL/buffer_reg_i_34/O
                         net (fo=1, routed)           0.346    72.819    DEBUG_CTRL/buffer_reg_i_34_n_1
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.105    72.924 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.060    73.984    UART_BUFF/DIADI[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454   104.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.667    
                         clock uncertainty           -0.106   104.561    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.214   104.347    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.347    
                         arrival time                         -73.984    
  -------------------------------------------------------------------
                         slack                                 30.364    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.767ns  (logic 2.924ns (17.439%)  route 13.843ns (82.561%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 104.508 - 100.000 ) 
    Source Clock Delay      (SCD):    7.153ns = ( 57.153 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    69.274    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    69.379 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.680    70.058    core/core/core_others_i_161_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.105    70.163 r  core/core/buffer_reg_i_294/O
                         net (fo=1, routed)           0.743    70.906    DEBUG_CTRL/buffer_reg_i_99_1
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.105    71.011 r  DEBUG_CTRL/buffer_reg_i_166/O
                         net (fo=4, routed)           0.804    71.815    DEBUG_CTRL/buffer_reg_i_166_n_1
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.105    71.920 r  DEBUG_CTRL/buffer_reg_i_90/O
                         net (fo=1, routed)           0.356    72.276    DEBUG_CTRL/p_3_out[49]
    SLICE_X33Y63         LUT5 (Prop_lut5_I1_O)        0.105    72.381 r  DEBUG_CTRL/buffer_reg_i_30/O
                         net (fo=1, routed)           0.204    72.585    DEBUG_CTRL/buffer_reg_i_30_n_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.105    72.690 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.230    73.920    UART_BUFF/DIADI[1]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454   104.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.667    
                         clock uncertainty           -0.106   104.561    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.214   104.347    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.347    
                         arrival time                         -73.920    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.568ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[25][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.724ns  (logic 2.957ns (15.792%)  route 15.767ns (84.208%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.612ns = ( 56.612 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 f  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 f  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 f  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 f  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 f  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 f  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 f  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 f  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 f  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 f  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         2.466    20.912    core/core/dmem_addr[1]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.252    21.164 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    21.495    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    21.600 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    21.856    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    21.961 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.753    22.713    core/dr/Hexs_reg[31]_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I1_O)        0.126    22.839 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661    23.500    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267    23.767 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.628    25.395    core/core/reg_file/reg_i_data[19]
    SLICE_X37Y87         LUT4 (Prop_lut4_I3_O)        0.107    25.502 r  core/core/reg_file/regs[9][19]_i_1/O
                         net (fo=2, routed)           0.388    25.890    core/core/reg_file/regs[9][19]_i_1_n_1
    SLICE_X35Y88         FDCE                                         r  core/core/reg_file/regs_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.268    56.612    core/core/reg_file/n_0_1802_BUFG
    SLICE_X35Y88         FDCE                                         r  core/core/reg_file/regs_reg[25][19]/C
                         clock pessimism              0.160    56.772    
                         clock uncertainty           -0.106    56.666    
    SLICE_X35Y88         FDCE (Setup_fdce_C_D)       -0.208    56.458    core/core/reg_file/regs_reg[25][19]
  -------------------------------------------------------------------
                         required time                         56.458    
                         arrival time                         -25.890    
  -------------------------------------------------------------------
                         slack                                 30.568    

Slack (MET) :             30.625ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[24][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 2.955ns (15.703%)  route 15.863ns (84.297%))
  Logic Levels:           17  (LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 56.613 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 f  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 f  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 f  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 f  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 f  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 f  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 f  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 f  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 f  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 f  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         2.466    20.912    core/core/dmem_addr[1]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.252    21.164 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    21.495    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    21.600 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    21.856    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    21.961 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.753    22.713    core/dr/Hexs_reg[31]_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I1_O)        0.126    22.839 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661    23.500    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267    23.767 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.486    25.253    core/core/reg_file/reg_i_data[19]
    SLICE_X33Y87         LUT3 (Prop_lut3_I2_O)        0.105    25.358 r  core/core/reg_file/regs[11][19]_i_1/O
                         net (fo=3, routed)           0.625    25.983    core/core/reg_file/regs[11][19]_i_1_n_1
    SLICE_X37Y89         FDCE                                         r  core/core/reg_file/regs_reg[24][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.269    56.613    core/core/reg_file/n_0_1802_BUFG
    SLICE_X37Y89         FDCE                                         r  core/core/reg_file/regs_reg[24][19]/C
                         clock pessimism              0.160    56.773    
                         clock uncertainty           -0.106    56.667    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.059    56.608    core/core/reg_file/regs_reg[24][19]
  -------------------------------------------------------------------
                         required time                         56.608    
                         arrival time                         -25.983    
  -------------------------------------------------------------------
                         slack                                 30.625    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[24][27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.175ns (16.877%)  route 15.638ns (83.123%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 56.601 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 r  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 r  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 r  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 r  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 r  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 r  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 r  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 r  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 r  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 r  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         3.195    21.640    mem/d_mem/data_reg_0_255_27_27/A1
    SLICE_X50Y78         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.252    21.892 r  mem/d_mem/data_reg_0_255_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.892    mem/d_mem/data_reg_0_255_27_27/OD
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.201    22.093 r  mem/d_mem/data_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    22.093    mem/d_mem/data_reg_0_255_27_27/O0
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I0_O)      0.082    22.175 r  mem/d_mem/data_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.784    22.959    core/dr/o_data[26]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.272    23.231 r  core/dr/core_others_i_33/O
                         net (fo=1, routed)           0.350    23.580    core/core/core_others/dmem_o_data[27]
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.268    23.848 r  core/core/core_others/dbg_reg_i_data_OBUF[27]_inst_i_1/O
                         net (fo=26, routed)          1.499    25.347    core/core/reg_file/reg_i_data[27]
    SLICE_X58Y88         LUT3 (Prop_lut3_I2_O)        0.105    25.452 r  core/core/reg_file/regs[11][27]_i_1/O
                         net (fo=3, routed)           0.526    25.978    core/core/reg_file/regs[11][27]_i_1_n_1
    SLICE_X56Y87         FDCE                                         r  core/core/reg_file/regs_reg[24][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.257    56.601    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y87         FDCE                                         r  core/core/reg_file/regs_reg[24][27]/C
                         clock pessimism              0.160    56.761    
                         clock uncertainty           -0.106    56.655    
    SLICE_X56Y87         FDCE (Setup_fdce_C_D)       -0.027    56.628    core/core/reg_file/regs_reg[24][27]
  -------------------------------------------------------------------
                         required time                         56.628    
                         arrival time                         -25.978    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.658ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[11][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.828ns  (logic 2.955ns (15.695%)  route 15.873ns (84.305%))
  Logic Levels:           17  (LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns = ( 56.610 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 f  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 f  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 f  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 f  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 f  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 f  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 f  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 f  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 f  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 f  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         2.466    20.912    core/core/dmem_addr[1]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.252    21.164 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    21.495    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    21.600 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    21.856    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    21.961 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.753    22.713    core/dr/Hexs_reg[31]_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I1_O)        0.126    22.839 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661    23.500    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267    23.767 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.486    25.253    core/core/reg_file/reg_i_data[19]
    SLICE_X33Y87         LUT3 (Prop_lut3_I2_O)        0.105    25.358 r  core/core/reg_file/regs[11][19]_i_1/O
                         net (fo=3, routed)           0.636    25.994    core/core/reg_file/regs[11][19]_i_1_n_1
    SLICE_X38Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.266    56.610    core/core/reg_file/n_0_1802_BUFG
    SLICE_X38Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][19]/C
                         clock pessimism              0.160    56.770    
                         clock uncertainty           -0.106    56.664    
    SLICE_X38Y88         FDCE (Setup_fdce_C_D)       -0.012    56.652    core/core/reg_file/regs_reg[11][19]
  -------------------------------------------------------------------
                         required time                         56.652    
                         arrival time                         -25.994    
  -------------------------------------------------------------------
                         slack                                 30.658    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[9][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 2.957ns (15.891%)  route 15.651ns (84.109%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.612ns = ( 56.612 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 f  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 f  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 f  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 f  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 f  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 f  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 f  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 f  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 f  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 f  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         2.466    20.912    core/core/dmem_addr[1]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.252    21.164 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    21.495    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    21.600 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.256    21.856    core/core/core_others_i_158_n_1
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.105    21.961 r  core/core/core_others_i_157/O
                         net (fo=32, routed)          0.753    22.713    core/dr/Hexs_reg[31]_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I1_O)        0.126    22.839 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661    23.500    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267    23.767 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.628    25.395    core/core/reg_file/reg_i_data[19]
    SLICE_X37Y87         LUT4 (Prop_lut4_I3_O)        0.107    25.502 r  core/core/reg_file/regs[9][19]_i_1/O
                         net (fo=2, routed)           0.272    25.774    core/core/reg_file/regs[9][19]_i_1_n_1
    SLICE_X37Y88         FDCE                                         r  core/core/reg_file/regs_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.268    56.612    core/core/reg_file/n_0_1802_BUFG
    SLICE_X37Y88         FDCE                                         r  core/core/reg_file/regs_reg[9][19]/C
                         clock pessimism              0.160    56.772    
                         clock uncertainty           -0.106    56.666    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)       -0.228    56.438    core/core/reg_file/regs_reg[9][19]
  -------------------------------------------------------------------
                         required time                         56.438    
                         arrival time                         -25.774    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.718ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[11][27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 3.175ns (16.958%)  route 15.548ns (83.042%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 56.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 r  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 r  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 r  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 r  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 r  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 r  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 r  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 r  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 r  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 r  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         3.195    21.640    mem/d_mem/data_reg_0_255_27_27/A1
    SLICE_X50Y78         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.252    21.892 r  mem/d_mem/data_reg_0_255_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.892    mem/d_mem/data_reg_0_255_27_27/OD
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.201    22.093 r  mem/d_mem/data_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    22.093    mem/d_mem/data_reg_0_255_27_27/O0
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I0_O)      0.082    22.175 r  mem/d_mem/data_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.784    22.959    core/dr/o_data[26]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.272    23.231 r  core/dr/core_others_i_33/O
                         net (fo=1, routed)           0.350    23.580    core/core/core_others/dmem_o_data[27]
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.268    23.848 r  core/core/core_others/dbg_reg_i_data_OBUF[27]_inst_i_1/O
                         net (fo=26, routed)          1.499    25.347    core/core/reg_file/reg_i_data[27]
    SLICE_X58Y88         LUT3 (Prop_lut3_I2_O)        0.105    25.452 r  core/core/reg_file/regs[11][27]_i_1/O
                         net (fo=3, routed)           0.436    25.888    core/core/reg_file/regs[11][27]_i_1_n_1
    SLICE_X55Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.255    56.599    core/core/reg_file/n_0_1802_BUFG
    SLICE_X55Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][27]/C
                         clock pessimism              0.160    56.759    
                         clock uncertainty           -0.106    56.653    
    SLICE_X55Y88         FDCE (Setup_fdce_C_D)       -0.047    56.606    core/core/reg_file/regs_reg[11][27]
  -------------------------------------------------------------------
                         required time                         56.606    
                         arrival time                         -25.888    
  -------------------------------------------------------------------
                         slack                                 30.718    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[27][27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 3.175ns (16.961%)  route 15.544ns (83.039%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 56.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.460     5.721    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.802 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.364     7.166    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     7.545 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          1.402     8.946    core/core/imem_addr[2]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.105     9.051 r  core/core/core_others_i_15/O
                         net (fo=259, routed)         2.909    11.960    core/core/reg_file/rs1[0]
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.105    12.065 r  core/core/reg_file/core_others_i_674/O
                         net (fo=1, routed)           0.000    12.065    core/core/reg_file/core_others_i_674_n_1
    SLICE_X46Y89         MUXF7 (Prop_muxf7_I1_O)      0.178    12.243 r  core/core/reg_file/core_others_i_265/O
                         net (fo=1, routed)           1.050    13.293    core/core/reg_file/core_others_i_265_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.241    13.534 r  core/core/reg_file/core_others_i_99/O
                         net (fo=6, routed)           0.755    14.289    core/core/core_others/rs1_val[25]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.105    14.394 r  core/core/core_others/dbg_a_val_OBUF[25]_inst_i_1/O
                         net (fo=20, routed)          1.385    15.778    core/core/a_val[25]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.125    15.903 r  core/core/core_others_i_1313/O
                         net (fo=1, routed)           0.359    16.262    core/core/core_others_i_1313_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.264    16.526 r  core/core/core_others_i_1239/O
                         net (fo=2, routed)           0.692    17.218    core/core/core_others_i_1239_n_1
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.105    17.323 r  core/core/core_others_i_614/O
                         net (fo=2, routed)           0.621    17.945    core/core/core_others_i_614_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.105    18.050 r  core/core/core_others_i_611/O
                         net (fo=1, routed)           0.113    18.162    core/core/alu/core_others_i_89_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105    18.267 r  core/core/alu/core_others_i_232/O
                         net (fo=1, routed)           0.000    18.267    core/core/alu/core_others_i_232_n_1
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I0_O)      0.178    18.445 r  core/core/alu/core_others_i_89/O
                         net (fo=131, routed)         3.195    21.640    mem/d_mem/data_reg_0_255_27_27/A1
    SLICE_X50Y78         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.252    21.892 r  mem/d_mem/data_reg_0_255_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.892    mem/d_mem/data_reg_0_255_27_27/OD
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.201    22.093 r  mem/d_mem/data_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    22.093    mem/d_mem/data_reg_0_255_27_27/O0
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I0_O)      0.082    22.175 r  mem/d_mem/data_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.784    22.959    core/dr/o_data[26]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.272    23.231 r  core/dr/core_others_i_33/O
                         net (fo=1, routed)           0.350    23.580    core/core/core_others/dmem_o_data[27]
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.268    23.848 r  core/core/core_others/dbg_reg_i_data_OBUF[27]_inst_i_1/O
                         net (fo=26, routed)          1.499    25.347    core/core/reg_file/reg_i_data[27]
    SLICE_X58Y88         LUT3 (Prop_lut3_I2_O)        0.105    25.452 r  core/core/reg_file/regs[11][27]_i_1/O
                         net (fo=3, routed)           0.433    25.885    core/core/reg_file/regs[11][27]_i_1_n_1
    SLICE_X55Y87         FDCE                                         r  core/core/reg_file/regs_reg[27][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.255    56.599    core/core/reg_file/n_0_1802_BUFG
    SLICE_X55Y87         FDCE                                         r  core/core/reg_file/regs_reg[27][27]/C
                         clock pessimism              0.160    56.759    
                         clock uncertainty           -0.106    56.653    
    SLICE_X55Y87         FDCE (Setup_fdce_C_D)       -0.039    56.614    core/core/reg_file/regs_reg[27][27]
  -------------------------------------------------------------------
                         required time                         56.614    
                         arrival time                         -25.885    
  -------------------------------------------------------------------
                         slack                                 30.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.910%)  route 0.178ns (52.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/head_reg[5]/Q
                         net (fo=7, routed)           0.178     1.903    UART_BUFF/head[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.952     2.119    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.616    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.799    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.277%)  route 0.218ns (60.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y45          FDRE                                         r  UART_BUFF/tail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/tail_reg[7]/Q
                         net (fo=3, routed)           0.218     1.920    UART_BUFF/tail_reg_n_1_[7]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.953     2.120    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.800    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.850%)  route 0.228ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/head_reg[2]/Q
                         net (fo=10, routed)          0.228     1.953    UART_BUFF/head[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.952     2.119    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.616    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.799    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y88         FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rst_count_reg[14]/Q
                         net (fo=2, routed)           0.118     1.749    rst_count[14]
    SLICE_X28Y88         FDRE                                         r  rst_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    clk_cpu
    SLICE_X28Y88         FDRE                                         r  rst_count_reg[15]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.075     1.564    rst_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.640%)  route 0.260ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/head_reg[0]/Q
                         net (fo=13, routed)          0.260     1.985    UART_BUFF/head[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.952     2.119    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.616    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.799    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.564%)  route 0.285ns (63.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y43          FDRE                                         r  UART_BUFF/tail_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/tail_reg[6]/Q
                         net (fo=5, routed)           0.285     2.009    UART_BUFF/tail_reg_n_1_[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.953     2.120    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.800    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.404%)  route 0.183ns (49.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.569     1.490    DEBUG_CTRL/clk_cpu
    SLICE_X29Y58         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DEBUG_CTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=96, routed)          0.183     1.814    DEBUG_CTRL/FSM_onehot_state_reg[1]_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  DEBUG_CTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    DEBUG_CTRL/FSM_onehot_state[2]_i_1_n_1
    SLICE_X30Y58         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.839     2.006    DEBUG_CTRL/clk_cpu
    SLICE_X30Y58         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.120     1.646    DEBUG_CTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.989%)  route 0.314ns (69.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y44          FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=8, routed)           0.314     2.016    UART_BUFF/tail_reg_n_1_[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.953     2.120    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.800    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/reg_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/reg_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.710%)  route 0.135ns (39.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.565     1.486    DEBUG_CTRL/clk_cpu
    SLICE_X34Y62         FDSE                                         r  DEBUG_CTRL/reg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDSE (Prop_fdse_C_Q)         0.164     1.650 f  DEBUG_CTRL/reg_counter_reg[0]/Q
                         net (fo=11, routed)          0.135     1.786    DEBUG_CTRL/uart_debug_reg[0]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  DEBUG_CTRL/reg_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    DEBUG_CTRL/reg_counter[0]_i_1_n_1
    SLICE_X34Y62         FDSE                                         r  DEBUG_CTRL/reg_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.835     2.002    DEBUG_CTRL/clk_cpu
    SLICE_X34Y62         FDSE                                         r  DEBUG_CTRL/reg_counter_reg[0]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X34Y62         FDSE (Hold_fdse_C_D)         0.121     1.607    DEBUG_CTRL/reg_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/cust_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/cust_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.650%)  route 0.090ns (28.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    DEBUG_CTRL/clk_cpu
    SLICE_X33Y60         FDRE                                         r  DEBUG_CTRL/cust_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  DEBUG_CTRL/cust_counter_reg[3]/Q
                         net (fo=12, routed)          0.090     1.706    DEBUG_CTRL/cust_counter_reg_n_1_[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.099     1.805 r  DEBUG_CTRL/cust_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    DEBUG_CTRL/cust_counter[2]_i_1_n_1
    SLICE_X33Y60         FDRE                                         r  DEBUG_CTRL/cust_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    DEBUG_CTRL/clk_cpu
    SLICE_X33Y60         FDRE                                         r  DEBUG_CTRL/cust_counter_reg[2]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.092     1.580    DEBUG_CTRL/cust_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y18     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y18     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    n_0_1802_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    core/core/core_others/clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y88     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y95     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y87     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y88     rst_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y74     mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y74     mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y74     mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y74     mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 2.125ns (74.256%)  route 0.737ns (25.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.737     7.647    uart_tx_ctrl/D[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.075    14.348    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 2.125ns (77.276%)  route 0.625ns (22.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.625     7.535    uart_tx_ctrl/D[2]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.073    14.350    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 2.125ns (78.897%)  route 0.568ns (21.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.568     7.479    uart_tx_ctrl/D[5]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.044    14.379    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 2.125ns (78.897%)  route 0.568ns (21.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.568     7.479    uart_tx_ctrl/D[7]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.024    14.399    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 2.125ns (80.685%)  route 0.509ns (19.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.509     7.419    uart_tx_ctrl/D[3]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.072    14.351    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.125ns (80.777%)  route 0.506ns (19.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.506     7.416    uart_tx_ctrl/D[1]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.073    14.350    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.125ns (83.277%)  route 0.427ns (16.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.427     7.337    uart_tx_ctrl/D[4]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.032    14.391    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 2.125ns (83.310%)  route 0.426ns (16.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.572     4.785    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.910 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.426     7.336    uart_tx_ctrl/D[6]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.027    14.396    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.484ns (24.536%)  route 1.489ns (75.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.533     4.747    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.379     5.126 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.489     6.614    uart_tx_ctrl/E[0]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.105     6.719 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.719    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.159    14.629    
                         clock uncertainty           -0.205    14.424    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)        0.072    14.496    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.379ns (26.053%)  route 1.076ns (73.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.533     4.747    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.379     5.126 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.076     6.201    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.417    14.469    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.628    
                         clock uncertainty           -0.205    14.423    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.168    14.255    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  8.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.298%)  route 0.182ns (23.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.678     1.600    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.185 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.182     2.366    uart_tx_ctrl/D[6]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.076     2.116    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.298%)  route 0.182ns (23.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.678     1.600    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.185 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.182     2.366    uart_tx_ctrl/D[4]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.075     2.115    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.243%)  route 0.592ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.592     2.295    uart_tx_ctrl/E[0]
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y46          FDRE (Hold_fdre_C_CE)       -0.039     2.001    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.990ns  (logic 1.858ns (46.566%)  route 2.132ns (53.434%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 104.470 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.712    95.857    uart_tx_ctrl/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.246    96.103 r  uart_tx_ctrl/full0_carry_i_5/O
                         net (fo=7, routed)           0.485    96.588    UART_BUFF/full_reg_1
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.275    96.863 f  UART_BUFF/full0_carry_i_9/O
                         net (fo=1, routed)           0.240    97.103    UART_BUFF/full0_carry_i_9_n_1
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.105    97.208 f  UART_BUFF/full0_carry_i_7/O
                         net (fo=1, routed)           0.246    97.454    UART_BUFF/full0_carry_i_7_n_1
    SLICE_X10Y45         LUT6 (Prop_lut6_I5_O)        0.105    97.559 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    97.559    UART_BUFF/full0_carry_i_2_n_1
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    98.036 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.450    98.486    UART_BUFF/full0_carry_n_2
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.252    98.738 r  UART_BUFF/full_i_1/O
                         net (fo=1, routed)           0.000    98.738    UART_BUFF/full_i_1_n_1
    SLICE_X10Y48         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.416   104.470    UART_BUFF/clk_cpu
    SLICE_X10Y48         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.629    
                         clock uncertainty           -0.205   104.424    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.072   104.496    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                         -98.738    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.942ns  (logic 0.630ns (21.418%)  route 2.312ns (78.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 104.508 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.232    96.964 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.725    97.689    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454   104.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.666    
                         clock uncertainty           -0.205   104.462    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387   104.075    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.075    
                         arrival time                         -97.689    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.731ns  (logic 0.643ns (23.546%)  route 2.088ns (76.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.501    97.478    UART_BUFF/update_head
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.478    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.731ns  (logic 0.643ns (23.546%)  route 2.088ns (76.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.501    97.478    UART_BUFF/update_head
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.478    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.731ns  (logic 0.643ns (23.546%)  route 2.088ns (76.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.501    97.478    UART_BUFF/update_head
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.478    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.631ns  (logic 0.643ns (24.441%)  route 1.988ns (75.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.401    97.378    UART_BUFF/update_head
    SLICE_X8Y44          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y44          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.378    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.511ns  (logic 0.643ns (25.609%)  route 1.868ns (74.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.281    97.258    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.258    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.511ns  (logic 0.643ns (25.609%)  route 1.868ns (74.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.281    97.258    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.258    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.511ns  (logic 0.643ns (25.609%)  route 1.868ns (74.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.281    97.258    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.258    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.511ns  (logic 0.643ns (25.609%)  route 1.868ns (74.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 104.469 - 100.000 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 94.748 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537    94.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.398    95.146 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.587    96.732    UART_BUFF/txState[1]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.245    96.977 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.281    97.258    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415   104.469    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.628    
                         clock uncertainty           -0.205   104.423    
    SLICE_X8Y46          FDRE (Setup_fdre_C_CE)      -0.299   104.124    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.124    
                         arrival time                         -97.258    
  -------------------------------------------------------------------
                         slack                                  6.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.130%)  route 0.657ns (75.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.657     2.383    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.428 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.428    UART_BUFF/send_i_1_n_1
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.915     2.082    UART_BUFF/clk_cpu
    SLICE_X9Y47          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.836    
                         clock uncertainty            0.205     2.041    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091     2.132    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.319ns (34.625%)  route 0.602ns (65.375%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.250     1.976    uart_tx_ctrl/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.043     2.019 r  uart_tx_ctrl/full0_carry_i_5/O
                         net (fo=7, routed)           0.352     2.371    UART_BUFF/full_reg_1
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.112     2.483 r  UART_BUFF/full_i_1/O
                         net (fo=1, routed)           0.000     2.483    UART_BUFF/full_i_1_n_1
    SLICE_X10Y48         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.915     2.082    UART_BUFF/clk_cpu
    SLICE_X10Y48         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.836    
                         clock uncertainty            0.205     2.041    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     2.161    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.208ns (22.027%)  route 0.736ns (77.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.135     2.506    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.208ns (22.027%)  route 0.736ns (77.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.135     2.506    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.208ns (22.027%)  route 0.736ns (77.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.135     2.506    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.208ns (22.027%)  route 0.736ns (77.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.135     2.506    UART_BUFF/update_head
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y46          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y46          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.209ns (17.878%)  route 0.960ns (82.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.045     2.372 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.359     2.731    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.952     2.119    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.874    
                         clock uncertainty            0.205     2.079    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.175    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.208ns (20.751%)  route 0.794ns (79.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.193     2.564    UART_BUFF/update_head
    SLICE_X8Y44          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y44          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y44          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.208ns (20.386%)  route 0.812ns (79.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.211     2.582    UART_BUFF/update_head
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y45          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.208ns (20.386%)  route 0.812ns (79.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.726 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601     2.327    UART_BUFF/txState[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.044     2.371 r  UART_BUFF/head[0]_i_1/O
                         net (fo=8, routed)           0.211     2.582    UART_BUFF/update_head
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X8Y45          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X8Y45          FDRE (Hold_fdre_C_CE)       -0.081     1.959    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.648ns  (logic 0.484ns (18.281%)  route 2.164ns (81.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 104.325 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.164    87.201    BTN_SCAN/LED_OBUF[0]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.105    87.306 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.306    DEBUG_CTRL/done_reg_0
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.271   104.325    DEBUG_CTRL/clk_cpu
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.400    
                         clock uncertainty           -0.226   104.174    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.030   104.204    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.204    
                         arrival time                         -87.306    
  -------------------------------------------------------------------
                         slack                                 16.898    

Slack (MET) :             16.900ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.648ns  (logic 0.484ns (18.281%)  route 2.164ns (81.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 104.325 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.164    87.201    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.105    87.306 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.306    DEBUG_CTRL/start_i_1_n_1
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.271   104.325    DEBUG_CTRL/clk_cpu
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.400    
                         clock uncertainty           -0.226   104.174    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.032   104.206    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.206    
                         arrival time                         -87.306    
  -------------------------------------------------------------------
                         slack                                 16.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.186ns (13.610%)  route 1.181ns (86.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.181     2.836    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.881 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.881    DEBUG_CTRL/start_i_1_n_1
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    DEBUG_CTRL/clk_cpu
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.226     2.041    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.092     2.133    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.186ns (13.610%)  route 1.181ns (86.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.181     2.836    BTN_SCAN/LED_OBUF[0]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.045     2.881 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.881    DEBUG_CTRL/done_reg_0
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    DEBUG_CTRL/clk_cpu
    SLICE_X29Y60         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.226     2.041    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     2.132    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       48.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.071ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[28][15]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.379ns (4.374%)  route 8.286ns (95.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.286    13.259    core/core/reg_file/rst_all
    SLICE_X40Y65         FDCE                                         f  core/core/reg_file/regs_reg[28][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X40Y65         FDCE                                         r  core/core/reg_file/regs_reg[28][15]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[28][15]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                 43.071    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[3][12]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.379ns (4.376%)  route 8.282ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.282    13.255    core/core/reg_file/rst_all
    SLICE_X41Y65         FDCE                                         f  core/core/reg_file/regs_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X41Y65         FDCE                                         r  core/core/reg_file/regs_reg[3][12]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[3][12]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 43.075    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[3][15]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.379ns (4.376%)  route 8.282ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.282    13.255    core/core/reg_file/rst_all
    SLICE_X41Y65         FDCE                                         f  core/core/reg_file/regs_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X41Y65         FDCE                                         r  core/core/reg_file/regs_reg[3][15]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[3][15]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 43.075    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[3][1]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.379ns (4.376%)  route 8.282ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.282    13.255    core/core/reg_file/rst_all
    SLICE_X41Y65         FDCE                                         f  core/core/reg_file/regs_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X41Y65         FDCE                                         r  core/core/reg_file/regs_reg[3][1]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[3][1]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 43.075    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[3][9]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.379ns (4.376%)  route 8.282ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.282    13.255    core/core/reg_file/rst_all
    SLICE_X41Y65         FDCE                                         f  core/core/reg_file/regs_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X41Y65         FDCE                                         r  core/core/reg_file/regs_reg[3][9]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[3][9]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 43.075    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[7][12]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.379ns (4.429%)  route 8.178ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.178    13.151    core/core/reg_file/rst_all
    SLICE_X39Y65         FDCE                                         f  core/core/reg_file/regs_reg[7][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X39Y65         FDCE                                         r  core/core/reg_file/regs_reg[7][12]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[7][12]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 43.179    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[7][13]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.379ns (4.429%)  route 8.178ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.178    13.151    core/core/reg_file/rst_all
    SLICE_X39Y65         FDCE                                         f  core/core/reg_file/regs_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X39Y65         FDCE                                         r  core/core/reg_file/regs_reg[7][13]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[7][13]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 43.179    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[7][14]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.379ns (4.429%)  route 8.178ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.178    13.151    core/core/reg_file/rst_all
    SLICE_X39Y65         FDCE                                         f  core/core/reg_file/regs_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X39Y65         FDCE                                         r  core/core/reg_file/regs_reg[7][14]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[7][14]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 43.179    

Slack (MET) :             43.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[7][15]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.379ns (4.429%)  route 8.178ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.178    13.151    core/core/reg_file/rst_all
    SLICE_X39Y65         FDCE                                         f  core/core/reg_file/regs_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X39Y65         FDCE                                         r  core/core/reg_file/regs_reg[7][15]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 43.179    

Slack (MET) :             43.180ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[8][12]/CLR
                            (recovery check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 0.379ns (4.430%)  route 8.177ns (95.570%))
  Logic Levels:           0  
  Clock Path Skew:        2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 56.607 - 50.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.381     4.594    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.379     4.973 f  rst_all_reg/Q
                         net (fo=1083, routed)        8.177    13.150    core/core/reg_file/rst_all
    SLICE_X40Y66         FDCE                                         f  core/core/reg_file/regs_reg[8][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.263    56.607    core/core/reg_file/n_0_1802_BUFG
    SLICE_X40Y66         FDCE                                         r  core/core/reg_file/regs_reg[8][12]/C
                         clock pessimism              0.160    56.767    
                         clock uncertainty           -0.106    56.661    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.331    56.330    core/core/reg_file/regs_reg[8][12]
  -------------------------------------------------------------------
                         required time                         56.330    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 43.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.056ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[16][18]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.707ns  (logic 0.304ns (43.005%)  route 0.403ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.403   105.031    core/core/reg_file/rst_all
    SLICE_X30Y88         FDCE                                         f  core/core/reg_file/regs_reg[16][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X30Y88         FDCE                                         r  core/core/reg_file/regs_reg[16][18]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X30Y88         FDCE (Remov_fdce_C_CLR)     -0.142    56.974    core/core/reg_file/regs_reg[16][18]
  -------------------------------------------------------------------
                         required time                        -56.974    
                         arrival time                         105.031    
  -------------------------------------------------------------------
                         slack                                 48.056    

Slack (MET) :             48.062ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[17][20]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.663ns  (logic 0.304ns (45.878%)  route 0.359ns (54.122%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.359   104.986    core/core/reg_file/rst_all
    SLICE_X31Y87         FDCE                                         f  core/core/reg_file/regs_reg[17][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X31Y87         FDCE                                         r  core/core/reg_file/regs_reg[17][20]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[17][20]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         104.986    
  -------------------------------------------------------------------
                         slack                                 48.062    

Slack (MET) :             48.087ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[27][18]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.688ns  (logic 0.304ns (44.198%)  route 0.384ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.384   105.012    core/core/reg_file/rst_all
    SLICE_X33Y88         FDCE                                         f  core/core/reg_file/regs_reg[27][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X33Y88         FDCE                                         r  core/core/reg_file/regs_reg[27][18]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[27][18]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         105.012    
  -------------------------------------------------------------------
                         slack                                 48.087    

Slack (MET) :             48.091ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[19][18]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.692ns  (logic 0.304ns (43.960%)  route 0.388ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.388   105.015    core/core/reg_file/rst_all
    SLICE_X32Y88         FDCE                                         f  core/core/reg_file/regs_reg[19][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X32Y88         FDCE                                         r  core/core/reg_file/regs_reg[19][18]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[19][18]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         105.015    
  -------------------------------------------------------------------
                         slack                                 48.091    

Slack (MET) :             48.106ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[17][18]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.707ns  (logic 0.304ns (43.005%)  route 0.403ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.403   105.031    core/core/reg_file/rst_all
    SLICE_X31Y88         FDCE                                         f  core/core/reg_file/regs_reg[17][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X31Y88         FDCE                                         r  core/core/reg_file/regs_reg[17][18]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[17][18]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         105.031    
  -------------------------------------------------------------------
                         slack                                 48.106    

Slack (MET) :             48.133ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[16][20]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.783ns  (logic 0.304ns (38.842%)  route 0.479ns (61.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.169ns = ( 57.169 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.479   105.106    core/core/reg_file/rst_all
    SLICE_X30Y86         FDCE                                         f  core/core/reg_file/regs_reg[16][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.378    57.169    core/core/reg_file/n_0_1802_BUFG
    SLICE_X30Y86         FDCE                                         r  core/core/reg_file/regs_reg[16][20]/C
                         clock pessimism             -0.160    57.009    
                         clock uncertainty            0.106    57.115    
    SLICE_X30Y86         FDCE (Remov_fdce_C_CLR)     -0.142    56.973    core/core/reg_file/regs_reg[16][20]
  -------------------------------------------------------------------
                         required time                        -56.973    
                         arrival time                         105.106    
  -------------------------------------------------------------------
                         slack                                 48.133    

Slack (MET) :             48.151ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[16][19]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.802ns  (logic 0.304ns (37.898%)  route 0.498ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 57.171 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.498   105.126    core/core/reg_file/rst_all
    SLICE_X30Y89         FDCE                                         f  core/core/reg_file/regs_reg[16][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.380    57.171    core/core/reg_file/n_0_1802_BUFG
    SLICE_X30Y89         FDCE                                         r  core/core/reg_file/regs_reg[16][19]/C
                         clock pessimism             -0.160    57.011    
                         clock uncertainty            0.106    57.117    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.142    56.975    core/core/reg_file/regs_reg[16][19]
  -------------------------------------------------------------------
                         required time                        -56.975    
                         arrival time                         105.126    
  -------------------------------------------------------------------
                         slack                                 48.151    

Slack (MET) :             48.156ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[27][20]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.304ns (40.325%)  route 0.450ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        2.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns = ( 57.167 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.450   105.078    core/core/reg_file/rst_all
    SLICE_X31Y85         FDCE                                         f  core/core/reg_file/regs_reg[27][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.376    57.167    core/core/reg_file/n_0_1802_BUFG
    SLICE_X31Y85         FDCE                                         r  core/core/reg_file/regs_reg[27][20]/C
                         clock pessimism             -0.160    57.007    
                         clock uncertainty            0.106    57.113    
    SLICE_X31Y85         FDCE (Remov_fdce_C_CLR)     -0.192    56.921    core/core/reg_file/regs_reg[27][20]
  -------------------------------------------------------------------
                         required time                        -56.921    
                         arrival time                         105.078    
  -------------------------------------------------------------------
                         slack                                 48.156    

Slack (MET) :             48.178ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[18][18]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.779ns  (logic 0.304ns (39.041%)  route 0.475ns (60.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.475   105.103    core/core/reg_file/rst_all
    SLICE_X33Y87         FDCE                                         f  core/core/reg_file/regs_reg[18][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X33Y87         FDCE                                         r  core/core/reg_file/regs_reg[18][18]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X33Y87         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[18][18]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         105.102    
  -------------------------------------------------------------------
                         slack                                 48.178    

Slack (MET) :             48.178ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/reg_file/regs_reg[18][19]/CLR
                            (removal check against rising-edge clock clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clkout3 fall@50.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        0.779ns  (logic 0.304ns (39.041%)  route 0.475ns (60.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.170ns = ( 57.170 - 50.000 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 104.324 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    clk_cpu
    SLICE_X29Y88         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.304   104.628 f  rst_all_reg/Q
                         net (fo=1083, routed)        0.475   105.103    core/core/reg_file/rst_all
    SLICE_X33Y87         FDCE                                         f  core/core/reg_file/regs_reg[18][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.379    57.170    core/core/reg_file/n_0_1802_BUFG
    SLICE_X33Y87         FDCE                                         r  core/core/reg_file/regs_reg[18][19]/C
                         clock pessimism             -0.160    57.010    
                         clock uncertainty            0.106    57.116    
    SLICE_X33Y87         FDCE (Remov_fdce_C_CLR)     -0.192    56.924    core/core/reg_file/regs_reg[18][19]
  -------------------------------------------------------------------
                         required time                        -56.924    
                         arrival time                         105.102    
  -------------------------------------------------------------------
                         slack                                 48.178    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 4.415ns (44.252%)  route 5.562ns (55.748%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.142     1.521    core/dr/c0/clk_div_reg[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.626 r  core/dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.626    core/dr/c0/CA_OBUF_inst_i_13_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.206     1.832 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.164     2.996    core/dr/c0/CA_OBUF_inst_i_5_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.266     3.262 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.255     6.518    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.459     9.977 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.977    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.695ns (48.880%)  route 4.910ns (51.120%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.910     6.308    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.605 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.605    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.333ns (45.155%)  route 5.262ns (54.845%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.240     1.619    core/dr/c0/clk_div_reg[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.724 r  core/dr/c0/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     1.724    core/dr/c0/CA_OBUF_inst_i_6_n_1
    SLICE_X47Y75         MUXF7 (Prop_muxf7_I0_O)      0.178     1.902 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.132     3.035    core/dr/c0/CA_OBUF_inst_i_2_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I3_O)        0.262     3.297 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.890     6.186    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.409     9.595 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.595    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.241ns (46.036%)  route 4.971ns (53.964%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.142     1.521    core/dr/c0/clk_div_reg[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.626 r  core/dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.626    core/dr/c0/CA_OBUF_inst_i_13_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.206     1.832 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.164     2.996    core/dr/c0/CA_OBUF_inst_i_5_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.250     3.246 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.665     5.911    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     9.212 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.212    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.429ns (48.251%)  route 4.750ns (51.749%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.142     1.521    core/dr/c0/clk_div_reg[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.626 r  core/dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.626    core/dr/c0/CA_OBUF_inst_i_13_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.206     1.832 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.163     2.995    core/dr/c0/CA_OBUF_inst_i_5_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.264     3.259 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.445     5.704    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.475     9.180 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.180    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.237ns (46.333%)  route 4.907ns (53.667%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.240     1.619    core/dr/c0/clk_div_reg[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.724 r  core/dr/c0/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     1.724    core/dr/c0/CA_OBUF_inst_i_6_n_1
    SLICE_X47Y75         MUXF7 (Prop_muxf7_I0_O)      0.178     1.902 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.132     3.035    core/dr/c0/CA_OBUF_inst_i_2_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I1_O)        0.252     3.287 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.535     5.821    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     9.144 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.144    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 4.223ns (46.775%)  route 4.805ns (53.225%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.142     1.521    core/dr/c0/clk_div_reg[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.626 r  core/dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.626    core/dr/c0/CA_OBUF_inst_i_13_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.206     1.832 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.112     2.944    core/dr/c0/CA_OBUF_inst_i_5_n_1
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.250     3.194 r  core/dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.552     5.745    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     9.028 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.028    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.207ns (48.035%)  route 4.551ns (51.965%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          4.551     5.465    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.293     8.759 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.759    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.219ns (48.172%)  route 4.539ns (51.828%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.142     1.521    core/dr/c0/clk_div_reg[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.105     1.626 r  core/dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.626    core/dr/c0/CA_OBUF_inst_i_13_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I1_O)      0.206     1.832 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.163     2.995    core/dr/c0/CA_OBUF_inst_i_5_n_1
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.250     3.245 r  core/dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.234     5.479    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.279     8.758 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.758    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.252ns (65.543%)  route 0.132ns (34.457%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=13, routed)          0.132     0.273    core/dr/c0/clk_div_reg[2]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.384 r  core/dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.384    core/dr/c0/clk_div_reg[0]_i_1_n_6
    SLICE_X45Y71         FDCE                                         r  core/dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.167     0.308    core/dr/c0/clk_div_reg[0]
    SLICE_X45Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.353    core/dr/c0/clk_div[0]_i_2_n_1
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  core/dr/c0/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    core/dr/c0/clk_div_reg[0]_i_1_n_8
    SLICE_X45Y71         FDCE                                         r  core/dr/c0/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.251ns (57.715%)  route 0.184ns (42.285%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          0.184     0.325    core/dr/c0/clk_div_reg[1]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.435 r  core/dr/c0/clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.435    core/dr/c0/clk_div_reg[0]_i_1_n_7
    SLICE_X45Y71         FDCE                                         r  core/dr/c0/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.517ns (80.826%)  route 0.360ns (19.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.622    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.877 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.877    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.467ns (73.955%)  route 0.517ns (26.045%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.517     0.762    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.983 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.983    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.546ns (77.669%)  route 0.444ns (22.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.444     0.735    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.990 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.990    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.484ns (74.349%)  route 0.512ns (25.651%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=5, routed)           0.512     0.759    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.995 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.995    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.513ns (75.742%)  route 0.484ns (24.258%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.484     0.745    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.997 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.997    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.496ns (74.519%)  route 0.512ns (25.481%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.512     0.757    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.008 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.008    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.503ns (73.815%)  route 0.533ns (26.185%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.533     0.783    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.036    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.081ns (2.422%)  route 3.263ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     8.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     9.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.344     6.419 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714     8.133    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.214 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.549     9.763    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.694ns (65.256%)  route 1.967ns (34.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.443     4.656    BTN_SCAN/clk_disp
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.379     5.035 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           1.967     7.002    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315    10.317 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.317    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.553ns  (logic 3.695ns (66.543%)  route 1.858ns (33.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.858     6.895    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    10.211 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.211    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.412ns (71.643%)  route 0.559ns (28.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.559     2.214    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.485 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.485    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.410ns (69.207%)  route 0.628ns (30.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.628     2.282    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.551 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.551    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 2.399ns (17.442%)  route 11.355ns (82.558%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.113    70.908    core/dr/E[0]
    SLICE_X48Y73         FDRE                                         r  core/dr/Hexs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.723ns  (logic 2.399ns (17.482%)  route 11.324ns (82.518%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.081    70.876    core/dr/E[0]
    SLICE_X49Y74         FDRE                                         r  core/dr/Hexs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.723ns  (logic 2.399ns (17.482%)  route 11.324ns (82.518%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.081    70.876    core/dr/E[0]
    SLICE_X49Y74         FDRE                                         r  core/dr/Hexs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 2.399ns (17.793%)  route 11.084ns (82.207%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.841    70.636    core/dr/E[0]
    SLICE_X47Y74         FDRE                                         r  core/dr/Hexs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 2.399ns (17.793%)  route 11.084ns (82.207%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.841    70.636    core/dr/E[0]
    SLICE_X47Y74         FDRE                                         r  core/dr/Hexs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 2.399ns (17.807%)  route 11.073ns (82.193%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.831    70.625    core/dr/E[0]
    SLICE_X47Y72         FDRE                                         r  core/dr/Hexs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 2.399ns (17.807%)  route 11.073ns (82.193%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.831    70.625    core/dr/E[0]
    SLICE_X47Y72         FDRE                                         r  core/dr/Hexs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 2.399ns (17.807%)  route 11.073ns (82.193%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.831    70.625    core/dr/E[0]
    SLICE_X47Y72         FDRE                                         r  core/dr/Hexs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.444ns  (logic 2.399ns (17.844%)  route 11.045ns (82.156%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.803    70.597    core/dr/E[0]
    SLICE_X45Y72         FDRE                                         r  core/dr/Hexs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/reg_file/regs_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.411ns  (logic 2.399ns (17.888%)  route 11.012ns (82.112%))
  Logic Levels:           13  (LUT3=1 LUT5=5 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.933    55.147    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.105    55.252 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.458    55.710    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.791 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.362    57.153    core/core/reg_file/n_0_1802_BUFG
    SLICE_X56Y65         FDCE                                         r  core/core/reg_file/regs_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.433    57.586 r  core/core/reg_file/regs_reg[30][4]/Q
                         net (fo=3, routed)           1.061    58.647    core/core/reg_file/dbg_regs30[4]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.105    58.752 r  core/core/reg_file/core_others_i_1098/O
                         net (fo=1, routed)           0.000    58.752    core/core/reg_file/core_others_i_1098_n_1
    SLICE_X58Y66         MUXF7 (Prop_muxf7_I1_O)      0.178    58.930 r  core/core/reg_file/core_others_i_477/O
                         net (fo=1, routed)           0.921    59.851    core/core/reg_file/core_others_i_477_n_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.241    60.092 r  core/core/reg_file/core_others_i_152/O
                         net (fo=10, routed)          0.840    60.932    core/core/core_others/rs2_val[4]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.105    61.037 r  core/core/core_others/dbg_b_val_OBUF[4]_inst_i_1/O
                         net (fo=136, routed)         1.977    63.014    core/core/b_val[4]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.105    63.119 f  core/core/core_others_i_1293/O
                         net (fo=2, routed)           0.460    63.579    core/core/core_others_i_1293_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.684 f  core/core/core_others_i_1236/O
                         net (fo=2, routed)           0.904    64.588    core/core/core_others_i_1236_n_1
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.115    64.703 f  core/core/core_others_i_610/O
                         net (fo=2, routed)           0.626    65.329    core/core/core_others_i_610_n_1
    SLICE_X32Y73         LUT5 (Prop_lut5_I4_O)        0.267    65.596 f  core/core/core_others_i_607/O
                         net (fo=1, routed)           0.371    65.967    core/core/alu/core_others_i_88_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.105    66.072 f  core/core/alu/core_others_i_230/O
                         net (fo=1, routed)           0.000    66.072    core/core/alu/core_others_i_230_n_1
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I0_O)      0.178    66.250 f  core/core/alu/core_others_i_88/O
                         net (fo=131, routed)         2.079    68.330    core/core/dmem_addr[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.252    68.582 f  core/core/data_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.331    68.913    core/core/data_reg_0_255_0_0_i_6_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.018 r  core/core/core_others_i_158/O
                         net (fo=4, routed)           0.671    69.689    core/core/core_others_i_158_n_1
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.105    69.794 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.770    70.564    core/dr/E[0]
    SLICE_X48Y76         FDRE                                         r  core/dr/Hexs_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.346ns  (logic 0.231ns (17.162%)  route 1.115ns (82.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.556     2.550    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     2.691 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          0.460     3.151    core/core/imem_addr[2]
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.045     3.196 r  core/core/core_others_i_6/O
                         net (fo=35, routed)          0.333     3.529    core/core/reg_file/rs2[4]
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.045     3.574 r  core/core/reg_file/core_others_i_153/O
                         net (fo=10, routed)          0.323     3.896    core/dr/dmem_i_data[3]
    SLICE_X47Y72         FDRE                                         r  core/dr/Hexs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.359ns  (logic 0.231ns (17.000%)  route 1.128ns (83.000%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.556     2.550    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     2.691 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          0.460     3.151    core/core/imem_addr[2]
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.045     3.196 r  core/core/core_others_i_6/O
                         net (fo=35, routed)          0.236     3.432    core/core/reg_file/rs2[4]
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.045     3.477 r  core/core/reg_file/core_others_i_155/O
                         net (fo=10, routed)          0.432     3.909    core/dr/dmem_i_data[1]
    SLICE_X45Y72         FDRE                                         r  core/dr/Hexs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.335ns (24.476%)  route 1.034ns (75.524%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.197     3.917    core/dr/E[0]
    SLICE_X44Y77         FDRE                                         r  core/dr/Hexs_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.335ns (24.476%)  route 1.034ns (75.524%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.197     3.917    core/dr/E[0]
    SLICE_X44Y77         FDRE                                         r  core/dr/Hexs_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.335ns (24.386%)  route 1.039ns (75.614%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.202     3.922    core/dr/E[0]
    SLICE_X42Y75         FDRE                                         r  core/dr/Hexs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.335ns (24.386%)  route 1.039ns (75.614%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.202     3.922    core/dr/E[0]
    SLICE_X42Y75         FDRE                                         r  core/dr/Hexs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.335ns (24.386%)  route 1.039ns (75.614%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.202     3.922    core/dr/E[0]
    SLICE_X42Y75         FDRE                                         r  core/dr/Hexs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.231ns (16.409%)  route 1.177ns (83.591%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.556     2.550    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  core/core/core_others/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     2.691 r  core/core/core_others/pc_reg[2]/Q
                         net (fo=33, routed)          0.460     3.151    core/core/imem_addr[2]
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.045     3.196 r  core/core/core_others_i_6/O
                         net (fo=35, routed)          0.454     3.650    core/core/reg_file/rs2[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.045     3.695 r  core/core/reg_file/core_others_i_154/O
                         net (fo=10, routed)          0.263     3.958    core/dr/dmem_i_data[2]
    SLICE_X47Y72         FDRE                                         r  core/dr/Hexs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.335ns (23.583%)  route 1.086ns (76.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.249     3.969    core/dr/E[0]
    SLICE_X44Y76         FDRE                                         r  core/dr/Hexs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/core_others/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.335ns (23.583%)  route 1.086ns (76.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/core_others_i_1/O
                         net (fo=1, routed)           0.198     1.969    core/core/core_others/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.995 r  core/core/core_others/clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.554     2.548    core/core/core_others/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  core/core/core_others/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     2.689 r  core/core/core_others/pc_reg[5]/Q
                         net (fo=31, routed)          0.205     2.894    core/core/imem_addr[5]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.939 f  core/core/core_others_i_28/O
                         net (fo=27, routed)          0.250     3.189    core/core/core_others/imem_o_data[2]
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.042     3.231 r  core/core/core_others/dbg_mem_wen_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.382     3.613    core/core/dmem_wen
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.107     3.720 r  core/core/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.249     3.969    core/dr/E[0]
    SLICE_X44Y76         FDRE                                         r  core/dr/Hexs_reg[20]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 3.734ns (41.772%)  route 5.205ns (58.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y46         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDSE (Prop_fdse_C_Q)         0.433     5.181 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           5.205    10.386    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.301    13.686 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.686    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.888ns  (logic 1.420ns (36.522%)  route 2.468ns (63.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y46         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDSE (Prop_fdse_C_Q)         0.164     1.725 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           2.468     4.193    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.449 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     5.449    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.299ns  (logic 1.408ns (61.215%)  route 0.892ns (38.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.892     2.299    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335     4.389    BTN_SCAN/clk_disp
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 1.398ns (69.922%)  route 0.602ns (30.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.000    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.235ns (45.099%)  route 0.287ns (54.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.287     0.522    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.244ns (36.746%)  route 0.421ns (63.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.421     0.665    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X1Y78          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay          1002 Endpoints
Min Delay          1002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.545ns  (logic 2.395ns (14.476%)  route 14.150ns (85.524%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.818     9.742    core/core/debug_addr[2]
    SLICE_X41Y85         MUXF7 (Prop_muxf7_S_O)       0.246     9.988 f  core/core/buffer_reg_i_363/O
                         net (fo=1, routed)           0.000     9.988    core/core/buffer_reg_i_363_n_1
    SLICE_X41Y85         MUXF8 (Prop_muxf8_I0_O)      0.085    10.073 f  core/core/buffer_reg_i_228/O
                         net (fo=1, routed)           0.788    10.861    DEBUG_CTRL/buffer_reg_i_173_1
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.264    11.125 f  DEBUG_CTRL/buffer_reg_i_142/O
                         net (fo=6, routed)           1.183    12.308    DEBUG_CTRL/buffer_reg_i_142_n_1
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.127    12.435 f  DEBUG_CTRL/buffer_reg_i_112/O
                         net (fo=3, routed)           0.806    13.241    DEBUG_CTRL/p_3_out[86]
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.268    13.509 r  DEBUG_CTRL/buffer_reg_i_55/O
                         net (fo=1, routed)           0.546    14.056    DEBUG_CTRL/buffer_reg_i_55_n_1
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.119    14.175 r  DEBUG_CTRL/buffer_reg_i_17/O
                         net (fo=2, routed)           0.958    15.133    DEBUG_CTRL/buffer_reg_i_17_n_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.267    15.400 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           1.145    16.545    UART_BUFF/DIADI[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.201ns  (logic 2.395ns (14.784%)  route 13.806ns (85.216%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.818     9.742    core/core/debug_addr[2]
    SLICE_X41Y85         MUXF7 (Prop_muxf7_S_O)       0.246     9.988 f  core/core/buffer_reg_i_363/O
                         net (fo=1, routed)           0.000     9.988    core/core/buffer_reg_i_363_n_1
    SLICE_X41Y85         MUXF8 (Prop_muxf8_I0_O)      0.085    10.073 f  core/core/buffer_reg_i_228/O
                         net (fo=1, routed)           0.788    10.861    DEBUG_CTRL/buffer_reg_i_173_1
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.264    11.125 f  DEBUG_CTRL/buffer_reg_i_142/O
                         net (fo=6, routed)           1.183    12.308    DEBUG_CTRL/buffer_reg_i_142_n_1
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.127    12.435 f  DEBUG_CTRL/buffer_reg_i_112/O
                         net (fo=3, routed)           0.806    13.241    DEBUG_CTRL/p_3_out[86]
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.268    13.509 r  DEBUG_CTRL/buffer_reg_i_55/O
                         net (fo=1, routed)           0.546    14.056    DEBUG_CTRL/buffer_reg_i_55_n_1
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.119    14.175 r  DEBUG_CTRL/buffer_reg_i_17/O
                         net (fo=2, routed)           0.640    14.815    DEBUG_CTRL/buffer_reg_i_17_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.267    15.082 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           1.119    16.201    UART_BUFF/DIADI[5]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.103ns  (logic 2.009ns (12.476%)  route 14.094ns (87.524%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.729     9.653    core/core/debug_addr[2]
    SLICE_X39Y89         MUXF7 (Prop_muxf7_S_O)       0.227     9.880 r  core/core/buffer_reg_i_370/O
                         net (fo=1, routed)           0.000     9.880    core/core/buffer_reg_i_370_n_1
    SLICE_X39Y89         MUXF8 (Prop_muxf8_I1_O)      0.079     9.959 r  core/core/buffer_reg_i_235/O
                         net (fo=1, routed)           0.766    10.725    DEBUG_CTRL/buffer_reg_i_173_4
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.264    10.989 r  DEBUG_CTRL/buffer_reg_i_144/O
                         net (fo=6, routed)           1.211    12.200    DEBUG_CTRL/buffer_reg_i_144_n_1
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.105    12.305 r  DEBUG_CTRL/buffer_reg_i_121/O
                         net (fo=1, routed)           0.662    12.967    DEBUG_CTRL/buffer_reg_i_121_n_1
    SLICE_X34Y63         LUT6 (Prop_lut6_I2_O)        0.105    13.072 r  DEBUG_CTRL/buffer_reg_i_41/O
                         net (fo=1, routed)           0.804    13.876    DEBUG_CTRL/buffer_reg_i_41_n_1
    SLICE_X30Y63         LUT6 (Prop_lut6_I3_O)        0.105    13.981 r  DEBUG_CTRL/buffer_reg_i_11/O
                         net (fo=1, routed)           0.942    14.923    DEBUG_CTRL/buffer_reg_i_11_n_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.105    15.028 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           1.075    16.103    UART_BUFF/DIADI[6]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.043ns  (logic 2.009ns (12.523%)  route 14.033ns (87.477%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.688     9.611    core/core/debug_addr[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.227     9.838 r  core/core/buffer_reg_i_446/O
                         net (fo=1, routed)           0.000     9.838    core/core/buffer_reg_i_446_n_1
    SLICE_X41Y88         MUXF8 (Prop_muxf8_I1_O)      0.079     9.917 r  core/core/buffer_reg_i_313/O
                         net (fo=1, routed)           1.178    11.095    DEBUG_CTRL/buffer_reg_i_181_4
    SLICE_X39Y74         LUT6 (Prop_lut6_I0_O)        0.264    11.359 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=7, routed)           0.996    12.356    DEBUG_CTRL/buffer_reg_i_196_n_1
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.105    12.461 r  DEBUG_CTRL/buffer_reg_i_136/O
                         net (fo=2, routed)           0.911    13.372    DEBUG_CTRL/p_3_out[107]
    SLICE_X31Y62         LUT6 (Prop_lut6_I4_O)        0.105    13.477 r  DEBUG_CTRL/buffer_reg_i_63/O
                         net (fo=1, routed)           0.546    14.023    DEBUG_CTRL/buffer_reg_i_63_n_1
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.105    14.128 r  DEBUG_CTRL/buffer_reg_i_20/O
                         net (fo=1, routed)           0.377    14.505    DEBUG_CTRL/buffer_reg_i_20_n_1
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.105    14.610 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.432    16.043    UART_BUFF/DIADI[3]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.945ns  (logic 2.009ns (12.600%)  route 13.936ns (87.400%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.688     9.611    core/core/debug_addr[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.227     9.838 f  core/core/buffer_reg_i_446/O
                         net (fo=1, routed)           0.000     9.838    core/core/buffer_reg_i_446_n_1
    SLICE_X41Y88         MUXF8 (Prop_muxf8_I1_O)      0.079     9.917 f  core/core/buffer_reg_i_313/O
                         net (fo=1, routed)           1.178    11.095    DEBUG_CTRL/buffer_reg_i_181_4
    SLICE_X39Y74         LUT6 (Prop_lut6_I0_O)        0.264    11.359 f  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=7, routed)           1.007    12.366    DEBUG_CTRL/buffer_reg_i_196_n_1
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.105    12.471 r  DEBUG_CTRL/buffer_reg_i_152/O
                         net (fo=2, routed)           0.355    12.827    DEBUG_CTRL/p_3_out[106]
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.932 r  DEBUG_CTRL/buffer_reg_i_80/O
                         net (fo=1, routed)           0.945    13.876    DEBUG_CTRL/buffer_reg_i_80_n_1
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.105    13.981 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           0.668    14.649    DEBUG_CTRL/buffer_reg_i_27_n_1
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.105    14.754 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.191    15.945    UART_BUFF/DIADI[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.910ns  (logic 2.364ns (14.859%)  route 13.546ns (85.141%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.729     9.653    core/core/debug_addr[2]
    SLICE_X39Y89         MUXF7 (Prop_muxf7_S_O)       0.227     9.880 f  core/core/buffer_reg_i_370/O
                         net (fo=1, routed)           0.000     9.880    core/core/buffer_reg_i_370_n_1
    SLICE_X39Y89         MUXF8 (Prop_muxf8_I1_O)      0.079     9.959 f  core/core/buffer_reg_i_235/O
                         net (fo=1, routed)           0.766    10.725    DEBUG_CTRL/buffer_reg_i_173_4
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.264    10.989 f  DEBUG_CTRL/buffer_reg_i_144/O
                         net (fo=6, routed)           1.211    12.200    DEBUG_CTRL/buffer_reg_i_144_n_1
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.115    12.315 r  DEBUG_CTRL/buffer_reg_i_192/O
                         net (fo=2, routed)           0.557    12.872    DEBUG_CTRL/num2str_hex31
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.267    13.139 r  DEBUG_CTRL/buffer_reg_i_104/O
                         net (fo=1, routed)           0.494    13.633    DEBUG_CTRL/buffer_reg_i_104_n_1
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.126    13.759 r  DEBUG_CTRL/buffer_reg_i_35/O
                         net (fo=1, routed)           0.823    14.583    DEBUG_CTRL/buffer_reg_i_35_n_1
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.267    14.850 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.060    15.910    UART_BUFF/DIADI[0]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.643ns  (logic 2.196ns (14.039%)  route 13.447ns (85.961%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=14, routed)          2.905     3.819    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.105     3.924 r  DEBUG_CTRL/buffer_reg_i_391/O
                         net (fo=128, routed)         5.173     9.097    core/core/debug_addr[2]
    SLICE_X50Y88         MUXF7 (Prop_muxf7_S_O)       0.241     9.338 r  core/core/buffer_reg_i_458/O
                         net (fo=1, routed)           0.000     9.338    core/core/buffer_reg_i_458_n_1
    SLICE_X50Y88         MUXF8 (Prop_muxf8_I1_O)      0.074     9.412 r  core/core/buffer_reg_i_325/O
                         net (fo=1, routed)           0.968    10.380    DEBUG_CTRL/buffer_reg_i_170_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.259    10.639 r  DEBUG_CTRL/buffer_reg_i_199/O
                         net (fo=5, routed)           1.163    11.802    DEBUG_CTRL/buffer_reg_i_199_n_1
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.105    11.907 r  DEBUG_CTRL/buffer_reg_i_170/O
                         net (fo=2, routed)           1.056    12.963    DEBUG_CTRL/p_3_out[97]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.105    13.068 r  DEBUG_CTRL/buffer_reg_i_91/O
                         net (fo=1, routed)           0.485    13.554    DEBUG_CTRL/buffer_reg_i_91_n_1
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.126    13.680 r  DEBUG_CTRL/buffer_reg_i_31/O
                         net (fo=1, routed)           0.466    14.146    DEBUG_CTRL/buffer_reg_i_31_n_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.267    14.413 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.230    15.643    UART_BUFF/DIADI[1]
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.454     4.508    UART_BUFF/clk_cpu
    RAMB18_X0Y18         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 core/dr/Hexs_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[11][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.331ns  (logic 0.866ns (19.996%)  route 3.465ns (80.004%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[19]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[19]/Q
                         net (fo=2, routed)           0.683     1.062    core/dr/dr_o_data[19]
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.115     1.177 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661     1.837    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267     2.104 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.486     3.590    core/core/reg_file/reg_i_data[19]
    SLICE_X33Y87         LUT3 (Prop_lut3_I2_O)        0.105     3.695 r  core/core/reg_file/regs[11][19]_i_1/O
                         net (fo=3, routed)           0.636     4.331    core/core/reg_file/regs[11][19]_i_1_n_1
    SLICE_X38Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.266    56.610    core/core/reg_file/n_0_1802_BUFG
    SLICE_X38Y88         FDCE                                         r  core/core/reg_file/regs_reg[11][19]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 0.748ns (17.314%)  route 3.572ns (82.686%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[0]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core/dr/Hexs_reg[0]/Q
                         net (fo=4, routed)           1.120     1.553    core/core/Hexs_reg[31][0]
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.105     1.658 r  core/core/core_others_i_60/O
                         net (fo=1, routed)           0.608     2.266    core/core/core_others/dmem_o_data[0]
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.105     2.371 r  core/core/core_others/dbg_reg_i_data_OBUF[0]_inst_i_1/O
                         net (fo=26, routed)          1.424     3.795    core/core/reg_file/reg_i_data[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.105     3.900 r  core/core/reg_file/regs[16][0]_i_1/O
                         net (fo=3, routed)           0.420     4.320    core/core/reg_file/regs[16][0]_i_1_n_1
    SLICE_X39Y58         FDCE                                         r  core/core/reg_file/regs_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.268    56.612    core/core/reg_file/n_0_1802_BUFG
    SLICE_X39Y58         FDCE                                         r  core/core/reg_file/regs_reg[16][0]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[24][19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 0.866ns (20.045%)  route 3.454ns (79.955%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[19]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[19]/Q
                         net (fo=2, routed)           0.683     1.062    core/dr/dr_o_data[19]
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.115     1.177 r  core/dr/core_others_i_41/O
                         net (fo=1, routed)           0.661     1.837    core/core/core_others/dmem_o_data[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.267     2.104 r  core/core/core_others/dbg_reg_i_data_OBUF[19]_inst_i_1/O
                         net (fo=26, routed)          1.486     3.590    core/core/reg_file/reg_i_data[19]
    SLICE_X33Y87         LUT3 (Prop_lut3_I2_O)        0.105     3.695 r  core/core/reg_file/regs[11][19]_i_1/O
                         net (fo=3, routed)           0.625     4.320    core/core/reg_file/regs[11][19]_i_1_n_1
    SLICE_X37Y89         FDCE                                         r  core/core/reg_file/regs_reg[24][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.268    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.345 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        1.269    56.613    core/core/reg_file/n_0_1802_BUFG
    SLICE_X37Y89         FDCE                                         r  core/core/reg_file/regs_reg[24][19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[12][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.276ns (40.027%)  route 0.414ns (59.973%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.156     0.297    core/dr/dr_o_data[30]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  core/dr/core_others_i_30/O
                         net (fo=1, routed)           0.162     0.504    core/core/core_others/dmem_o_data[30]
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  core/core/core_others/dbg_reg_i_data_OBUF[30]_inst_i_1/O
                         net (fo=26, routed)          0.095     0.645    core/core/reg_file/reg_i_data[30]
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.690 r  core/core/reg_file/regs[12][30]_i_1/O
                         net (fo=1, routed)           0.000     0.690    core/core/reg_file/regs[12][30]_i_1_n_1
    SLICE_X43Y79         FDCE                                         r  core/core/reg_file/regs_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.825    53.419    core/core/reg_file/n_0_1802_BUFG
    SLICE_X43Y79         FDCE                                         r  core/core/reg_file/regs_reg[12][30]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[2][23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.290ns (39.774%)  route 0.439ns (60.226%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[23]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[23]/Q
                         net (fo=2, routed)           0.178     0.319    core/dr/dr_o_data[23]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.042     0.361 r  core/dr/core_others_i_37/O
                         net (fo=1, routed)           0.107     0.467    core/core/core_others/dmem_o_data[23]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.107     0.574 r  core/core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=26, routed)          0.155     0.729    core/core/reg_file/reg_i_data[23]
    SLICE_X51Y77         FDCE                                         r  core/core/reg_file/regs_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.820    53.414    core/core/reg_file/n_0_1802_BUFG
    SLICE_X51Y77         FDCE                                         r  core/core/reg_file/regs_reg[2][23]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.276ns (36.255%)  route 0.485ns (63.745%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.156     0.297    core/dr/dr_o_data[30]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  core/dr/core_others_i_30/O
                         net (fo=1, routed)           0.162     0.504    core/core/core_others/dmem_o_data[30]
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  core/core/core_others/dbg_reg_i_data_OBUF[30]_inst_i_1/O
                         net (fo=26, routed)          0.167     0.716    core/core/reg_file/reg_i_data[30]
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.761 r  core/core/reg_file/regs[13][30]_i_1/O
                         net (fo=1, routed)           0.000     0.761    core/core/reg_file/regs[13][30]_i_1_n_1
    SLICE_X43Y80         FDCE                                         r  core/core/reg_file/regs_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.826    53.420    core/core/reg_file/n_0_1802_BUFG
    SLICE_X43Y80         FDCE                                         r  core/core/reg_file/regs_reg[13][30]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.231ns (29.595%)  route 0.550ns (70.405%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[4]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[4]/Q
                         net (fo=2, routed)           0.223     0.364    core/dr/dr_o_data[4]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  core/dr/core_others_i_56/O
                         net (fo=1, routed)           0.133     0.542    core/core/core_others/dmem_o_data[4]
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.587 r  core/core/core_others/dbg_reg_i_data_OBUF[4]_inst_i_1/O
                         net (fo=26, routed)          0.193     0.781    core/core/reg_file/reg_i_data[4]
    SLICE_X54Y73         FDCE                                         r  core/core/reg_file/regs_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.817    53.411    core/core/reg_file/n_0_1802_BUFG
    SLICE_X54Y73         FDCE                                         r  core/core/reg_file/regs_reg[2][4]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[1][23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.290ns (36.589%)  route 0.503ns (63.411%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[23]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[23]/Q
                         net (fo=2, routed)           0.178     0.319    core/dr/dr_o_data[23]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.042     0.361 r  core/dr/core_others_i_37/O
                         net (fo=1, routed)           0.107     0.467    core/core/core_others/dmem_o_data[23]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.107     0.574 r  core/core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=26, routed)          0.218     0.793    core/core/reg_file/reg_i_data[23]
    SLICE_X47Y76         FDCE                                         r  core/core/reg_file/regs_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.820    53.414    core/core/reg_file/n_0_1802_BUFG
    SLICE_X47Y76         FDCE                                         r  core/core/reg_file/regs_reg[1][23]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.681%)  route 0.574ns (71.319%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[10]/C
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[10]/Q
                         net (fo=2, routed)           0.273     0.414    core/dr/dr_o_data[10]
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.045     0.459 r  core/dr/core_others_i_50/O
                         net (fo=1, routed)           0.103     0.562    core/core/core_others/dmem_o_data[10]
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.607 r  core/core/core_others/dbg_reg_i_data_OBUF[10]_inst_i_1/O
                         net (fo=26, routed)          0.198     0.805    core/core/reg_file/reg_i_data[10]
    SLICE_X54Y73         FDCE                                         r  core/core/reg_file/regs_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.817    53.411    core/core/reg_file/n_0_1802_BUFG
    SLICE_X54Y73         FDCE                                         r  core/core/reg_file/regs_reg[2][10]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[30][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.276ns (34.248%)  route 0.530ns (65.752%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.156     0.297    core/dr/dr_o_data[30]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  core/dr/core_others_i_30/O
                         net (fo=1, routed)           0.162     0.504    core/core/core_others/dmem_o_data[30]
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  core/core/core_others/dbg_reg_i_data_OBUF[30]_inst_i_1/O
                         net (fo=26, routed)          0.212     0.761    core/core/reg_file/reg_i_data[30]
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.045     0.806 r  core/core/reg_file/regs[30][30]_i_1/O
                         net (fo=1, routed)           0.000     0.806    core/core/reg_file/regs[30][30]_i_1_n_1
    SLICE_X47Y81         FDCE                                         r  core/core/reg_file/regs_reg[30][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.826    53.420    core/core/reg_file/n_0_1802_BUFG
    SLICE_X47Y81         FDCE                                         r  core/core/reg_file/regs_reg[30][30]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[29][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.276ns (34.185%)  route 0.531ns (65.815%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.156     0.297    core/dr/dr_o_data[30]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  core/dr/core_others_i_30/O
                         net (fo=1, routed)           0.162     0.504    core/core/core_others/dmem_o_data[30]
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  core/core/core_others/dbg_reg_i_data_OBUF[30]_inst_i_1/O
                         net (fo=26, routed)          0.213     0.762    core/core/reg_file/reg_i_data[30]
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.807 r  core/core/reg_file/regs[29][30]_i_1/O
                         net (fo=1, routed)           0.000     0.807    core/core/reg_file/regs[29][30]_i_1_n_1
    SLICE_X49Y84         FDCE                                         r  core/core/reg_file/regs_reg[29][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.829    53.423    core/core/reg_file/n_0_1802_BUFG
    SLICE_X49Y84         FDCE                                         r  core/core/reg_file/regs_reg[29][30]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[5][23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.335ns (41.237%)  route 0.477ns (58.763%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[23]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[23]/Q
                         net (fo=2, routed)           0.178     0.319    core/dr/dr_o_data[23]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.042     0.361 r  core/dr/core_others_i_37/O
                         net (fo=1, routed)           0.107     0.467    core/core/core_others/dmem_o_data[23]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.107     0.574 r  core/core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=26, routed)          0.193     0.767    core/core/reg_file/reg_i_data[23]
    SLICE_X51Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.812 r  core/core/reg_file/regs[5][23]_i_1/O
                         net (fo=1, routed)           0.000     0.812    core/core/reg_file/regs[5][23]_i_1_n_1
    SLICE_X51Y76         FDCE                                         r  core/core/reg_file/regs_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.818    53.412    core/core/reg_file/n_0_1802_BUFG
    SLICE_X51Y76         FDCE                                         r  core/core/reg_file/regs_reg[5][23]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/reg_file/regs_reg[5][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.276ns (33.686%)  route 0.543ns (66.314%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.156     0.297    core/dr/dr_o_data[30]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  core/dr/core_others_i_30/O
                         net (fo=1, routed)           0.162     0.504    core/core/core_others/dmem_o_data[30]
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  core/core/core_others/dbg_reg_i_data_OBUF[30]_inst_i_1/O
                         net (fo=26, routed)          0.225     0.774    core/core/reg_file/reg_i_data[30]
    SLICE_X41Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.819 r  core/core/reg_file/regs[5][30]_i_1/O
                         net (fo=1, routed)           0.000     0.819    core/core/reg_file/regs[5][30]_i_1_n_1
    SLICE_X41Y80         FDCE                                         r  core/core/reg_file/regs_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.121    52.288    CLK_GEN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.056    52.344 r  CLK_GEN/n_0_1802_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    52.566    n_0_1802_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.595 r  n_0_1802_BUFG_inst/O
                         net (fo=1120, routed)        0.828    53.422    core/core/reg_file/n_0_1802_BUFG
    SLICE_X41Y80         FDCE                                         r  core/core/reg_file/regs_reg[5][30]/C





