Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/sw_repo/Soft/BScan/TAP_tb_isim_beh.exe" -prj "C:/sw_repo/Soft/BScan/TAP_tb_beh.prj" "work.TAP_tb" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/sw_repo/Soft/BScan/boundary_scan_device.vhd" into library work
Parsing VHDL file "C:/sw_repo/Soft/BScan/TAP_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture tap_a of entity TAP [tap_default]
Compiling architecture tap_tb_a of entity tap_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/sw_repo/Soft/BScan/TAP_tb_isim_beh.exe
Fuse Memory Usage: 28928 KB
Fuse CPU Usage: 670 ms
