// Seed: 268393808
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wire id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17
);
  assign id_7  = 1'b0;
  assign id_12 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output wand  id_2
    , id_6,
    input  tri0  id_3,
    input  wand  id_4
);
  reg id_7 = 1;
  module_0(
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_4,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign id_2 = id_1;
  always @(*) begin
    id_7 <= 1;
  end
endmodule
