["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuWriteBack$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuMemory.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExceptionPortInfo.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrMapping.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/UserInterruptPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Masked$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$1$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$AddInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$IBUS_RSP$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrReadToWriteOverride$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$Sum1Output.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$8$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginEncoding$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IWake.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$Src2CtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LOW$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$39.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20$$anon$21.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$CSR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$19.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PcManagerSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CsrAccessPimper$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$24.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnRead$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$42.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoGpioPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SymplifyBit.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_ENABLE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SYNC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivSqrtInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Cmd$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29$$anon$30.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortPc.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$39.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheExternalAmoStates$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$DivSqrtRtl.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PipelineThing.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheFlushBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/TestsWorkspace$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Masked.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Ref$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonForSim$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeWData.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JLedArray.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/InterruptionInhibitor.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/DecoderService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PredictionInterface.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$37.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAhbLite3$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchCtrlEnum.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$17.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$38.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$43.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$INJECTOR_M2S$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Xtvec$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheSync$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPortParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardPessimisticPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInitWithNativeJtag.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin$implicitsStage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Pipeline$KeyInfo$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPortParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ENABLE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SymplifyBit$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NONE.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$$anonfun$$lessinit$greater$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramGenerator$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$26.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCompletion.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$Tracker.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToWishboneGenerator$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HL$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$ShortPipInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$InterruptSpec.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$34.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$S0.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenThreeStage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Shifter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloatDecoded.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeServiceDefault$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeWData$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortPc$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC_TARGET$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$27.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$23.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15$$anon$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$IS_AES$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusEncodingService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ARG$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$DECOMPRESSOR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCachedWishboneForSim.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFileReadKind.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_RSP$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$CommitArea.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$19.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano$IS42x160G$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoStage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPortConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$25.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnWrite.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$$anonfun$$lessinit$greater$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$35.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySim$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$PreShifterOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuring.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PcManagerSimplePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExceptionPortInfo$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$ShifterOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBusParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Ref$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInitWithNativeJtag$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$Src1CtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HH$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$ShortPipInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccess.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFourStage$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxCfu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxCfu$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ASYNC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ENABLE$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MODE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAhbLite3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Add$$anon$53.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringWrite$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscv.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DAxiCachedPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HH$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrRead$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$AluCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBusParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$Context$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoStage$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonForSim.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuAcessPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCommit$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NoPipeliningPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$30.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$WData$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$21.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Fpu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$31.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$26.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$36.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecute.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench$$anon$30.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsWrite.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionIo.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$20.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$24.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ARG$$anonfun$$lessinit$greater$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$24.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate3$$anon$52.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$AddInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslator.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccess$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/YamlPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Fpu$$anon$48.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FormalPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheInv.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$IMM$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuPrefetch$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$28.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$31.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterGen.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamForkVex$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RESULT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$MulInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloat.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$18.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$IS_AES$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPortConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$Sum2Output.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySim.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_RSP$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundOutput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$IS_MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuFetch.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$MPP$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$$anonfun$$lessinit$greater$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$41.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MathWithMul.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$17.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$IS_MUL$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$$anonfun$$lessinit$greater$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ReportService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$EnvCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Shifter$$anon$49.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpSetter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$34.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3Timer$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/IBusFetcher.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheAck.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramGenerator.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnWrite$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReady$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeServiceDefault.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundFront.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$44.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Div.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORKED$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Delegator.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/WhiteboxPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$21.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecute$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrWrite$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HaltOnExceptionPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Symplify.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxGen$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFormat$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$WData$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuWriteBack.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrRead.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivSqrtIterationState$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$MergeInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Symplify$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_OPCODE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/RegFileService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundModeInstr.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$16.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC$$anonfun$$lessinit$greater$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$19.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyWithMemoryInit.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$32.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DummyFencePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadOutput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$27.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$45.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$AluBitwiseCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/TestsWorkspace.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LH$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundMode$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeRData.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench$$anon$27.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$25.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFlags.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$InterruptSpec$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ASYNC.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$CacheLine$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$$anon$29.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuDecode$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$ShiftCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$23.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuring$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Pmp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$MathOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrInterface.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Cmd$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToWishboneGenerator.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$$anonfun$$lessinit$greater$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NONE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPortConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringRead.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPortParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$36.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$READ_ONLY$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/UserInterruptPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$IS_CSR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin$implicitsPipeline.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/FenceFlags.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$23.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Pipeline.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LH$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginEncoding.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamForkVex.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheAck$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$47.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenThreeStage$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HH$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRspWay$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBusParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivSqrtIterationState.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionInhibitor.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$Context.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Xtvec$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NoHazardPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$Entry.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyWithMemoryInit$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_arty$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$28.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate2$$anon$51.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundMode.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IContextSwitching.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsRead.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrMapping$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundModeInstr$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$32.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$22.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DivPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$40.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate$$anon$50.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCommit.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInit$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2_USE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheFlush.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$Context.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$20.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsRead$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$25.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuOpcode$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$40.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$IS_MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$22.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPortParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$24.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$WRITE_ONLY$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MathWithExp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringWrite.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheFlush$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrReadToWriteOverride.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$29.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/DebugReport.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$$anonfun$$lessinit$greater$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JLedArray$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$27.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$$anonfun$$lessinit$greater$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ProtectedMemoryTranslatorPort$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFourStage.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$15.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stage$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloatDecoded$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$SqrtInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/FenceFlags$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$$anonfun$$lessinit$greater$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HH$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stageable.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/BusReport.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$$anonfun$$lessinit$greater$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$IMM.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPortConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$46.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$18.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_ENABLE$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$LineTag$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheFlushBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/AllSynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORKED$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$$anonfun$$lessinit$greater$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnRead.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SingleInstructionLimiterPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuMemory$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$CALC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFlags$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$READ_WRITE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$OhOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$19.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$12.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$IS_CSR$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$CALC$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/STATIC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$22.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$8$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$21.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ProtectedMemoryTranslatorPort.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringRead$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$LoadInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$NONE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$IS_MUL$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionCause$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LH$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FormalPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$20.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$31.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBusParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsWrite$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$DEBUG_BYPASS_CACHE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$$anonfun$$lessinit$greater$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrWrite.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_OPCODE$$anonfun$$lessinit$greater$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$32.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpSetter$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheSync.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Add.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16$$anon$17.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuFetch$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/AllSynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$28.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$3$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_arty.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuParameter.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRspWay.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortMem.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$LineInfo.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$CacheLine$2$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$26.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionCause.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeParameter$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPluginConfig$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionIo$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$LineTag.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$6$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$IS_RVC$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Delegator$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFormat.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$S0$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuDecode.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$ShiftCtrlEnum$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LOW$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/CacheReport.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$Entry$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3Timer.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/STATIC.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortMem$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheInv$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvRegressionArg.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheExternalAmoStates.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxGen.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/JumpService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SYNC.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReady.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$$anon$28.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPrediction.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC_TARGET.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu$Function$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCompletion$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuCmd$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$delayedInit$body.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HL$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$$anonfun$$lessinit$greater$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$8.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$$anonfun$$lessinit$greater$5.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$LoadInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1_USE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeService.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$$anon$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivSqrtInput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$30.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleCmd.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuOpcode.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$SqrtInput$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$35.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloat$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuPrefetch.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$Input2Kind$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom$$anon$3.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBus$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtRsp$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORMAT$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$NormOutput.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeRData$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LH$$anonfun$$lessinit$greater$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$Context$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPluginConfig.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DAxiCachedPlugin$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$6.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterGen$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_SUB$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInit.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$7.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORMAT$$anonfun$$lessinit$greater$9.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionBus.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HL$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv$.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$Xcounteren.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuRsp.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCommons.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$38.class","/home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$$anonfun$$lessinit$greater$1.class","/home/martins/Documents/VexRiscv/target/scala-2.12/zinc/inc_compile_2.12.zip"]]