(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2015-11-30T21:59:24Z")
 (DESIGN "PioneerKit_P5LP_USB_Audio")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PioneerKit_P5LP_USB_Audio")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT PM.ctw_int isr_Tick.interrupt (3.435:3.435:3.435))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:resolution_ctrl\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2S_Tx_DMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TX_Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_L.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_R.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBInDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBOutDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:ControlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Sync\:CtlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Tx\:dpTx\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ord_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_CICOverflow.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_InDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_RxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Tick.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_TxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT GenClock.q ClockBlock.dsi_clkin_div (10.000:10.000:10.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2161.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2586.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Sync\:CtlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:dpTx\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_underflow_sticky\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:txenable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2161.q PSOC_I2S_SDTO\(0\).pin_input (5.413:5.413:5.413))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 PSOC_I2S_SCLK\(0\).pin_input (8.009:8.009:8.009))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_0\\.main_0 (4.217:4.217:4.217))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_1\\.main_0 (4.217:4.217:4.217))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:txenable\\.main_0 (2.675:2.675:2.675))
    (INTERCONNECT Net_2586.q PSOC_I2S_LRCLK\(0\).pin_input (7.404:7.404:7.404))
    (INTERCONNECT USBInDMA.termout isr_InDMADone.interrupt (2.590:2.590:2.590))
    (INTERCONNECT TxDMA.termout isr_TxDMADone.interrupt (2.591:2.591:2.591))
    (INTERCONNECT Net_2731.q \\TX_Sync\:genblk1\[0\]\:INST\\.in (3.676:3.676:3.676))
    (INTERCONNECT \\TX_Sync\:genblk1\[0\]\:INST\\.out TxDMA.dmareq (7.200:7.200:7.200))
    (INTERCONNECT ClockBlock.dclk_glb_3 GenClock.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:delta\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync_ready\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:transfer\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_0 (7.392:7.392:7.392))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_0 (9.832:9.832:9.832))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_0 (10.383:10.383:10.383))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.main_0 (7.947:7.947:7.947))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\USBFS\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3458.q Net_3458.main_0 (3.763:3.763:3.763))
    (INTERCONNECT Net_3458.q PSOC_PDM_ClkOut\(0\).pin_input (6.642:6.642:6.642))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb I2S_Tx_DMA.dmareq (9.897:9.897:9.897))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb \\I2S\:Tx\:TxStsReg\\.status_1 (6.321:6.321:6.321))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3458.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:Counter7\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2548\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2654\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2664\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2665\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3007\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3010\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_R.dmareq (7.167:7.167:7.167))
    (INTERCONNECT PSOC_PDM_DataIn\(0\).fb PSOC_PDM_DataIn\(0\)_SYNC.in (5.921:5.921:5.921))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_4 (2.305:2.305:2.305))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_4 (2.305:2.305:2.305))
    (INTERCONNECT \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.interrupt isr_CICOverflow.interrupt (5.033:5.033:5.033))
    (INTERCONNECT RxDMA.termout isr_RxDMADone.interrupt (2.060:2.060:2.060))
    (INTERCONNECT \\Droop_Filter\:DFB\\.dmareq_1 RxDMA.dmareq (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_1 PSOC_I2S_MCLK\(0\).pin_input (7.829:7.829:7.829))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_L.dmareq (6.608:6.608:6.608))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_4 (2.633:2.633:2.633))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_1 (3.398:3.398:3.398))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce0_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_4 (3.637:3.637:3.637))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_4 (2.627:2.627:2.627))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_3 (3.598:3.598:3.598))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_3 (3.584:3.584:3.584))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q GenClock.main_1 (3.841:3.841:3.841))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_0 (4.308:4.308:4.308))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_3 (3.841:3.841:3.841))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_2 (2.920:2.920:2.920))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_2 (2.925:2.925:2.925))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q GenClock.main_0 (3.891:3.891:3.891))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_1 (4.628:4.628:4.628))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_2 (3.891:3.891:3.891))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_1 (3.933:3.933:3.933))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_1 (4.490:4.490:4.490))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:delta\\.main_3 (2.772:2.772:2.772))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_2 (6.571:6.571:6.571))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_0 (5.061:5.061:5.061))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_0 (5.064:5.064:5.064))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_2 (4.996:4.996:4.996))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_2 (6.223:6.223:6.223))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_8 (6.206:6.206:6.206))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_3 (6.206:6.206:6.206))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_1 (4.965:4.965:4.965))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_1 (4.386:4.386:4.386))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_1 (5.646:5.646:5.646))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_1 (5.655:5.655:5.655))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_1 (2.938:2.938:2.938))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_7 (2.932:2.932:2.932))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_2 (2.932:2.932:2.932))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_0 (4.368:4.368:4.368))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_2 (3.893:3.893:3.893))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_2 (4.356:4.356:4.356))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_0 (4.380:4.380:4.380))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_0 (3.114:3.114:3.114))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_6 (3.135:3.135:3.135))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_1 (3.135:3.135:3.135))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_2 (4.738:4.738:4.738))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_0 (4.685:4.685:4.685))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_0 (5.096:5.096:5.096))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_3 (2.930:2.930:2.930))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_3 (4.703:4.703:4.703))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_3 (5.654:5.654:5.654))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_2 (4.703:4.703:4.703))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_2 (5.235:5.235:5.235))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_2 (5.291:5.291:5.291))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_2 (5.791:5.791:5.791))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_1 (6.415:6.415:6.415))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_1 (5.284:5.284:5.284))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_1 (4.283:4.283:4.283))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_2 (5.359:5.359:5.359))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_2 (4.692:4.692:4.692))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_2 (3.756:3.756:3.756))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_1 (4.692:4.692:4.692))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_1 (5.337:5.337:5.337))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_1 (6.931:6.931:6.931))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_1 (6.437:6.437:6.437))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_1 (7.489:7.489:7.489))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_0 (5.706:5.706:5.706))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_2 (3.446:3.446:3.446))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_2 (3.566:3.566:3.566))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_1 (5.775:5.775:5.775))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_1 (3.418:3.418:3.418))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_1 (3.563:3.563:3.563))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_0 (3.418:3.418:3.418))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_0 (5.207:5.207:5.207))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_0 (7.071:7.071:7.071))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_0 (5.229:5.229:5.229))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_0 (7.635:7.635:7.635))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_0 (2.901:2.901:2.901))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_1 (3.652:3.652:3.652))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_2 (5.151:5.151:5.151))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_6 (4.334:4.334:4.334))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_7 (4.389:4.389:4.389))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_7 (3.826:3.826:3.826))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_4 (4.727:4.727:4.727))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_6 (3.065:3.065:3.065))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_6 (3.078:3.078:3.078))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_4 (2.298:2.298:2.298))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_4 (3.395:3.395:3.395))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_4 (3.384:3.384:3.384))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_3 (3.640:3.640:3.640))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_5 (5.100:5.100:5.100))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_5 (5.245:5.245:5.245))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_5 (5.234:5.234:5.234))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_3 (5.245:5.245:5.245))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_3 (4.146:4.146:4.146))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_3 (4.282:4.282:4.282))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_3 (4.199:4.199:4.199))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_3 (4.266:4.266:4.266))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_0 (3.226:3.226:3.226))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_8 (4.933:4.933:4.933))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_8 (5.504:5.504:5.504))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_4 (2.313:2.313:2.313))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_0 (4.734:4.734:4.734))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_0 (3.816:3.816:3.816))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_3 (3.798:3.798:3.798))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.route_si (3.090:3.090:3.090))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.route_si (3.090:3.090:3.090))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_0\\.main_5 (3.599:3.599:3.599))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_1\\.main_6 (3.740:3.740:3.740))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_2\\.main_5 (3.743:3.743:3.743))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_3\\.main_5 (5.350:5.350:5.350))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_4\\.main_5 (4.515:4.515:4.515))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:d0_load\\.main_4 (3.743:3.743:3.743))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_0 (4.070:4.070:4.070))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:f1_load\\.main_4 (3.599:3.599:3.599))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_0\\.main_4 (3.144:3.144:3.144))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_1\\.main_5 (3.137:3.137:3.137))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_2\\.main_4 (3.136:3.136:3.136))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_3\\.main_4 (4.207:4.207:4.207))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_4\\.main_4 (4.224:4.224:4.224))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:d0_load\\.main_3 (3.136:3.136:3.136))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_1 (3.150:3.150:3.150))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:f1_load\\.main_3 (3.144:3.144:3.144))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_0\\.main_3 (3.115:3.115:3.115))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_1\\.main_4 (3.110:3.110:3.110))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_2\\.main_3 (3.107:3.107:3.107))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_3\\.main_3 (4.170:4.170:4.170))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_4\\.main_3 (4.193:4.193:4.193))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:d0_load\\.main_2 (3.107:3.107:3.107))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_2 (3.117:3.117:3.117))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:f1_load\\.main_2 (3.115:3.115:3.115))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_0\\.main_2 (3.819:3.819:3.819))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_1\\.main_3 (3.833:3.833:3.833))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_2\\.main_2 (3.678:3.678:3.678))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_3\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_4\\.main_2 (2.781:2.781:2.781))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:d0_load\\.main_1 (3.678:3.678:3.678))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:f1_load\\.main_1 (3.819:3.819:3.819))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_0\\.main_1 (4.854:4.854:4.854))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_1\\.main_2 (5.383:5.383:5.383))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_2\\.main_1 (3.848:3.848:3.848))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_3\\.main_1 (3.111:3.111:3.111))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_4\\.main_1 (3.105:3.105:3.105))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:d0_load\\.main_0 (3.848:3.848:3.848))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:f1_load\\.main_0 (4.854:4.854:4.854))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_0 \\ByteSwap_Tx\:enable\\.main_0 (2.277:2.277:2.277))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_1 \\ByteSwap_Tx\:resolution_ctrl\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\ByteSwap_Tx\:d0_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.d0_load (2.239:2.239:2.239))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q Net_2731.main_0 (5.743:5.743:5.743))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_0\\.main_0 (3.729:3.729:3.729))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_1\\.main_0 (4.248:4.248:4.248))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_2\\.main_0 (3.342:3.342:3.342))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_3\\.main_0 (5.743:5.743:5.743))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_4\\.main_0 (5.193:5.193:5.193))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_6 (2.684:2.684:2.684))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_6 (2.685:2.685:2.685))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_6 (3.567:3.567:3.567))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_6 (3.583:3.583:3.583))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_bus_stat_comb Net_2731.main_1 (2.838:2.838:2.838))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_7 (2.983:2.983:2.983))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_1\\.main_7 (2.856:2.856:2.856))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_7 (2.990:2.990:2.990))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_7 (4.027:4.027:4.027))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_7 (4.040:4.040:4.040))
    (INTERCONNECT \\ByteSwap_Tx\:f1_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_load (2.246:2.246:2.246))
    (INTERCONNECT \\ByteSwap_Tx\:resolution_ctrl\\.q \\ByteSwap_Tx\:State_1\\.main_1 (2.222:2.222:2.222))
    (INTERCONNECT SCL\(0\).fb SCL\(0\)_SYNC.in (6.068:6.068:6.068))
    (INTERCONNECT SCL\(0\).fb \\I2C_Master\:I2C_FF\\.scl_in (3.878:3.878:3.878))
    (INTERCONNECT SDA\(0\).fb SDA\(0\)_SYNC.in (4.587:4.587:4.587))
    (INTERCONNECT SDA\(0\).fb \\I2C_Master\:I2C_FF\\.sda_in (8.543:8.543:8.543))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.649:2.649:2.649))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.interrupt \\I2C_Master\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.sda_out SDA\(0\).pin_input (7.759:7.759:7.759))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_0\\.main_5 (3.422:3.422:3.422))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_1\\.main_5 (3.422:3.422:3.422))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:txenable\\.main_8 (2.648:2.648:2.648))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_0\\.main_4 (3.411:3.411:3.411))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_1\\.main_4 (3.411:3.411:3.411))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:txenable\\.main_7 (2.633:2.633:2.633))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_0\\.main_3 (3.429:3.429:3.429))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_1\\.main_3 (3.429:3.429:3.429))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:txenable\\.main_6 (2.656:2.656:2.656))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_0\\.main_2 (3.238:3.238:3.238))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_1\\.main_2 (3.238:3.238:3.238))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:txenable\\.main_5 (2.325:2.325:2.325))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_0\\.main_1 (3.245:3.245:3.245))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_1\\.main_1 (3.245:3.245:3.245))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:txenable\\.main_4 (2.328:2.328:2.328))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 Net_2586.main_1 (7.861:7.861:7.861))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 \\I2S\:txenable\\.main_3 (3.272:3.272:3.272))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:tx_underflow_sticky\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:txenable\\.main_2 (3.368:3.368:3.368))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:BitCounter\\.enable (6.015:6.015:6.015))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:reset\\.main_0 (7.526:7.526:7.526))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:txenable\\.main_1 (5.984:5.984:5.984))
    (INTERCONNECT \\I2S\:reset\\.q Net_2586.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.so_comb Net_2161.main_0 (5.944:5.944:5.944))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_status_0\\.main_2 (3.720:3.720:3.720))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_underflow_sticky\\.main_3 (4.283:4.283:4.283))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_0 (3.506:3.506:3.506))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_status_0\\.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_underflow_sticky\\.main_2 (2.900:2.900:2.900))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_1 (3.518:3.518:3.518))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_status_0\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_underflow_sticky\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\I2S\:tx_status_0\\.q \\I2S\:Tx\:TxStsReg\\.status_0 (2.861:2.861:2.861))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:tx_underflow_sticky\\.main_4 (2.294:2.294:2.294))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:txenable\\.main_9 (3.190:3.190:3.190))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_0\\.main_6 (5.031:5.031:5.031))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_1\\.main_6 (5.031:5.031:5.031))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:txenable\\.main_10 (5.675:5.675:5.675))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_4 (2.893:2.893:2.893))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_3 (2.640:2.640:2.640))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_4 (4.502:4.502:4.502))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_6 (3.583:3.583:3.583))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_4 (3.583:3.583:3.583))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_4 (3.570:3.570:3.570))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_3 (2.283:2.283:2.283))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_5 (3.376:3.376:3.376))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_3 (3.376:3.376:3.376))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_3 (3.384:3.384:3.384))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_2 (5.075:5.075:5.075))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_2 (6.981:6.981:6.981))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_2 (3.896:3.896:3.896))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_2 (3.896:3.896:3.896))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_2 (4.470:4.470:4.470))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_2 (6.428:6.428:6.428))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_2 (4.470:4.470:4.470))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_2 (6.003:6.003:6.003))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_0 (5.466:5.466:5.466))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_0 (6.029:6.029:6.029))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_0 (7.117:7.117:7.117))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_0 (7.118:7.118:7.118))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_2 (5.075:5.075:5.075))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_4 (3.493:3.493:3.493))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_1 (4.866:4.866:4.866))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_1 (3.604:3.604:3.604))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_1 (3.604:3.604:3.604))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_1 (3.623:3.623:3.623))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_1 (4.853:4.853:4.853))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_1 (3.623:3.623:3.623))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_1 (4.855:4.855:4.855))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_1 (4.508:4.508:4.508))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_1 (4.545:4.545:4.545))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_1 (5.280:5.280:5.280))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_1 (5.425:5.425:5.425))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_3 (3.628:3.628:3.628))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_0 (5.337:5.337:5.337))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_0 (3.842:3.842:3.842))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_0 (3.088:3.088:3.088))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_0 (3.088:3.088:3.088))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_0 (3.083:3.083:3.083))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_0 (4.150:4.150:4.150))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_0 (3.083:3.083:3.083))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_0 (4.148:4.148:4.148))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_2 (5.299:5.299:5.299))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_2 (5.022:5.022:5.022))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_2 (6.659:6.659:6.659))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_2 (6.625:6.625:6.625))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_0 (5.337:5.337:5.337))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_3 (2.640:2.640:2.640))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_6 (3.396:3.396:3.396))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_L\:out_fifo_full\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f0_load (5.482:5.482:5.482))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f0_load (6.024:6.024:6.024))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f0_load (7.535:7.535:7.535))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_load (6.989:6.989:6.989))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:DMA_CombD0Update_L\\.dmareq (7.471:7.471:7.471))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_5 (3.491:3.491:3.491))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f1_load (3.825:3.825:3.825))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f1_load (3.824:3.824:3.824))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f1_load (4.910:4.910:4.910))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f1_load (4.910:4.910:4.910))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_4 (3.220:3.220:3.220))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_3 (3.223:3.223:3.223))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_1 (4.404:4.404:4.404))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.route_si (2.957:2.957:2.957))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.route_si (3.095:3.095:3.095))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.route_si (3.990:3.990:3.990))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.route_si (3.850:3.850:3.850))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_3 (3.082:3.082:3.082))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_3 (2.524:2.524:2.524))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_4 (3.308:3.308:3.308))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_6 (5.138:5.138:5.138))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_4 (5.697:5.697:5.697))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_4 (5.138:5.138:5.138))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_5 (4.149:4.149:4.149))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_3 (4.693:4.693:4.693))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_3 (4.149:4.149:4.149))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_2 (5.582:5.582:5.582))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_2 (4.774:4.774:4.774))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_2 (3.261:3.261:3.261))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_2 (4.660:4.660:4.660))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_2 (3.261:3.261:3.261))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_2 (4.660:4.660:4.660))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_2 (4.660:4.660:4.660))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_2 (5.582:5.582:5.582))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_0 (5.567:5.567:5.567))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_0 (5.564:5.564:5.564))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_0 (4.771:4.771:4.771))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_0 (4.336:4.336:4.336))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_2 (4.354:4.354:4.354))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_4 (4.109:4.109:4.109))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_1 (6.096:6.096:6.096))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_1 (5.820:5.820:5.820))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_1 (2.964:2.964:2.964))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_1 (3.085:3.085:3.085))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_1 (2.964:2.964:2.964))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_1 (3.085:3.085:3.085))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_1 (3.085:3.085:3.085))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_1 (6.096:6.096:6.096))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_1 (6.083:6.083:6.083))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_1 (6.083:6.083:6.083))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_1 (4.852:4.852:4.852))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_1 (5.270:5.270:5.270))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_1 (4.867:4.867:4.867))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_3 (3.084:3.084:3.084))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_0 (5.958:5.958:5.958))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_0 (4.186:4.186:4.186))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_0 (3.275:3.275:3.275))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_0 (3.287:3.287:3.287))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_0 (3.275:3.275:3.275))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_0 (3.287:3.287:3.287))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_0 (3.287:3.287:3.287))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_0 (5.958:5.958:5.958))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_2 (5.063:5.063:5.063))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_2 (5.945:5.945:5.945))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_2 (5.293:5.293:5.293))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_2 (5.840:5.840:5.840))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_0 (4.900:4.900:4.900))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_2 (3.289:3.289:3.289))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_3 (2.601:2.601:2.601))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_6 (2.601:2.601:2.601))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_R\:out_fifo_full\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f0_load (8.574:8.574:8.574))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f0_load (9.495:9.495:9.495))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f0_load (5.750:5.750:5.750))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_load (6.300:6.300:6.300))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:DMA_CombD0Update_R\\.dmareq (7.675:7.675:7.675))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_5 (5.870:5.870:5.870))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_0 (8.705:8.705:8.705))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f1_load (3.476:3.476:3.476))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f1_load (4.003:4.003:4.003))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f1_load (5.635:5.635:5.635))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f1_load (4.670:4.670:4.670))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_4 (3.199:3.199:3.199))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_3 (3.496:3.496:3.496))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_1 (5.148:5.148:5.148))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.route_si (5.229:5.229:5.229))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.route_si (5.748:5.748:5.748))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.route_si (4.759:4.759:4.759))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.route_si (4.076:4.076:4.076))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_3 (4.774:4.774:4.774))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cnt_enable\\.q \\PDM_CIC\:Integrator\:Counter7\\.enable (7.626:7.626:7.626))
    (INTERCONNECT \\PDM_CIC\:Integrator\:Counter7\\.tc \\PDM_CIC\:Integrator\:f0_load\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q Net_3458.main_3 (11.297:11.297:11.297))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_2 (4.341:4.341:4.341))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_2 (3.593:3.593:3.593))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_2 (7.999:7.999:7.999))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_2 (7.999:7.999:7.999))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_3 (11.309:11.309:11.309))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_2 (10.232:10.232:10.232))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_0 (8.034:8.034:8.034))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_0 (8.038:8.038:8.038))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_0 (10.756:10.756:10.756))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_0 (10.741:10.741:10.741))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_0 (7.697:7.697:7.697))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_0 (8.266:8.266:8.266))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_0 (6.812:6.812:6.812))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_0 (6.255:6.255:6.255))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_2 (4.341:4.341:4.341))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_2 (4.341:4.341:4.341))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q Net_3458.main_2 (7.329:7.329:7.329))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_1 (8.980:8.980:8.980))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_1 (8.990:8.990:8.990))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_2 (7.886:7.886:7.886))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_1 (6.856:6.856:6.856))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_1 (4.434:4.434:4.434))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_1 (4.432:4.432:4.432))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_1 (6.937:6.937:6.937))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_1 (7.932:7.932:7.932))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_1 (8.475:8.475:8.475))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_1 (8.757:8.757:8.757))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_1 (7.880:7.880:7.880))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_1 (7.882:7.882:7.882))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_1 (8.980:8.980:8.980))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_1 (8.980:8.980:8.980))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q Net_3458.main_1 (6.051:6.051:6.051))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_0 (11.108:11.108:11.108))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_0 (9.668:9.668:9.668))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_0 (3.929:3.929:3.929))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_0 (3.929:3.929:3.929))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_1 (7.310:7.310:7.310))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_0 (7.321:7.321:7.321))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_2 (4.081:4.081:4.081))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_2 (4.079:4.079:4.079))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_2 (6.627:6.627:6.627))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_2 (5.000:5.000:5.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_2 (8.606:8.606:8.606))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_2 (8.611:8.611:8.611))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_2 (7.519:7.519:7.519))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_2 (7.515:7.515:7.515))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_0 (11.108:11.108:11.108))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_0 (11.108:11.108:11.108))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_l\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_r\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f0_load (5.164:5.164:5.164))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f0_load (5.169:5.169:5.169))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f0_load (4.055:4.055:4.055))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_load (4.051:4.051:4.051))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f0_load (7.708:7.708:7.708))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f0_load (7.711:7.711:7.711))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f0_load (8.727:8.727:8.727))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_load (8.725:8.725:8.725))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3007\\.main_0 (7.696:7.696:7.696))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3010\\.main_0 (7.672:7.672:7.672))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f1_load (7.739:7.739:7.739))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f1_load (7.737:7.737:7.737))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f1_load (6.662:6.662:6.662))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f1_load (6.650:6.650:6.650))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f1_load (8.786:8.786:8.786))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f1_load (8.800:8.800:8.800))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f1_load (9.888:9.888:9.888))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f1_load (9.889:9.889:9.889))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_4 (2.576:2.576:2.576))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_4 (2.577:2.577:2.577))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_1 (2.576:2.576:2.576))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_1 (2.577:2.577:2.577))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_3 (2.601:2.601:2.601))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_3 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_0 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_l\\.q \\PDM_CIC\:Net_3007\\.main_1 (6.235:6.235:6.235))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_r\\.q \\PDM_CIC\:Net_3010\\.main_1 (2.896:2.896:2.896))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.route_ci (7.180:7.180:7.180))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.route_ci (7.176:7.176:7.176))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.route_ci (8.269:8.269:8.269))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.route_ci (8.272:8.272:8.272))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_3 (3.512:3.512:3.512))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.route_ci (4.472:4.472:4.472))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.route_ci (4.469:4.469:4.469))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.route_ci (3.380:3.380:3.380))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.route_ci (3.383:3.383:3.383))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_3 (2.287:2.287:2.287))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_7 (5.551:5.551:5.551))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_5 (5.551:5.551:5.551))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_0 (2.516:2.516:2.516))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:Net_2548\\.main_1 (7.510:7.510:7.510))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_1 (7.521:7.521:7.521))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_2 (7.510:7.510:7.510))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:Net_2654\\.main_0 (4.936:4.936:4.936))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_0 (4.922:4.922:4.922))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_0 (4.936:4.936:4.936))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_4 (3.393:3.393:3.393))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_1 (2.631:2.631:2.631))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_7 (4.839:4.839:4.839))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_5 (5.381:5.381:5.381))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_0 (2.249:2.249:2.249))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_4 (3.229:3.229:3.229))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:Net_2665\\.main_0 (6.850:6.850:6.850))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_0 (6.842:6.842:6.842))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_1 (6.850:6.850:6.850))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:Net_2664\\.main_1 (7.520:7.520:7.520))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_1 (7.531:7.531:7.531))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_2 (7.520:7.520:7.520))
    (INTERCONNECT \\PDM_CIC\:Net_3007\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PDM_CIC\:Net_3010\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2654\\.main_1 (2.586:2.586:2.586))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_1 (2.585:2.585:2.585))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_2 (2.586:2.586:2.586))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2654\\.main_2 (2.777:2.777:2.777))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_2 (2.767:2.767:2.767))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2665\\.main_1 (2.764:2.764:2.764))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_1 (2.782:2.782:2.782))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_2 (2.764:2.764:2.764))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2665\\.main_2 (4.173:4.173:4.173))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_2 (3.611:3.611:3.611))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_3 (4.173:4.173:4.173))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2548\\.main_0 (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_0 (2.530:2.530:2.530))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_1 (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2548\\.main_2 (2.517:2.517:2.517))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_2 (2.515:2.515:2.515))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_3 (2.517:2.517:2.517))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2664\\.main_0 (2.537:2.537:2.537))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_0 (2.532:2.532:2.532))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_1 (2.537:2.537:2.537))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2664\\.main_2 (4.046:4.046:4.046))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_2 (3.514:3.514:3.514))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_3 (4.046:4.046:4.046))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:DMA_IntOut_L\\.dmareq (7.534:7.534:7.534))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_1 (3.416:3.416:3.416))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_1 (3.674:3.674:3.674))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:DMA_IntOut_R\\.dmareq (5.385:5.385:5.385))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_0 (3.479:3.479:3.479))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_l\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_r\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 Net_3458.ar_0 (4.620:4.620:4.620))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.ar_0 (7.780:7.780:7.780))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.ar_0 (6.712:6.712:6.712))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.ar_0 (6.712:6.712:6.712))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.ar_0 (6.710:6.710:6.710))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.ap_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f0_load\\.ar_0 (6.710:6.710:6.710))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f1_load\\.ar_0 (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_0\\.ar_0 (7.780:7.780:7.780))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_1\\.ar_0 (7.780:7.780:7.780))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.ar_0 (8.847:8.847:8.847))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.ar_0 (7.780:7.780:7.780))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.ar_0 (10.787:10.787:10.787))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.ar_0 (9.912:9.912:9.912))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.ar_0 (8.845:8.845:8.845))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.ar_0 (8.847:8.847:8.847))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.ar_0 (8.845:8.845:8.845))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.ap_0 (8.847:8.847:8.847))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f0_load\\.ar_0 (8.847:8.847:8.847))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f1_load\\.ar_0 (10.787:10.787:10.787))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_0\\.ar_0 (9.912:9.912:9.912))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_1\\.ar_0 (9.912:9.912:9.912))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.ar_0 (9.915:9.915:9.915))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.ar_0 (9.915:9.915:9.915))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:Counter7\\.reset (4.621:4.621:4.621))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cnt_enable\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.ar_0 (3.502:3.502:3.502))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.ar_0 (3.502:3.502:3.502))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f0_load\\.ar_0 (4.621:4.621:4.621))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f1_load\\.ar_0 (4.621:4.621:4.621))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_0\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_1\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.ar_0 (4.621:4.621:4.621))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.ar_0 (6.712:6.712:6.712))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.ar_0 (7.777:7.777:7.777))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3007\\.ar_0 (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3010\\.ar_0 (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_l\\.ar_0 (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_r\\.ar_0 (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_0 (6.675:6.675:6.675))
    (INTERCONNECT \\USBFS\:Dp\\.interrupt \\USBFS\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.arb_int \\USBFS\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.usb_int \\USBFS\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep1\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep2\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep4\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep6\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.ord_int \\USBFS\:ord_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_0 \\USBFS\:ep1\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_1 \\USBFS\:ep2\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_3 \\USBFS\:ep4\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_5 \\USBFS\:ep6\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_0 \\USBFS\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_1 \\USBFS\:ep_1\\.interrupt (8.733:8.733:8.733))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_2 \\USBFS\:ep_2\\.interrupt (9.040:9.040:9.040))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_4 \\USBFS\:ep_4\\.interrupt (9.095:9.095:9.095))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_6 \\USBFS\:ep_6\\.interrupt (9.089:9.089:9.089))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_Master\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sor \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sor \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PSOC_CODEC_RST\(0\)_PAD PSOC_CODEC_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\)_PAD PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\)_PAD PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\)_PAD PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\)_PAD PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\)_PAD PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_PAD PSOC_PDM_DataIn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_LR_SEL\(0\)_PAD PSOC_PDM_LR_SEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_STATUS_LED\(0\)_PAD PSOC_STATUS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_SW\(0\)_PAD PSOC_SW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
