Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 08:15:38 2025
| Host         : Torchet running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scalp_user_design_control_sets_placed.rpt
| Design       : scalp_user_design
| Device       : xc7z015
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   236 |
|    Minimum number of control sets                        |   236 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   727 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   236 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     3 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             904 |          288 |
| No           | No                    | Yes                    |             210 |           69 |
| No           | Yes                   | No                     |             514 |          190 |
| Yes          | No                    | No                     |            1325 |          368 |
| Yes          | No                    | Yes                    |             171 |           53 |
| Yes          | Yes                   | No                     |             837 |          261 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                       | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                               | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                 |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                              | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                 |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                              | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                 |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                     |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                           |                3 |              4 |         1.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                     |                2 |              4 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                 |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/lpf_int                                                                                                                                            |                3 |              4 |         1.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                    |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                        | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                          |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                               | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                              | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                 |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                     |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                     | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                               |                3 |              4 |         1.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                2 |              5 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                              | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                2 |              5 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                               | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                          |                2 |              5 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                      | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                2 |              5 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                               |                2 |              5 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                          |                1 |              5 |         5.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                               |                2 |              6 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/seq_cnt_en                                                                                                                                                              | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                      |                1 |              6 |         6.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                 |                3 |              6 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                            |                2 |              6 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                     |                2 |              6 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                2 |              7 |         3.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                               | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                2 |              7 |         3.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_4                                                                                                                                                           | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                          |                2 |              7 |         3.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                              |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                1 |              8 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                           | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                 |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                            | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                  | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZImInPortxD[RegxD][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZImInPortxD[RegxD][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZImInPortxD[RegxD][23]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZImInPortxD[RegxD][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZReInPortxD[RegxD][23]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZReInPortxD[RegxD][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZReInPortxD[RegxD][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/CplxNumRegFilexB.ZReInPortxD[RegxD][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmGreen2xI/PwmCounterxD                                                                                                                                                                                                                  | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmRed1xI/PwmCounterxD                                                                                                                                                                                                                    | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmRed2xI/PwmCounterxD                                                                                                                                                                                                                    | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmBlue2xI/PwmCounterxD                                                                                                                                                                                                                   | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                        |                2 |              9 |         4.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmBlue1xI/PwmCounterxD                                                                                                                                                                                                                   | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.PwmLedsxB.PwmGreen1xI/PwmCounterxD                                                                                                                                                                                                                  | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                  | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                               |                3 |             10 |         3.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                  | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                2 |             10 |         5.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                  | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                     |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                          |                6 |             10 |         1.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                3 |             11 |         3.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                4 |             11 |         2.75 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                4 |             11 |         2.75 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                5 |             11 |         2.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                    |                4 |             11 |         2.75 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                     | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                5 |             11 |         2.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                3 |             11 |         3.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                3 |             11 |         3.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                5 |             11 |         2.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |                3 |             11 |         3.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                     | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |                3 |             11 |         3.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                       |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             12 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                   |                3 |             13 |         4.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                6 |             13 |         2.17 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                              |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga | PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VxD]                                                                                                                                                                      | PSxB.ZynqxI/VgaSyncxS_reg[HxS]0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                   |                9 |             16 |         1.78 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                        |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga | PSxB.ZynqxI/sel                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |                5 |             19 |         3.80 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/VgaSyncxS_reg[HxS]0                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga | PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VidOnxS]_0                                                                                                                                                            | PSxB.ZynqxI/AR[0]                                                                                                                                                                                                                       |                7 |             19 |         2.71 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                     |                7 |             20 |         2.86 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga |                                                                                                                                                                                                                                                          | PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VidOnxS]_1                                                                                                                                           |               10 |             20 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                        |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |                6 |             21 |         3.50 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |                4 |             21 |         5.25 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                          |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                     |                8 |             30 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpFirmwareIDxI/FirmwareIdRegFilexB.FirmwareLedColorPortsxD[1][RegxD][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                        |               13 |             32 |         2.46 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/AxiSlvxD[RdxD][DataxD][S2MxD][RDataxD]                                                                                                                                                                                           | PLxB.ScalpClpxNumRegsxI/AxiLitexB.ReadChanxB.AxiSlvxD[RdxD][DataxD][S2MxD][RDataxD][31]_i_1__0_n_0                                                                                                                                      |               15 |             32 |         2.13 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpFirmwareIDxI/FirmwareIdRegFilexB.FirmwareLedColorPortsxD[0][RegxD][31]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpFirmwareIDxI/FirmwareIdRegFilexB.BoardIdPortxD[RegxD][31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/PatternPortsxD[0][RegxD]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpFirmwareIDxI/FirmwareIdRegFilexB.FirmwareModePortxD[RegxD][31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[4]                                                                                                                              | PSxB.ZynqxI/CplxNumRegFilexB.ReadS2MRegPortxD[RdDataxD][31]_i_3_0                                                                                                                                                                       |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpClpxNumRegsxI/PatternPortsxD[1][RegxD]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]                                                                                                                              | PSxB.ZynqxI/FirmwareIdRegFilexB.ReadS2MRegPortxD[RdDataxD][31]_i_4_0                                                                                                                                                                    |               16 |             32 |         2.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PLxB.ScalpFirmwareIDxI/AxiSlvxD[RdxD][DataxD][S2MxD][RDataxD]                                                                                                                                                                                            | PLxB.ScalpFirmwareIDxI/AxiLitexB.ReadChanxB.AxiSlvxD[RdxD][DataxD][S2MxD][RDataxD][31]_i_1_n_0                                                                                                                                          |               12 |             33 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |               12 |             38 |         3.17 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                               |               13 |             41 |         3.15 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                  |               19 |             42 |         2.21 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                      |               13 |             42 |         3.23 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             44 |         2.59 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                              |                                                                                                                                                                                                                                         |                8 |             47 |         5.88 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          | PSxB.ZynqxI/bbstub_SAxiMstRstxRANO                                                                                                                                                                                                      |               16 |             48 |         3.00 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/AxiSlvxD[WrxD][AddrxD][S2MxD][AWReadyxS]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             48 |         3.43 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             48 |         3.43 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |               10 |             52 |         5.20 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                9 |             52 |         5.78 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                       |                                                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |                9 |             52 |         5.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               33 |             63 |         1.91 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              240 |            804 |         3.35 |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


