---
layout: default
permalink: publications_verification.html
---

<h1>Publications on Design Validation and Verification</h1>


<table class="bibtextable">

<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2008a">1</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Application and verification of local non-semantic-preserving
transformations in system design.
<em>IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems</em>, 27(6):1091--1103, June 2008.
[&nbsp;<a href="publications_bib.html#RauSan2008a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/TCAD.2008.923249">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSin2005a">2</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, A.&nbsp;K. Singh, I.&nbsp;Sander, and A.&nbsp;Jantsch.
System level verification of digital signal processing applications
based on the polynomial abstraction technique.
In <em>International Conference on Computer Aided Design (ICCAD
2005)</em>, November 2005.
[&nbsp;<a href="publications_bib.html#RauSin2005a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/ICCAD.2005.1560080">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSin2004a">3</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, A.&nbsp;K. Singh, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Polynomial abstraction for verification of sequentially implemented
combinational circuits.
In <em>Design, Automation and Test in Europe Conference (DATE
2004)</em>, Paris, France, February 2004.
[&nbsp;<a href="publications_bib.html#RauSin2004a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/DATE.2004.1268933">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2003a">4</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, A.&nbsp;K. Singh, and A.&nbsp;Jantsch.
Verification of design decisions in ForSyDe.
In <em>Proceedings of the 1st International Conference on Hardware -
Software Codesign and System Synthesis (CODES+ISSS)</em>, Newport Beach,
California, USA, October 2003.
[&nbsp;<a href="publications_bib.html#RauSan2003a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/944645.944692">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>
</table>
