Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Fri Feb  5 02:34:48 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bit_mapping_timing_summary_routed.rpt -pb bit_mapping_timing_summary_routed.pb -rpx bit_mapping_timing_summary_routed.rpx -warn_on_violation
| Design       : bit_mapping
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.455        0.000                      0                  146        0.099        0.000                      0                  146       19.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK              34.455        0.000                      0                  146        0.099        0.000                      0                  146       19.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack       34.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.455ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.220%)  route 1.283ns (73.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.283     2.712    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 34.455    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.015%)  route 1.232ns (72.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.232     2.661    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.015%)  route 1.232ns (72.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.232     2.661    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.015%)  route 1.232ns (72.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.232     2.661    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.054%)  route 1.113ns (70.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.113     2.542    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.425%)  route 1.094ns (70.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.094     2.523    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                 34.644    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.425%)  route 1.094ns (70.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.094     2.523    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                 34.644    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 Cosine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product_out1/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.425%)  route 1.094ns (70.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X91Y66         FDCE                                         r  Cosine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  Cosine_1_reg[16]/Q
                         net (fo=14, routed)          1.094     2.523    Cosine_1[16]
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y26          DSP48E1                                      r  Product_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y26          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.722    37.167    Product_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                 34.644    

Slack (MET) :             34.706ns  (required time - arrival time)
  Source:                 Sine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product1_out1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.808%)  route 0.970ns (65.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X94Y62         FDCE                                         r  Sine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  Sine_1_reg[16]/Q
                         net (fo=14, routed)          0.970     2.461    Sine_1[16]
    DSP48_X3Y24          DSP48E1                                      r  Product1_out1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y24          DSP48E1                                      r  Product1_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    37.167    Product1_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 34.706    

Slack (MET) :             34.706ns  (required time - arrival time)
  Source:                 Sine_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Product1_out1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MWCLK rise@40.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.518ns (34.808%)  route 0.970ns (65.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.973     0.973    clk
    SLICE_X94Y62         FDCE                                         r  Sine_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  Sine_1_reg[16]/Q
                         net (fo=14, routed)          0.970     2.461    Sine_1[16]
    DSP48_X3Y24          DSP48E1                                      r  Product1_out1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=102, unset)          0.924    40.924    clk
    DSP48_X3Y24          DSP48E1                                      r  Product1_out1/CLK
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722    37.167    Product1_out1
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 34.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.607    reduced_reg_reg[0][11]
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.076     0.508    reduced_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.110     0.661    reduced_reg_reg[0][10]
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  reduced_reg_reg[1][10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.072     0.504    reduced_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X95Y60         FDCE                                         r  reduced_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.116     0.667    reduced_reg_reg[0][3]
    SLICE_X95Y60         FDCE                                         r  reduced_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X95Y60         FDCE                                         r  reduced_reg_reg[1][3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X95Y60         FDCE (Hold_fdce_C_D)         0.070     0.502    reduced_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X95Y62         FDCE                                         r  reduced_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y62         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.116     0.667    reduced_reg_reg[0][2]
    SLICE_X95Y62         FDCE                                         r  reduced_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X95Y62         FDCE                                         r  reduced_reg_reg[1][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X95Y62         FDCE (Hold_fdce_C_D)         0.066     0.498    reduced_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Cosine_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    u_Cosine_HDL_Optimized/clk
    SLICE_X93Y66         FDRE                                         r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  u_Cosine_HDL_Optimized/Look_Up_Table_out1_3_reg[0]/Q
                         net (fo=2, routed)           0.122     0.673    Look_Up_Table_out1_3[0]
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y65         FDCE                                         r  Cosine_1_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y65         FDCE (Hold_fdce_C_D)         0.070     0.502    Cosine_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X92Y65         FDCE                                         r  reduced_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reduced_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.116     0.690    reduced_reg_reg[0][12]
    SLICE_X92Y65         FDCE                                         r  reduced_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X92Y65         FDCE                                         r  reduced_reg_reg[1][12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y65         FDCE (Hold_fdce_C_D)         0.063     0.495    reduced_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X94Y63         FDCE                                         r  reduced_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y63         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reduced_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.116     0.690    reduced_reg_reg[0][1]
    SLICE_X94Y63         FDCE                                         r  reduced_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X94Y63         FDCE                                         r  reduced_reg_reg[1][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X94Y63         FDCE (Hold_fdce_C_D)         0.063     0.495    reduced_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X93Y71         FDCE                                         r  reduced_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][13]/Q
                         net (fo=1, routed)           0.136     0.687    reduced_reg_reg[0][13]
    SLICE_X93Y71         FDCE                                         r  reduced_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X93Y71         FDCE                                         r  reduced_reg_reg[1][13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X93Y71         FDCE (Hold_fdce_C_D)         0.051     0.483    reduced_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X92Y71         FDCE                                         r  reduced_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reduced_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.116     0.690    reduced_reg_reg[0][15]
    SLICE_X92Y71         FDCE                                         r  reduced_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X92Y71         FDCE                                         r  reduced_reg_reg[1][15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y71         FDCE (Hold_fdce_C_D)         0.052     0.484    reduced_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 reduced_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reduced_reg_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.410     0.410    clk
    SLICE_X97Y62         FDCE                                         r  reduced_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y62         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reduced_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.158     0.709    reduced_reg_reg[0][0]
    SLICE_X97Y62         FDCE                                         r  reduced_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=102, unset)          0.432     0.432    clk
    SLICE_X97Y62         FDCE                                         r  reduced_reg_reg[1][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X97Y62         FDCE (Hold_fdce_C_D)         0.061     0.493    reduced_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X3Y26   Product_out1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X3Y24   Product1_out1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X93Y65  Cosine_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y68  Cosine_1_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y67  Cosine_1_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y67  Cosine_1_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y68  Cosine_1_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y68  Cosine_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y68  Cosine_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X91Y66  Cosine_1_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X93Y65  Cosine_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y67  Cosine_1_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X91Y68  Cosine_1_reg[13]/C



