<dec f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='139' type='const llvm::TargetRegisterInfo *'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='43' u='r' c='_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='45' u='r' c='_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='57' u='w' c='_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='66' u='r' c='_ZN4llvm17InterferenceCache3getENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='67' u='r' c='_ZN4llvm17InterferenceCache3getENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='81' u='r' c='_ZN4llvm17InterferenceCache3getENS_10MCRegisterE'/>
<offset>0</offset>
