library IEEE;
use STD_LOGIC_1164.all;

entity Registers8 is
	port(ReadAdress1 : in  std_logic_vector(2 downto 0);
		  ReadAdress2 : in  std_logic_vector(2 downto 0);
		  WriteAdress : in  std_logic;
	     WriteData   : in  std_logic_vector(7 downto 0);
		  WriteEnable : in  std_logic;
		  ReadData1   : out std_logic_vector(7 downto 0);
		  ReadData2   : out std_logic_vector(7 downto 0));
end Registers8;

architecture Behavioral of Registers8 is
end Behavioral;1