// Seed: 1544176150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    inout wand id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10
);
  always @(posedge id_0 && id_0 && 1 - 1'b0 == 1) id_3 = id_5;
  xnor (id_3, id_7, id_4, id_13, id_12, id_6, id_8, id_10, id_2, id_0, id_9);
  wire id_12;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13
  );
endmodule
