// Seed: 1547613754
module module_0 (
    input wire id_0,
    input wire id_1
);
  logic [1  -  -1 : -1] id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd14
) (
    input wor id_0,
    input supply0 _id_1,
    output logic id_2
);
  always @(*)
    if (1) assign id_2[-1 : id_1[-1]] = -1;
    else id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
