




module alu(clock, operation, data_0, data_1, jump_data, solution);

input clock;
input [2:0] operation;
input [7:0] data_0;
input [7:0] data_1;

output [7:0] jump_data;
output [7:0] solution;


reg [7:0] temp_solution;


always @(negedge clock) begin

	
	
	if(operation == 3'b000) begin
	
	end
	else
	if(operation == 3'b001) begin
	
	end
	else
	if(operation == 3'b010) begin
	
	end
	else

end
