Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 31 15:20:36 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/iscsi_interface_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.792ns (22.720%)  route 2.694ns (77.280%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/Q
                         net (fo=35, routed)          0.673     2.164    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg_n_0_[0]
    SLICE_X15Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.288 r  bd_0_i/hls_inst/inst/tcp_out_V_dest_V_1_state[0]_i_2/O
                         net (fo=12, routed)          1.546     3.834    bd_0_i/hls_inst/inst/p_186_in
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.150     3.984 r  bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.475     4.459    bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state[0]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y33         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/inst/tcp_out_V_last_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.792ns (28.452%)  route 1.992ns (71.548%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[0]/Q
                         net (fo=35, routed)          0.673     2.164    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg_n_0_[0]
    SLICE_X15Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.288 r  bd_0_i/hls_inst/inst/tcp_out_V_dest_V_1_state[0]_i_2/O
                         net (fo=12, routed)          0.983     3.271    bd_0_i/hls_inst/inst/p_186_in
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.150     3.421 r  bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.336     3.757    bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state[0]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)       -0.240    10.649    bd_0_i/hls_inst/inst/tcp_out_V_id_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.608ns (22.268%)  route 2.122ns (77.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_sel_rd_reg/Q
                         net (fo=33, routed)          1.557     2.986    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_sel
    SLICE_X11Y22         LUT3 (Prop_lut3_I2_O)        0.152     3.138 r  bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A[4]_i_1/O
                         net (fo=2, routed)           0.565     3.703    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_data_out[4]
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y23          FDRE                                         r  bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)       -0.269    10.620    bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A_reg[4]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[11]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[17]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[18]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[19]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.715ns (25.391%)  route 2.101ns (74.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.854     2.246    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_ack_in
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.296     2.542 r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          1.247     3.789    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=234, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_B_reg[5]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  6.931    




