// Seed: 3572418033
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3
);
  assign id_1 = id_0;
  assign id_1 = id_2;
  assign id_1 = id_3;
  wire id_5;
  id_6 :
  assert property (@(1) id_2)
  else;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    output tri id_3,
    output wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input uwire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
