/* Generated by Yosys 0.51+101 (git sha1 314842d2a, g++ 14.2.1 -fPIC -O3) */

module codificador(entrada, salida);
  wire [1:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [1:0] _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [1:0] _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [1:0] _16_;
  input [3:0] entrada;
  wire [3:0] entrada;
  output [1:0] salida;
  wire [1:0] salida;
  assign _09_ = entrada[3] ? 1'h0 : 1'h1;
  assign _10_ = _14_ ? 2'h2 : _00_;
  assign _11_ = _15_ ? 1'h0 : _09_;
  assign _12_ = _09_ & entrada[2];
  assign _13_ = _09_ & entrada[2];
  assign _14_ = _12_ & _09_;
  assign _15_ = _13_ & _09_;
  assign _16_ = _04_ ? 2'h1 : _10_;
  assign _01_ = _05_ ? 1'h0 : _11_;
  assign _02_ = _11_ & entrada[1];
  assign _03_ = _11_ & entrada[1];
  assign _04_ = _02_ & _11_;
  assign _05_ = _03_ & _11_;
  assign _06_ = _08_ ? 2'h0 : _16_;
  assign _07_ = _01_ & entrada[0];
  assign _08_ = _07_ & _01_;
  assign _00_ = entrada[3] ? 2'h3 : 2'h0;
  assign salida = _06_;
endmodule
