|dev_board_top
sys_clk => sys_clk.IN11
sys_rst_n => sys_rst_n.IN11
uart_rxd => uart_rxd.IN1
uart_txd <= uart_send:u_uart_send.uart_txd
led[0] <= led_key:led_key_u.led
led[1] <= led_key:led_key_u.led
led[2] <= led_key:led_key_u.led
led[3] <= led_key:led_key_u.led
key[0] => key[0].IN2
key[1] => key[1].IN2
key[2] => key[2].IN2
key[3] => key[3].IN2
seg_sel[0] <= <GND>
seg_sel[1] <= <GND>
seg_sel[2] <= <GND>
seg_sel[3] <= <GND>
seg_sel[4] <= <GND>
seg_sel[5] <= <GND>
seg_led[0] <= <GND>
seg_led[1] <= <GND>
seg_led[2] <= <GND>
seg_led[3] <= <GND>
seg_led[4] <= <GND>
seg_led[5] <= <GND>
seg_led[6] <= <GND>
seg_led[7] <= <GND>
iic_scl <= i2c_dri:u_i2c_dri.scl
iic_sda <> i2c_dri:u_i2c_dri.sda
IGBT[0] <= Pulse_logic_gen:Pulse_logic_gen_u.IGBT
IGBT[1] <= Pulse_logic_gen:Pulse_logic_gen_u.IGBT
IGBT[2] <= Pulse_logic_gen:Pulse_logic_gen_u.IGBT
IGBT[3] <= Pulse_logic_gen:Pulse_logic_gen_u.IGBT
IGBT[4] <= Pulse_logic_gen:Pulse_logic_gen_u.IGBT
Otr_A => ~NO_FANOUT~
Otr_B => ~NO_FANOUT~
Adc_In[0] => Adc_In[0].IN1
Adc_In[1] => Adc_In[1].IN1
Adc_In[2] => Adc_In[2].IN1
Adc_In[3] => Adc_In[3].IN1
Adc_In[4] => Adc_In[4].IN1
Adc_In[5] => Adc_In[5].IN1
Adc_In[6] => Adc_In[6].IN1
Adc_In[7] => Adc_In[7].IN1
Adc_In[8] => Adc_In[8].IN1
Adc_In[9] => Adc_In[9].IN1
Adc_In[10] => Adc_In[10].IN1
Adc_In[11] => Adc_In[11].IN1
Adc_In[12] => Adc_In[12].IN1
Adc_In[13] => Adc_In[13].IN1
Adc_Clk_A <= PLL:PLL_CLK.c1
Adc_Clk_B <= PLL:PLL_CLK.c1
clk_test <= PLL:PLL_CLK.c2
scl_pcf8591 <= <GND>
sda_pcf8591 <> <UNC>


|dev_board_top|uart_recv:u_uart_recv
sys_clk => uart_done~reg0.CLK
sys_clk => uart_data[0]~reg0.CLK
sys_clk => uart_data[1]~reg0.CLK
sys_clk => uart_data[2]~reg0.CLK
sys_clk => uart_data[3]~reg0.CLK
sys_clk => uart_data[4]~reg0.CLK
sys_clk => uart_data[5]~reg0.CLK
sys_clk => uart_data[6]~reg0.CLK
sys_clk => uart_data[7]~reg0.CLK
sys_clk => rxdata[0].CLK
sys_clk => rxdata[1].CLK
sys_clk => rxdata[2].CLK
sys_clk => rxdata[3].CLK
sys_clk => rxdata[4].CLK
sys_clk => rxdata[5].CLK
sys_clk => rxdata[6].CLK
sys_clk => rxdata[7].CLK
sys_clk => rx_cnt[0].CLK
sys_clk => rx_cnt[1].CLK
sys_clk => rx_cnt[2].CLK
sys_clk => rx_cnt[3].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => rx_flag.CLK
sys_clk => uart_rxd_d1.CLK
sys_clk => uart_rxd_d0.CLK
sys_rst_n => clk_cnt[0].ACLR
sys_rst_n => clk_cnt[1].ACLR
sys_rst_n => clk_cnt[2].ACLR
sys_rst_n => clk_cnt[3].ACLR
sys_rst_n => clk_cnt[4].ACLR
sys_rst_n => clk_cnt[5].ACLR
sys_rst_n => clk_cnt[6].ACLR
sys_rst_n => clk_cnt[7].ACLR
sys_rst_n => clk_cnt[8].ACLR
sys_rst_n => clk_cnt[9].ACLR
sys_rst_n => clk_cnt[10].ACLR
sys_rst_n => clk_cnt[11].ACLR
sys_rst_n => clk_cnt[12].ACLR
sys_rst_n => clk_cnt[13].ACLR
sys_rst_n => clk_cnt[14].ACLR
sys_rst_n => clk_cnt[15].ACLR
sys_rst_n => uart_done~reg0.ACLR
sys_rst_n => uart_data[0]~reg0.ACLR
sys_rst_n => uart_data[1]~reg0.ACLR
sys_rst_n => uart_data[2]~reg0.ACLR
sys_rst_n => uart_data[3]~reg0.ACLR
sys_rst_n => uart_data[4]~reg0.ACLR
sys_rst_n => uart_data[5]~reg0.ACLR
sys_rst_n => uart_data[6]~reg0.ACLR
sys_rst_n => uart_data[7]~reg0.ACLR
sys_rst_n => uart_rxd_d1.ACLR
sys_rst_n => uart_rxd_d0.ACLR
sys_rst_n => rx_flag.ACLR
sys_rst_n => rx_cnt[0].ACLR
sys_rst_n => rx_cnt[1].ACLR
sys_rst_n => rx_cnt[2].ACLR
sys_rst_n => rx_cnt[3].ACLR
sys_rst_n => rxdata[0].ACLR
sys_rst_n => rxdata[1].ACLR
sys_rst_n => rxdata[2].ACLR
sys_rst_n => rxdata[3].ACLR
sys_rst_n => rxdata[4].ACLR
sys_rst_n => rxdata[5].ACLR
sys_rst_n => rxdata[6].ACLR
sys_rst_n => rxdata[7].ACLR
uart_rxd => uart_rxd_d0.DATAIN
uart_done <= uart_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[0] <= uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[1] <= uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[2] <= uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[3] <= uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[4] <= uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[5] <= uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[6] <= uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[7] <= uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|uart_send:u_uart_send
sys_clk => uart_txd~reg0.CLK
sys_clk => tx_cnt[0].CLK
sys_clk => tx_cnt[1].CLK
sys_clk => tx_cnt[2].CLK
sys_clk => tx_cnt[3].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => tx_data[0].CLK
sys_clk => tx_data[1].CLK
sys_clk => tx_data[2].CLK
sys_clk => tx_data[3].CLK
sys_clk => tx_data[4].CLK
sys_clk => tx_data[5].CLK
sys_clk => tx_data[6].CLK
sys_clk => tx_data[7].CLK
sys_clk => tx_flag.CLK
sys_clk => uart_en_d1.CLK
sys_clk => uart_en_d0.CLK
sys_rst_n => clk_cnt[0].ACLR
sys_rst_n => clk_cnt[1].ACLR
sys_rst_n => clk_cnt[2].ACLR
sys_rst_n => clk_cnt[3].ACLR
sys_rst_n => clk_cnt[4].ACLR
sys_rst_n => clk_cnt[5].ACLR
sys_rst_n => clk_cnt[6].ACLR
sys_rst_n => clk_cnt[7].ACLR
sys_rst_n => clk_cnt[8].ACLR
sys_rst_n => clk_cnt[9].ACLR
sys_rst_n => clk_cnt[10].ACLR
sys_rst_n => clk_cnt[11].ACLR
sys_rst_n => clk_cnt[12].ACLR
sys_rst_n => clk_cnt[13].ACLR
sys_rst_n => clk_cnt[14].ACLR
sys_rst_n => clk_cnt[15].ACLR
sys_rst_n => tx_data[0].ACLR
sys_rst_n => tx_data[1].ACLR
sys_rst_n => tx_data[2].ACLR
sys_rst_n => tx_data[3].ACLR
sys_rst_n => tx_data[4].ACLR
sys_rst_n => tx_data[5].ACLR
sys_rst_n => tx_data[6].ACLR
sys_rst_n => tx_data[7].ACLR
sys_rst_n => tx_flag.ACLR
sys_rst_n => uart_txd~reg0.PRESET
sys_rst_n => uart_en_d1.ACLR
sys_rst_n => uart_en_d0.ACLR
sys_rst_n => tx_cnt[0].ACLR
sys_rst_n => tx_cnt[1].ACLR
sys_rst_n => tx_cnt[2].ACLR
sys_rst_n => tx_cnt[3].ACLR
uart_en => uart_en_d0.DATAIN
uart_din[0] => tx_data.DATAB
uart_din[1] => tx_data.DATAB
uart_din[2] => tx_data.DATAB
uart_din[3] => tx_data.DATAB
uart_din[4] => tx_data.DATAB
uart_din[5] => tx_data.DATAB
uart_din[6] => tx_data.DATAB
uart_din[7] => tx_data.DATAB
uart_tx_busy <= tx_flag.DB_MAX_OUTPUT_PORT_TYPE
uart_txd <= uart_txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|uart_loop:u_uart_loop
sys_clk => send_data[0]~reg0.CLK
sys_clk => send_data[1]~reg0.CLK
sys_clk => send_data[2]~reg0.CLK
sys_clk => send_data[3]~reg0.CLK
sys_clk => send_data[4]~reg0.CLK
sys_clk => send_data[5]~reg0.CLK
sys_clk => send_data[6]~reg0.CLK
sys_clk => send_data[7]~reg0.CLK
sys_clk => send_en~reg0.CLK
sys_clk => tx_ready.CLK
sys_clk => recv_done_d1.CLK
sys_clk => recv_done_d0.CLK
sys_rst_n => send_data[0]~reg0.ACLR
sys_rst_n => send_data[1]~reg0.ACLR
sys_rst_n => send_data[2]~reg0.ACLR
sys_rst_n => send_data[3]~reg0.ACLR
sys_rst_n => send_data[4]~reg0.ACLR
sys_rst_n => send_data[5]~reg0.ACLR
sys_rst_n => send_data[6]~reg0.ACLR
sys_rst_n => send_data[7]~reg0.ACLR
sys_rst_n => send_en~reg0.ACLR
sys_rst_n => tx_ready.ACLR
sys_rst_n => recv_done_d1.ACLR
sys_rst_n => recv_done_d0.ACLR
recv_done => recv_done_d0.DATAIN
recv_data[0] => send_data[0]~reg0.DATAIN
recv_data[1] => send_data[1]~reg0.DATAIN
recv_data[2] => send_data[2]~reg0.DATAIN
recv_data[3] => send_data[3]~reg0.DATAIN
recv_data[4] => send_data[4]~reg0.DATAIN
recv_data[5] => send_data[5]~reg0.DATAIN
recv_data[6] => send_data[6]~reg0.DATAIN
recv_data[7] => send_data[7]~reg0.DATAIN
tx_busy => always1.IN1
send_en <= send_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[0] <= send_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[1] <= send_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[2] <= send_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[3] <= send_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[4] <= send_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[5] <= send_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[6] <= send_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[7] <= send_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u
sys_clk => IGBT[1]~reg0.CLK
sys_clk => IGBT_counter_2[0].CLK
sys_clk => IGBT_counter_2[1].CLK
sys_clk => IGBT_counter_2[2].CLK
sys_clk => IGBT_counter_2[3].CLK
sys_clk => IGBT_counter_2[4].CLK
sys_clk => IGBT_counter_2[5].CLK
sys_clk => IGBT_counter_2[6].CLK
sys_clk => IGBT_counter_2[7].CLK
sys_clk => IGBT_counter_2[8].CLK
sys_clk => IGBT_counter_2[9].CLK
sys_clk => IGBT_counter_2[10].CLK
sys_clk => IGBT_counter_2[11].CLK
sys_clk => IGBT_counter_2[12].CLK
sys_clk => IGBT_counter_2[13].CLK
sys_clk => IGBT_counter_2[14].CLK
sys_clk => IGBT_counter_2[15].CLK
sys_clk => IGBT_counter_2[16].CLK
sys_clk => IGBT_counter_2[17].CLK
sys_clk => IGBT_counter_2[18].CLK
sys_clk => IGBT_counter_2[19].CLK
sys_clk => IGBT_counter_2[20].CLK
sys_clk => IGBT_counter_2[21].CLK
sys_clk => IGBT_counter_2[22].CLK
sys_clk => IGBT_counter_2[23].CLK
sys_clk => IGBT_on_EN[1].CLK
sys_clk => IGBT_on_time_2[0].CLK
sys_clk => IGBT_on_time_2[1].CLK
sys_clk => IGBT_on_time_2[2].CLK
sys_clk => IGBT_on_time_2[3].CLK
sys_clk => IGBT_on_time_2[4].CLK
sys_clk => IGBT_on_time_2[5].CLK
sys_clk => IGBT_on_time_2[6].CLK
sys_clk => IGBT_on_time_2[7].CLK
sys_clk => IGBT_on_time_2[8].CLK
sys_clk => IGBT_on_time_2[9].CLK
sys_clk => IGBT_on_time_2[10].CLK
sys_clk => IGBT_on_time_2[11].CLK
sys_clk => IGBT_on_time_2[12].CLK
sys_clk => IGBT_on_time_2[13].CLK
sys_clk => IGBT_on_time_2[14].CLK
sys_clk => IGBT_on_time_2[15].CLK
sys_clk => IGBT_on_time_2[16].CLK
sys_clk => IGBT_on_time_2[17].CLK
sys_clk => IGBT_on_time_2[18].CLK
sys_clk => IGBT_on_time_2[19].CLK
sys_clk => IGBT_on_time_2[20].CLK
sys_clk => IGBT_on_time_2[21].CLK
sys_clk => IGBT_on_time_2[22].CLK
sys_clk => IGBT_on_time_2[23].CLK
sys_clk => IGBT_Frequency_counter_2[0].CLK
sys_clk => IGBT_Frequency_counter_2[1].CLK
sys_clk => IGBT_Frequency_counter_2[2].CLK
sys_clk => IGBT_Frequency_counter_2[3].CLK
sys_clk => IGBT_Frequency_counter_2[4].CLK
sys_clk => IGBT_Frequency_counter_2[5].CLK
sys_clk => IGBT_Frequency_counter_2[6].CLK
sys_clk => IGBT_Frequency_counter_2[7].CLK
sys_clk => IGBT_Frequency_counter_2[8].CLK
sys_clk => IGBT_Frequency_counter_2[9].CLK
sys_clk => IGBT_Frequency_counter_2[10].CLK
sys_clk => IGBT_Frequency_counter_2[11].CLK
sys_clk => IGBT_Frequency_counter_2[12].CLK
sys_clk => IGBT_Frequency_counter_2[13].CLK
sys_clk => IGBT_Frequency_counter_2[14].CLK
sys_clk => IGBT_Frequency_counter_2[15].CLK
sys_clk => IGBT_Frequency_counter_2[16].CLK
sys_clk => IGBT_Frequency_counter_2[17].CLK
sys_clk => IGBT_Frequency_counter_2[18].CLK
sys_clk => IGBT_Frequency_counter_2[19].CLK
sys_clk => IGBT_Frequency_counter_2[20].CLK
sys_clk => IGBT_Frequency_counter_2[21].CLK
sys_clk => IGBT_Frequency_counter_2[22].CLK
sys_clk => IGBT_Frequency_counter_2[23].CLK
sys_clk => IGBT[0]~reg0.CLK
sys_clk => IGBT_counter_1[0].CLK
sys_clk => IGBT_counter_1[1].CLK
sys_clk => IGBT_counter_1[2].CLK
sys_clk => IGBT_counter_1[3].CLK
sys_clk => IGBT_counter_1[4].CLK
sys_clk => IGBT_counter_1[5].CLK
sys_clk => IGBT_counter_1[6].CLK
sys_clk => IGBT_counter_1[7].CLK
sys_clk => IGBT_counter_1[8].CLK
sys_clk => IGBT_counter_1[9].CLK
sys_clk => IGBT_counter_1[10].CLK
sys_clk => IGBT_counter_1[11].CLK
sys_clk => IGBT_counter_1[12].CLK
sys_clk => IGBT_counter_1[13].CLK
sys_clk => IGBT_counter_1[14].CLK
sys_clk => IGBT_counter_1[15].CLK
sys_clk => IGBT_counter_1[16].CLK
sys_clk => IGBT_counter_1[17].CLK
sys_clk => IGBT_counter_1[18].CLK
sys_clk => IGBT_counter_1[19].CLK
sys_clk => IGBT_counter_1[20].CLK
sys_clk => IGBT_counter_1[21].CLK
sys_clk => IGBT_counter_1[22].CLK
sys_clk => IGBT_counter_1[23].CLK
sys_clk => IGBT_on_EN[0].CLK
sys_clk => IGBT_on_time_1[0].CLK
sys_clk => IGBT_on_time_1[1].CLK
sys_clk => IGBT_on_time_1[2].CLK
sys_clk => IGBT_on_time_1[3].CLK
sys_clk => IGBT_on_time_1[4].CLK
sys_clk => IGBT_on_time_1[5].CLK
sys_clk => IGBT_on_time_1[6].CLK
sys_clk => IGBT_on_time_1[7].CLK
sys_clk => IGBT_on_time_1[8].CLK
sys_clk => IGBT_on_time_1[9].CLK
sys_clk => IGBT_on_time_1[10].CLK
sys_clk => IGBT_on_time_1[11].CLK
sys_clk => IGBT_on_time_1[12].CLK
sys_clk => IGBT_on_time_1[13].CLK
sys_clk => IGBT_on_time_1[14].CLK
sys_clk => IGBT_on_time_1[15].CLK
sys_clk => IGBT_on_time_1[16].CLK
sys_clk => IGBT_on_time_1[17].CLK
sys_clk => IGBT_on_time_1[18].CLK
sys_clk => IGBT_on_time_1[19].CLK
sys_clk => IGBT_on_time_1[20].CLK
sys_clk => IGBT_on_time_1[21].CLK
sys_clk => IGBT_on_time_1[22].CLK
sys_clk => IGBT_on_time_1[23].CLK
sys_clk => IGBT_Frequency_counter_1[0].CLK
sys_clk => IGBT_Frequency_counter_1[1].CLK
sys_clk => IGBT_Frequency_counter_1[2].CLK
sys_clk => IGBT_Frequency_counter_1[3].CLK
sys_clk => IGBT_Frequency_counter_1[4].CLK
sys_clk => IGBT_Frequency_counter_1[5].CLK
sys_clk => IGBT_Frequency_counter_1[6].CLK
sys_clk => IGBT_Frequency_counter_1[7].CLK
sys_clk => IGBT_Frequency_counter_1[8].CLK
sys_clk => IGBT_Frequency_counter_1[9].CLK
sys_clk => IGBT_Frequency_counter_1[10].CLK
sys_clk => IGBT_Frequency_counter_1[11].CLK
sys_clk => IGBT_Frequency_counter_1[12].CLK
sys_clk => IGBT_Frequency_counter_1[13].CLK
sys_clk => IGBT_Frequency_counter_1[14].CLK
sys_clk => IGBT_Frequency_counter_1[15].CLK
sys_clk => IGBT_Frequency_counter_1[16].CLK
sys_clk => IGBT_Frequency_counter_1[17].CLK
sys_clk => IGBT_Frequency_counter_1[18].CLK
sys_clk => IGBT_Frequency_counter_1[19].CLK
sys_clk => IGBT_Frequency_counter_1[20].CLK
sys_clk => IGBT_Frequency_counter_1[21].CLK
sys_clk => IGBT_Frequency_counter_1[22].CLK
sys_clk => IGBT_Frequency_counter_1[23].CLK
sys_clk => counter[0].CLK
sys_clk => counter[1].CLK
sys_clk => counter[2].CLK
sys_clk => counter[3].CLK
sys_clk => counter[4].CLK
sys_clk => counter[5].CLK
sys_clk => counter[6].CLK
sys_clk => counter[7].CLK
sys_clk => counter[8].CLK
sys_clk => counter[9].CLK
sys_clk => counter[10].CLK
sys_clk => counter[11].CLK
sys_clk => counter[12].CLK
sys_clk => counter[13].CLK
sys_clk => counter[14].CLK
sys_clk => counter[15].CLK
sys_clk => counter[16].CLK
sys_clk => counter[17].CLK
sys_clk => counter[18].CLK
sys_clk => counter[19].CLK
sys_clk => counter[20].CLK
sys_clk => counter[21].CLK
sys_clk => counter[22].CLK
sys_clk => counter[23].CLK
sys_rst_n => IGBT_Frequency_counter_2[0].ACLR
sys_rst_n => IGBT_Frequency_counter_2[1].ACLR
sys_rst_n => IGBT_Frequency_counter_2[2].ACLR
sys_rst_n => IGBT_Frequency_counter_2[3].ACLR
sys_rst_n => IGBT_Frequency_counter_2[4].ACLR
sys_rst_n => IGBT_Frequency_counter_2[5].ACLR
sys_rst_n => IGBT_Frequency_counter_2[6].ACLR
sys_rst_n => IGBT_Frequency_counter_2[7].ACLR
sys_rst_n => IGBT_Frequency_counter_2[8].ACLR
sys_rst_n => IGBT_Frequency_counter_2[9].ACLR
sys_rst_n => IGBT_Frequency_counter_2[10].ACLR
sys_rst_n => IGBT_Frequency_counter_2[11].ACLR
sys_rst_n => IGBT_Frequency_counter_2[12].ACLR
sys_rst_n => IGBT_Frequency_counter_2[13].ACLR
sys_rst_n => IGBT_Frequency_counter_2[14].ACLR
sys_rst_n => IGBT_Frequency_counter_2[15].ACLR
sys_rst_n => IGBT_Frequency_counter_2[16].ACLR
sys_rst_n => IGBT_Frequency_counter_2[17].ACLR
sys_rst_n => IGBT_Frequency_counter_2[18].ACLR
sys_rst_n => IGBT_Frequency_counter_2[19].ACLR
sys_rst_n => IGBT_Frequency_counter_2[20].ACLR
sys_rst_n => IGBT_Frequency_counter_2[21].ACLR
sys_rst_n => IGBT_Frequency_counter_2[22].ACLR
sys_rst_n => IGBT_Frequency_counter_2[23].ACLR
sys_rst_n => IGBT_Frequency_counter_1[0].ACLR
sys_rst_n => IGBT_Frequency_counter_1[1].ACLR
sys_rst_n => IGBT_Frequency_counter_1[2].ACLR
sys_rst_n => IGBT_Frequency_counter_1[3].ACLR
sys_rst_n => IGBT_Frequency_counter_1[4].ACLR
sys_rst_n => IGBT_Frequency_counter_1[5].ACLR
sys_rst_n => IGBT_Frequency_counter_1[6].ACLR
sys_rst_n => IGBT_Frequency_counter_1[7].ACLR
sys_rst_n => IGBT_Frequency_counter_1[8].ACLR
sys_rst_n => IGBT_Frequency_counter_1[9].ACLR
sys_rst_n => IGBT_Frequency_counter_1[10].ACLR
sys_rst_n => IGBT_Frequency_counter_1[11].ACLR
sys_rst_n => IGBT_Frequency_counter_1[12].ACLR
sys_rst_n => IGBT_Frequency_counter_1[13].ACLR
sys_rst_n => IGBT_Frequency_counter_1[14].ACLR
sys_rst_n => IGBT_Frequency_counter_1[15].ACLR
sys_rst_n => IGBT_Frequency_counter_1[16].ACLR
sys_rst_n => IGBT_Frequency_counter_1[17].ACLR
sys_rst_n => IGBT_Frequency_counter_1[18].ACLR
sys_rst_n => IGBT_Frequency_counter_1[19].ACLR
sys_rst_n => IGBT_Frequency_counter_1[20].ACLR
sys_rst_n => IGBT_Frequency_counter_1[21].ACLR
sys_rst_n => IGBT_Frequency_counter_1[22].ACLR
sys_rst_n => IGBT_Frequency_counter_1[23].ACLR
sys_rst_n => counter[0].ACLR
sys_rst_n => counter[1].ACLR
sys_rst_n => counter[2].ACLR
sys_rst_n => counter[3].ACLR
sys_rst_n => counter[4].ACLR
sys_rst_n => counter[5].ACLR
sys_rst_n => counter[6].ACLR
sys_rst_n => counter[7].ACLR
sys_rst_n => counter[8].ACLR
sys_rst_n => counter[9].ACLR
sys_rst_n => counter[10].ACLR
sys_rst_n => counter[11].ACLR
sys_rst_n => counter[12].ACLR
sys_rst_n => counter[13].ACLR
sys_rst_n => counter[14].ACLR
sys_rst_n => counter[15].ACLR
sys_rst_n => counter[16].ACLR
sys_rst_n => counter[17].ACLR
sys_rst_n => counter[18].ACLR
sys_rst_n => counter[19].ACLR
sys_rst_n => counter[20].ACLR
sys_rst_n => counter[21].ACLR
sys_rst_n => counter[22].ACLR
sys_rst_n => counter[23].ACLR
sys_rst_n => IGBT_on_time_1[23].ENA
sys_rst_n => IGBT_on_time_1[22].ENA
sys_rst_n => IGBT_on_time_1[21].ENA
sys_rst_n => IGBT_on_time_1[20].ENA
sys_rst_n => IGBT_on_time_1[19].ENA
sys_rst_n => IGBT_on_time_1[18].ENA
sys_rst_n => IGBT_on_time_1[17].ENA
sys_rst_n => IGBT_on_time_1[16].ENA
sys_rst_n => IGBT_on_time_1[15].ENA
sys_rst_n => IGBT_on_time_1[14].ENA
sys_rst_n => IGBT_on_time_1[13].ENA
sys_rst_n => IGBT_on_time_1[12].ENA
sys_rst_n => IGBT_on_time_1[11].ENA
sys_rst_n => IGBT_on_time_1[10].ENA
sys_rst_n => IGBT_on_time_1[9].ENA
sys_rst_n => IGBT_on_time_1[8].ENA
sys_rst_n => IGBT_on_time_1[7].ENA
sys_rst_n => IGBT_on_time_1[6].ENA
sys_rst_n => IGBT_on_time_1[5].ENA
sys_rst_n => IGBT_on_time_1[4].ENA
sys_rst_n => IGBT_on_time_1[3].ENA
sys_rst_n => IGBT_on_time_1[2].ENA
sys_rst_n => IGBT_on_time_1[1].ENA
sys_rst_n => IGBT_on_time_1[0].ENA
sys_rst_n => IGBT_on_EN[0].ENA
sys_rst_n => IGBT_counter_1[23].ENA
sys_rst_n => IGBT_counter_1[22].ENA
sys_rst_n => IGBT_counter_1[21].ENA
sys_rst_n => IGBT_counter_1[20].ENA
sys_rst_n => IGBT_counter_1[19].ENA
sys_rst_n => IGBT_counter_1[18].ENA
sys_rst_n => IGBT_counter_1[17].ENA
sys_rst_n => IGBT_counter_1[16].ENA
sys_rst_n => IGBT_counter_1[15].ENA
sys_rst_n => IGBT_counter_1[14].ENA
sys_rst_n => IGBT_counter_1[13].ENA
sys_rst_n => IGBT_counter_1[12].ENA
sys_rst_n => IGBT_counter_1[11].ENA
sys_rst_n => IGBT_counter_1[10].ENA
sys_rst_n => IGBT_counter_1[9].ENA
sys_rst_n => IGBT_counter_1[8].ENA
sys_rst_n => IGBT_counter_1[7].ENA
sys_rst_n => IGBT_counter_1[6].ENA
sys_rst_n => IGBT_counter_1[5].ENA
sys_rst_n => IGBT_counter_1[4].ENA
sys_rst_n => IGBT_counter_1[3].ENA
sys_rst_n => IGBT_counter_1[2].ENA
sys_rst_n => IGBT_counter_1[1].ENA
sys_rst_n => IGBT_counter_1[0].ENA
sys_rst_n => IGBT[0]~reg0.ENA
sys_rst_n => IGBT[1]~reg0.ENA
sys_rst_n => IGBT_on_time_2[23].ENA
sys_rst_n => IGBT_on_time_2[22].ENA
sys_rst_n => IGBT_on_time_2[21].ENA
sys_rst_n => IGBT_on_time_2[20].ENA
sys_rst_n => IGBT_on_time_2[19].ENA
sys_rst_n => IGBT_on_time_2[18].ENA
sys_rst_n => IGBT_on_time_2[17].ENA
sys_rst_n => IGBT_on_time_2[16].ENA
sys_rst_n => IGBT_on_time_2[15].ENA
sys_rst_n => IGBT_on_time_2[14].ENA
sys_rst_n => IGBT_on_time_2[13].ENA
sys_rst_n => IGBT_on_time_2[12].ENA
sys_rst_n => IGBT_on_time_2[11].ENA
sys_rst_n => IGBT_on_time_2[10].ENA
sys_rst_n => IGBT_on_time_2[9].ENA
sys_rst_n => IGBT_on_time_2[8].ENA
sys_rst_n => IGBT_on_time_2[7].ENA
sys_rst_n => IGBT_on_time_2[6].ENA
sys_rst_n => IGBT_on_time_2[5].ENA
sys_rst_n => IGBT_on_time_2[4].ENA
sys_rst_n => IGBT_on_time_2[3].ENA
sys_rst_n => IGBT_on_time_2[2].ENA
sys_rst_n => IGBT_on_time_2[1].ENA
sys_rst_n => IGBT_on_time_2[0].ENA
sys_rst_n => IGBT_on_EN[1].ENA
sys_rst_n => IGBT_counter_2[23].ENA
sys_rst_n => IGBT_counter_2[22].ENA
sys_rst_n => IGBT_counter_2[21].ENA
sys_rst_n => IGBT_counter_2[20].ENA
sys_rst_n => IGBT_counter_2[19].ENA
sys_rst_n => IGBT_counter_2[18].ENA
sys_rst_n => IGBT_counter_2[17].ENA
sys_rst_n => IGBT_counter_2[16].ENA
sys_rst_n => IGBT_counter_2[15].ENA
sys_rst_n => IGBT_counter_2[14].ENA
sys_rst_n => IGBT_counter_2[13].ENA
sys_rst_n => IGBT_counter_2[12].ENA
sys_rst_n => IGBT_counter_2[11].ENA
sys_rst_n => IGBT_counter_2[10].ENA
sys_rst_n => IGBT_counter_2[9].ENA
sys_rst_n => IGBT_counter_2[8].ENA
sys_rst_n => IGBT_counter_2[7].ENA
sys_rst_n => IGBT_counter_2[6].ENA
sys_rst_n => IGBT_counter_2[5].ENA
sys_rst_n => IGBT_counter_2[4].ENA
sys_rst_n => IGBT_counter_2[3].ENA
sys_rst_n => IGBT_counter_2[2].ENA
sys_rst_n => IGBT_counter_2[1].ENA
sys_rst_n => IGBT_counter_2[0].ENA
receive_data[0] => ~NO_FANOUT~
receive_data[1] => ~NO_FANOUT~
receive_data[2] => ~NO_FANOUT~
receive_data[3] => ~NO_FANOUT~
receive_data[4] => ~NO_FANOUT~
receive_data[5] => ~NO_FANOUT~
receive_data[6] => ~NO_FANOUT~
receive_data[7] => ~NO_FANOUT~
IGBT[0] <= IGBT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IGBT[1] <= IGBT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IGBT[2] <= <GND>
IGBT[3] <= <GND>
IGBT[4] <= <GND>


|dev_board_top|key_scan:key_scan_u
sys_clk => key_push[0]~reg0.CLK
sys_clk => key_push[1]~reg0.CLK
sys_clk => key_push[2]~reg0.CLK
sys_clk => key_push[3]~reg0.CLK
sys_rst_n => key_push[0]~reg0.ACLR
sys_rst_n => key_push[1]~reg0.ACLR
sys_rst_n => key_push[2]~reg0.ACLR
sys_rst_n => key_push[3]~reg0.ACLR
key[0] => Mux0.IN7
key[0] => Mux1.IN7
key[0] => Mux2.IN7
key[0] => Mux3.IN7
key[1] => Mux0.IN6
key[1] => Mux1.IN6
key[1] => Mux2.IN6
key[1] => Mux3.IN6
key[2] => Mux0.IN5
key[2] => Mux1.IN5
key[2] => Mux2.IN5
key[2] => Mux3.IN5
key[3] => Mux0.IN4
key[3] => Mux1.IN4
key[3] => Mux2.IN4
key[3] => Mux3.IN4
key_push[0] <= key_push[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[1] <= key_push[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[2] <= key_push[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[3] <= key_push[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|led_key:led_key_u
sys_clk => led[0]~reg0.CLK
sys_clk => led[1]~reg0.CLK
sys_clk => led[2]~reg0.CLK
sys_clk => led[3]~reg0.CLK
sys_rst_n => led[0]~reg0.ACLR
sys_rst_n => led[1]~reg0.ACLR
sys_rst_n => led[2]~reg0.ACLR
sys_rst_n => led[3]~reg0.ACLR
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[0] => led[0]~reg0.DATAIN
led_state[1] => led[1]~reg0.DATAIN
led_state[2] => led[2]~reg0.DATAIN
led_state[3] => led[3]~reg0.DATAIN


|dev_board_top|key_led_association:key_led_association_u
sys_clk => led_state[0]~reg0.CLK
sys_clk => led_state[1]~reg0.CLK
sys_clk => led_state[2]~reg0.CLK
sys_clk => led_state[3]~reg0.CLK
sys_clk => led_control[0].CLK
sys_clk => led_control[1].CLK
sys_clk => cnt_led[0].CLK
sys_clk => cnt_led[1].CLK
sys_clk => cnt_led[2].CLK
sys_clk => cnt_led[3].CLK
sys_clk => cnt_led[4].CLK
sys_clk => cnt_led[5].CLK
sys_clk => cnt_led[6].CLK
sys_clk => cnt_led[7].CLK
sys_clk => cnt_led[8].CLK
sys_clk => cnt_led[9].CLK
sys_clk => cnt_led[10].CLK
sys_clk => cnt_led[11].CLK
sys_clk => cnt_led[12].CLK
sys_clk => cnt_led[13].CLK
sys_clk => cnt_led[14].CLK
sys_clk => cnt_led[15].CLK
sys_clk => cnt_led[16].CLK
sys_clk => cnt_led[17].CLK
sys_clk => cnt_led[18].CLK
sys_clk => cnt_led[19].CLK
sys_clk => cnt_led[20].CLK
sys_clk => cnt_led[21].CLK
sys_clk => cnt_led[22].CLK
sys_clk => cnt_led[23].CLK
sys_clk => cnt_led[24].CLK
sys_clk => cnt_led[25].CLK
sys_clk => cnt_led[26].CLK
sys_clk => cnt_led[27].CLK
sys_clk => cnt_led[28].CLK
sys_clk => cnt_led[29].CLK
sys_clk => cnt_led[30].CLK
sys_clk => cnt_led[31].CLK
sys_clk => cnt_led[32].CLK
sys_rst_n => cnt_led[0].PRESET
sys_rst_n => cnt_led[1].PRESET
sys_rst_n => cnt_led[2].PRESET
sys_rst_n => cnt_led[3].PRESET
sys_rst_n => cnt_led[4].PRESET
sys_rst_n => cnt_led[5].PRESET
sys_rst_n => cnt_led[6].PRESET
sys_rst_n => cnt_led[7].ACLR
sys_rst_n => cnt_led[8].ACLR
sys_rst_n => cnt_led[9].PRESET
sys_rst_n => cnt_led[10].PRESET
sys_rst_n => cnt_led[11].ACLR
sys_rst_n => cnt_led[12].PRESET
sys_rst_n => cnt_led[13].ACLR
sys_rst_n => cnt_led[14].ACLR
sys_rst_n => cnt_led[15].PRESET
sys_rst_n => cnt_led[16].ACLR
sys_rst_n => cnt_led[17].ACLR
sys_rst_n => cnt_led[18].ACLR
sys_rst_n => cnt_led[19].PRESET
sys_rst_n => cnt_led[20].PRESET
sys_rst_n => cnt_led[21].ACLR
sys_rst_n => cnt_led[22].ACLR
sys_rst_n => cnt_led[23].PRESET
sys_rst_n => cnt_led[24].ACLR
sys_rst_n => cnt_led[25].ACLR
sys_rst_n => cnt_led[26].ACLR
sys_rst_n => cnt_led[27].ACLR
sys_rst_n => cnt_led[28].ACLR
sys_rst_n => cnt_led[29].ACLR
sys_rst_n => cnt_led[30].ACLR
sys_rst_n => cnt_led[31].ACLR
sys_rst_n => cnt_led[32].ACLR
sys_rst_n => led_state[0]~reg0.ACLR
sys_rst_n => led_state[1]~reg0.ACLR
sys_rst_n => led_state[2]~reg0.ACLR
sys_rst_n => led_state[3]~reg0.ACLR
sys_rst_n => led_control[0].ACLR
sys_rst_n => led_control[1].ACLR
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[2] => led_state.OUTPUTSELECT
key_push[3] => led_state.DATAA
led_state[0] <= led_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[1] <= led_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[2] <= led_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[3] <= led_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => wait_cnt[3].CLK
clk => wait_cnt[4].CLK
clk => wait_cnt[5].CLK
clk => wait_cnt[6].CLK
clk => wait_cnt[7].CLK
clk => wait_cnt[8].CLK
clk => wait_cnt[9].CLK
clk => wait_cnt[10].CLK
clk => wait_cnt[11].CLK
clk => wait_cnt[12].CLK
clk => flow_cnt[0].CLK
clk => flow_cnt[1].CLK
clk => flow_cnt[2].CLK
clk => flow_cnt[3].CLK
clk => i2c_data_w[0]~reg0.CLK
clk => i2c_data_w[1]~reg0.CLK
clk => i2c_data_w[2]~reg0.CLK
clk => i2c_data_w[3]~reg0.CLK
clk => i2c_data_w[4]~reg0.CLK
clk => i2c_data_w[5]~reg0.CLK
clk => i2c_data_w[6]~reg0.CLK
clk => i2c_data_w[7]~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_addr[7]~reg0.CLK
clk => i2c_addr[8]~reg0.CLK
clk => i2c_addr[9]~reg0.CLK
clk => i2c_addr[10]~reg0.CLK
clk => i2c_addr[11]~reg0.CLK
clk => i2c_addr[12]~reg0.CLK
clk => i2c_addr[13]~reg0.CLK
clk => i2c_addr[14]~reg0.CLK
clk => i2c_addr[15]~reg0.CLK
clk => i2c_rh_wl~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => year[0]~reg0.CLK
clk => year[1]~reg0.CLK
clk => year[2]~reg0.CLK
clk => year[3]~reg0.CLK
clk => year[4]~reg0.CLK
clk => year[5]~reg0.CLK
clk => year[6]~reg0.CLK
clk => year[7]~reg0.CLK
clk => mon[0]~reg0.CLK
clk => mon[1]~reg0.CLK
clk => mon[2]~reg0.CLK
clk => mon[3]~reg0.CLK
clk => mon[4]~reg0.CLK
clk => mon[5]~reg0.CLK
clk => mon[6]~reg0.CLK
clk => mon[7]~reg0.CLK
clk => day[0]~reg0.CLK
clk => day[1]~reg0.CLK
clk => day[2]~reg0.CLK
clk => day[3]~reg0.CLK
clk => day[4]~reg0.CLK
clk => day[5]~reg0.CLK
clk => day[6]~reg0.CLK
clk => day[7]~reg0.CLK
clk => hour[0]~reg0.CLK
clk => hour[1]~reg0.CLK
clk => hour[2]~reg0.CLK
clk => hour[3]~reg0.CLK
clk => hour[4]~reg0.CLK
clk => hour[5]~reg0.CLK
clk => hour[6]~reg0.CLK
clk => hour[7]~reg0.CLK
clk => min[0]~reg0.CLK
clk => min[1]~reg0.CLK
clk => min[2]~reg0.CLK
clk => min[3]~reg0.CLK
clk => min[4]~reg0.CLK
clk => min[5]~reg0.CLK
clk => min[6]~reg0.CLK
clk => min[7]~reg0.CLK
clk => sec[0]~reg0.CLK
clk => sec[1]~reg0.CLK
clk => sec[2]~reg0.CLK
clk => sec[3]~reg0.CLK
clk => sec[4]~reg0.CLK
clk => sec[5]~reg0.CLK
clk => sec[6]~reg0.CLK
clk => sec[7]~reg0.CLK
rst_n => wait_cnt[0].ACLR
rst_n => wait_cnt[1].ACLR
rst_n => wait_cnt[2].ACLR
rst_n => wait_cnt[3].ACLR
rst_n => wait_cnt[4].ACLR
rst_n => wait_cnt[5].ACLR
rst_n => wait_cnt[6].ACLR
rst_n => wait_cnt[7].ACLR
rst_n => wait_cnt[8].ACLR
rst_n => wait_cnt[9].ACLR
rst_n => wait_cnt[10].ACLR
rst_n => wait_cnt[11].ACLR
rst_n => wait_cnt[12].ACLR
rst_n => flow_cnt[0].ACLR
rst_n => flow_cnt[1].ACLR
rst_n => flow_cnt[2].ACLR
rst_n => flow_cnt[3].ACLR
rst_n => i2c_data_w[0]~reg0.ACLR
rst_n => i2c_data_w[1]~reg0.ACLR
rst_n => i2c_data_w[2]~reg0.ACLR
rst_n => i2c_data_w[3]~reg0.ACLR
rst_n => i2c_data_w[4]~reg0.ACLR
rst_n => i2c_data_w[5]~reg0.ACLR
rst_n => i2c_data_w[6]~reg0.ACLR
rst_n => i2c_data_w[7]~reg0.ACLR
rst_n => i2c_addr[0]~reg0.ACLR
rst_n => i2c_addr[1]~reg0.ACLR
rst_n => i2c_addr[2]~reg0.ACLR
rst_n => i2c_addr[3]~reg0.ACLR
rst_n => i2c_addr[4]~reg0.ACLR
rst_n => i2c_addr[5]~reg0.ACLR
rst_n => i2c_addr[6]~reg0.ACLR
rst_n => i2c_addr[7]~reg0.ACLR
rst_n => i2c_addr[8]~reg0.ACLR
rst_n => i2c_addr[9]~reg0.ACLR
rst_n => i2c_addr[10]~reg0.ACLR
rst_n => i2c_addr[11]~reg0.ACLR
rst_n => i2c_addr[12]~reg0.ACLR
rst_n => i2c_addr[13]~reg0.ACLR
rst_n => i2c_addr[14]~reg0.ACLR
rst_n => i2c_addr[15]~reg0.ACLR
rst_n => i2c_rh_wl~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => year[0]~reg0.ACLR
rst_n => year[1]~reg0.ACLR
rst_n => year[2]~reg0.ACLR
rst_n => year[3]~reg0.ACLR
rst_n => year[4]~reg0.ACLR
rst_n => year[5]~reg0.ACLR
rst_n => year[6]~reg0.ACLR
rst_n => year[7]~reg0.ACLR
rst_n => mon[0]~reg0.ACLR
rst_n => mon[1]~reg0.ACLR
rst_n => mon[2]~reg0.ACLR
rst_n => mon[3]~reg0.ACLR
rst_n => mon[4]~reg0.ACLR
rst_n => mon[5]~reg0.ACLR
rst_n => mon[6]~reg0.ACLR
rst_n => mon[7]~reg0.ACLR
rst_n => day[0]~reg0.ACLR
rst_n => day[1]~reg0.ACLR
rst_n => day[2]~reg0.ACLR
rst_n => day[3]~reg0.ACLR
rst_n => day[4]~reg0.ACLR
rst_n => day[5]~reg0.ACLR
rst_n => day[6]~reg0.ACLR
rst_n => day[7]~reg0.ACLR
rst_n => hour[0]~reg0.ACLR
rst_n => hour[1]~reg0.ACLR
rst_n => hour[2]~reg0.ACLR
rst_n => hour[3]~reg0.ACLR
rst_n => hour[4]~reg0.ACLR
rst_n => hour[5]~reg0.ACLR
rst_n => hour[6]~reg0.ACLR
rst_n => hour[7]~reg0.ACLR
rst_n => min[0]~reg0.ACLR
rst_n => min[1]~reg0.ACLR
rst_n => min[2]~reg0.ACLR
rst_n => min[3]~reg0.ACLR
rst_n => min[4]~reg0.ACLR
rst_n => min[5]~reg0.ACLR
rst_n => min[6]~reg0.ACLR
rst_n => min[7]~reg0.ACLR
rst_n => sec[0]~reg0.ACLR
rst_n => sec[1]~reg0.ACLR
rst_n => sec[2]~reg0.ACLR
rst_n => sec[3]~reg0.ACLR
rst_n => sec[4]~reg0.ACLR
rst_n => sec[5]~reg0.ACLR
rst_n => sec[6]~reg0.ACLR
rst_n => sec[7]~reg0.ACLR
i2c_rh_wl <= i2c_rh_wl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[7] <= i2c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[8] <= i2c_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[9] <= i2c_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[10] <= i2c_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[11] <= i2c_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[12] <= i2c_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[13] <= i2c_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[14] <= i2c_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[15] <= i2c_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[0] <= i2c_data_w[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[1] <= i2c_data_w[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[2] <= i2c_data_w[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[3] <= i2c_data_w[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[4] <= i2c_data_w[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[5] <= i2c_data_w[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[6] <= i2c_data_w[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[7] <= i2c_data_w[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[0] => sec.DATAB
i2c_data_r[0] => min.DATAB
i2c_data_r[0] => hour.DATAB
i2c_data_r[0] => day.DATAB
i2c_data_r[0] => mon.DATAB
i2c_data_r[0] => year.DATAB
i2c_data_r[1] => sec.DATAB
i2c_data_r[1] => min.DATAB
i2c_data_r[1] => hour.DATAB
i2c_data_r[1] => day.DATAB
i2c_data_r[1] => mon.DATAB
i2c_data_r[1] => year.DATAB
i2c_data_r[2] => sec.DATAB
i2c_data_r[2] => min.DATAB
i2c_data_r[2] => hour.DATAB
i2c_data_r[2] => day.DATAB
i2c_data_r[2] => mon.DATAB
i2c_data_r[2] => year.DATAB
i2c_data_r[3] => sec.DATAB
i2c_data_r[3] => min.DATAB
i2c_data_r[3] => hour.DATAB
i2c_data_r[3] => day.DATAB
i2c_data_r[3] => mon.DATAB
i2c_data_r[3] => year.DATAB
i2c_data_r[4] => sec.DATAB
i2c_data_r[4] => min.DATAB
i2c_data_r[4] => hour.DATAB
i2c_data_r[4] => day.DATAB
i2c_data_r[4] => mon.DATAB
i2c_data_r[4] => year.DATAB
i2c_data_r[5] => sec.DATAB
i2c_data_r[5] => min.DATAB
i2c_data_r[5] => hour.DATAB
i2c_data_r[5] => day.DATAB
i2c_data_r[5] => year.DATAB
i2c_data_r[6] => sec.DATAB
i2c_data_r[6] => min.DATAB
i2c_data_r[6] => year.DATAB
i2c_data_r[7] => year.DATAB
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => i2c_rh_wl.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
sec[0] <= sec[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[1] <= sec[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[2] <= sec[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[3] <= sec[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[4] <= sec[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[5] <= sec[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[6] <= sec[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[7] <= sec[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[0] <= min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[1] <= min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[2] <= min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[3] <= min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[4] <= min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[5] <= min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[6] <= min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[7] <= min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[0] <= hour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[1] <= hour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[2] <= hour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[3] <= hour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[4] <= hour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[5] <= hour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[6] <= hour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[7] <= hour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[0] <= day[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[1] <= day[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[2] <= day[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[3] <= day[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[4] <= day[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[5] <= day[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[6] <= day[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[7] <= day[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[0] <= mon[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[1] <= mon[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[2] <= mon[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[3] <= mon[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[4] <= mon[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[5] <= mon[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[6] <= mon[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[7] <= mon[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[0] <= year[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[1] <= year[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[2] <= year[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[3] <= year[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[4] <= year[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[5] <= year[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[6] <= year[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[7] <= year[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|key_debounce:u_key_debounce
sys_clk => key_flag~reg0.CLK
sys_clk => key_value~reg0.CLK
sys_clk => key_reg.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_rst_n => key_reg.PRESET
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
sys_rst_n => key_value~reg0.PRESET
key[0] => always0.IN1
key[0] => key_reg.DATAIN
key[0] => key_value~reg0.DATAIN
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
key_value <= key_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|key_sw_disp:u_key_sw_disp
clk => sw_flag.CLK
clk => key_value_d1.CLK
clk => key_value_d0.CLK
rst_n => sw_flag.ACLR
rst_n => key_value_d1.ACLR
rst_n => key_value_d0.ACLR
key_value => key_value_d0.DATAIN
sec[0] => disp_data.DATAB
sec[1] => disp_data.DATAB
sec[2] => disp_data.DATAB
sec[3] => disp_data.DATAB
sec[4] => disp_data.DATAB
sec[5] => disp_data.DATAB
sec[6] => disp_data.DATAB
sec[7] => disp_data.DATAB
min[0] => disp_data.DATAB
min[1] => disp_data.DATAB
min[2] => disp_data.DATAB
min[3] => disp_data.DATAB
min[4] => disp_data.DATAB
min[5] => disp_data.DATAB
min[6] => disp_data.DATAB
min[7] => disp_data.DATAB
hour[0] => disp_data.DATAB
hour[1] => disp_data.DATAB
hour[2] => disp_data.DATAB
hour[3] => disp_data.DATAB
hour[4] => disp_data.DATAB
hour[5] => disp_data.DATAB
hour[6] => disp_data.DATAB
hour[7] => disp_data.DATAB
day[0] => disp_data.DATAA
day[1] => disp_data.DATAA
day[2] => disp_data.DATAA
day[3] => disp_data.DATAA
day[4] => disp_data.DATAA
day[5] => disp_data.DATAA
day[6] => disp_data.DATAA
day[7] => disp_data.DATAA
mon[0] => disp_data.DATAA
mon[1] => disp_data.DATAA
mon[2] => disp_data.DATAA
mon[3] => disp_data.DATAA
mon[4] => disp_data.DATAA
mon[5] => disp_data.DATAA
mon[6] => disp_data.DATAA
mon[7] => disp_data.DATAA
year[0] => disp_data.DATAA
year[1] => disp_data.DATAA
year[2] => disp_data.DATAA
year[3] => disp_data.DATAA
year[4] => disp_data.DATAA
year[5] => disp_data.DATAA
year[6] => disp_data.DATAA
year[7] => disp_data.DATAA
point[0] <= <GND>
point[1] <= <GND>
point[2] <= <VCC>
point[3] <= <GND>
point[4] <= <VCC>
point[5] <= <GND>
disp_data[0] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[1] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[2] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[3] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[4] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[5] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[6] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[7] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[8] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[9] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[10] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[11] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[12] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[13] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[14] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[15] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[16] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[17] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[18] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[19] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[20] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[21] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[22] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[23] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|PLL:PLL_CLK
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|dev_board_top|PLL:PLL_CLK|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dev_board_top|PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|DDIO:u_DDIO
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[6] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[7] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[8] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[9] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[10] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[11] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[12] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[13] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[6] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[7] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[8] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[9] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[10] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[11] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[12] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[13] <= altddio_in:ALTDDIO_IN_component.dataout_l


|dev_board_top|DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_sif:auto_generated.datain[0]
datain[1] => ddio_in_sif:auto_generated.datain[1]
datain[2] => ddio_in_sif:auto_generated.datain[2]
datain[3] => ddio_in_sif:auto_generated.datain[3]
datain[4] => ddio_in_sif:auto_generated.datain[4]
datain[5] => ddio_in_sif:auto_generated.datain[5]
datain[6] => ddio_in_sif:auto_generated.datain[6]
datain[7] => ddio_in_sif:auto_generated.datain[7]
datain[8] => ddio_in_sif:auto_generated.datain[8]
datain[9] => ddio_in_sif:auto_generated.datain[9]
datain[10] => ddio_in_sif:auto_generated.datain[10]
datain[11] => ddio_in_sif:auto_generated.datain[11]
datain[12] => ddio_in_sif:auto_generated.datain[12]
datain[13] => ddio_in_sif:auto_generated.datain[13]
inclock => ddio_in_sif:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_sif:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_sif:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_sif:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_sif:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_sif:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_sif:auto_generated.dataout_h[5]
dataout_h[6] <= ddio_in_sif:auto_generated.dataout_h[6]
dataout_h[7] <= ddio_in_sif:auto_generated.dataout_h[7]
dataout_h[8] <= ddio_in_sif:auto_generated.dataout_h[8]
dataout_h[9] <= ddio_in_sif:auto_generated.dataout_h[9]
dataout_h[10] <= ddio_in_sif:auto_generated.dataout_h[10]
dataout_h[11] <= ddio_in_sif:auto_generated.dataout_h[11]
dataout_h[12] <= ddio_in_sif:auto_generated.dataout_h[12]
dataout_h[13] <= ddio_in_sif:auto_generated.dataout_h[13]
dataout_l[0] <= ddio_in_sif:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_sif:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_sif:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_sif:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_sif:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_sif:auto_generated.dataout_l[5]
dataout_l[6] <= ddio_in_sif:auto_generated.dataout_l[6]
dataout_l[7] <= ddio_in_sif:auto_generated.dataout_l[7]
dataout_l[8] <= ddio_in_sif:auto_generated.dataout_l[8]
dataout_l[9] <= ddio_in_sif:auto_generated.dataout_l[9]
dataout_l[10] <= ddio_in_sif:auto_generated.dataout_l[10]
dataout_l[11] <= ddio_in_sif:auto_generated.dataout_l[11]
dataout_l[12] <= ddio_in_sif:auto_generated.dataout_l[12]
dataout_l[13] <= ddio_in_sif:auto_generated.dataout_l[13]


|dev_board_top|DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
datain[4] => input_cell_h[4].DATAIN
datain[4] => input_cell_l[4].DATAIN
datain[5] => input_cell_h[5].DATAIN
datain[5] => input_cell_l[5].DATAIN
datain[6] => input_cell_h[6].DATAIN
datain[6] => input_cell_l[6].DATAIN
datain[7] => input_cell_h[7].DATAIN
datain[7] => input_cell_l[7].DATAIN
datain[8] => input_cell_h[8].DATAIN
datain[8] => input_cell_l[8].DATAIN
datain[9] => input_cell_h[9].DATAIN
datain[9] => input_cell_l[9].DATAIN
datain[10] => input_cell_h[10].DATAIN
datain[10] => input_cell_l[10].DATAIN
datain[11] => input_cell_h[11].DATAIN
datain[11] => input_cell_l[11].DATAIN
datain[12] => input_cell_h[12].DATAIN
datain[12] => input_cell_l[12].DATAIN
datain[13] => input_cell_h[13].DATAIN
datain[13] => input_cell_l[13].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_h[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= input_cell_h[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= input_cell_h[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= input_cell_h[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[8] <= input_cell_h[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[9] <= input_cell_h[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[10] <= input_cell_h[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[11] <= input_cell_h[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[12] <= input_cell_h[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[13] <= input_cell_h[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_l[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_l[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_l[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_l[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[8] <= input_latch_l[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[9] <= input_latch_l[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[10] <= input_latch_l[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[11] <= input_latch_l[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[12] <= input_latch_l[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[13] <= input_latch_l[13].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[13].IN0
inclock => input_cell_h[13].CLK
inclock => input_cell_h[12].CLK
inclock => input_cell_h[11].CLK
inclock => input_cell_h[10].CLK
inclock => input_cell_h[9].CLK
inclock => input_cell_h[8].CLK
inclock => input_cell_h[7].CLK
inclock => input_cell_h[6].CLK
inclock => input_cell_h[5].CLK
inclock => input_cell_h[4].CLK
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[13].CLK
inclock => input_latch_l[12].CLK
inclock => input_latch_l[11].CLK
inclock => input_latch_l[10].CLK
inclock => input_latch_l[9].CLK
inclock => input_latch_l[8].CLK
inclock => input_latch_l[7].CLK
inclock => input_latch_l[6].CLK
inclock => input_latch_l[5].CLK
inclock => input_latch_l[4].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|dev_board_top|FIFO:u_CHA_FIFO
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_pte1:auto_generated.data[0]
data[1] => dcfifo_pte1:auto_generated.data[1]
data[2] => dcfifo_pte1:auto_generated.data[2]
data[3] => dcfifo_pte1:auto_generated.data[3]
data[4] => dcfifo_pte1:auto_generated.data[4]
data[5] => dcfifo_pte1:auto_generated.data[5]
data[6] => dcfifo_pte1:auto_generated.data[6]
data[7] => dcfifo_pte1:auto_generated.data[7]
data[8] => dcfifo_pte1:auto_generated.data[8]
data[9] => dcfifo_pte1:auto_generated.data[9]
data[10] => dcfifo_pte1:auto_generated.data[10]
data[11] => dcfifo_pte1:auto_generated.data[11]
data[12] => dcfifo_pte1:auto_generated.data[12]
data[13] => dcfifo_pte1:auto_generated.data[13]
q[0] <= dcfifo_pte1:auto_generated.q[0]
q[1] <= dcfifo_pte1:auto_generated.q[1]
q[2] <= dcfifo_pte1:auto_generated.q[2]
q[3] <= dcfifo_pte1:auto_generated.q[3]
q[4] <= dcfifo_pte1:auto_generated.q[4]
q[5] <= dcfifo_pte1:auto_generated.q[5]
q[6] <= dcfifo_pte1:auto_generated.q[6]
q[7] <= dcfifo_pte1:auto_generated.q[7]
q[8] <= dcfifo_pte1:auto_generated.q[8]
q[9] <= dcfifo_pte1:auto_generated.q[9]
q[10] <= dcfifo_pte1:auto_generated.q[10]
q[11] <= dcfifo_pte1:auto_generated.q[11]
q[12] <= dcfifo_pte1:auto_generated.q[12]
q[13] <= dcfifo_pte1:auto_generated.q[13]
rdclk => dcfifo_pte1:auto_generated.rdclk
rdreq => dcfifo_pte1:auto_generated.rdreq
wrclk => dcfifo_pte1:auto_generated.wrclk
wrreq => dcfifo_pte1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_pte1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
data[0] => altsyncram_0011:fifo_ram.data_a[0]
data[1] => altsyncram_0011:fifo_ram.data_a[1]
data[2] => altsyncram_0011:fifo_ram.data_a[2]
data[3] => altsyncram_0011:fifo_ram.data_a[3]
data[4] => altsyncram_0011:fifo_ram.data_a[4]
data[5] => altsyncram_0011:fifo_ram.data_a[5]
data[6] => altsyncram_0011:fifo_ram.data_a[6]
data[7] => altsyncram_0011:fifo_ram.data_a[7]
data[8] => altsyncram_0011:fifo_ram.data_a[8]
data[9] => altsyncram_0011:fifo_ram.data_a[9]
data[10] => altsyncram_0011:fifo_ram.data_a[10]
data[11] => altsyncram_0011:fifo_ram.data_a[11]
data[12] => altsyncram_0011:fifo_ram.data_a[12]
data[13] => altsyncram_0011:fifo_ram.data_a[13]
q[0] <= altsyncram_0011:fifo_ram.q_b[0]
q[1] <= altsyncram_0011:fifo_ram.q_b[1]
q[2] <= altsyncram_0011:fifo_ram.q_b[2]
q[3] <= altsyncram_0011:fifo_ram.q_b[3]
q[4] <= altsyncram_0011:fifo_ram.q_b[4]
q[5] <= altsyncram_0011:fifo_ram.q_b[5]
q[6] <= altsyncram_0011:fifo_ram.q_b[6]
q[7] <= altsyncram_0011:fifo_ram.q_b[7]
q[8] <= altsyncram_0011:fifo_ram.q_b[8]
q[9] <= altsyncram_0011:fifo_ram.q_b[9]
q[10] <= altsyncram_0011:fifo_ram.q_b[10]
q[11] <= altsyncram_0011:fifo_ram.q_b[11]
q[12] <= altsyncram_0011:fifo_ram.q_b[12]
q[13] <= altsyncram_0011:fifo_ram.q_b[13]
rdclk => a_graycounter_pn6:rdptr_g1p.clock
rdclk => altsyncram_0011:fifo_ram.clock1
rdclk => alt_synch_pipe_16d:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_l5c:wrptr_g1p.clock
wrclk => altsyncram_0011:fifo_ram.clock0
wrclk => alt_synch_pipe_26d:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
clock => dffpipe_0v8:dffpipe12.clock
d[0] => dffpipe_0v8:dffpipe12.d[0]
d[1] => dffpipe_0v8:dffpipe12.d[1]
d[2] => dffpipe_0v8:dffpipe12.d[2]
d[3] => dffpipe_0v8:dffpipe12.d[3]
d[4] => dffpipe_0v8:dffpipe12.d[4]
d[5] => dffpipe_0v8:dffpipe12.d[5]
d[6] => dffpipe_0v8:dffpipe12.d[6]
q[0] <= dffpipe_0v8:dffpipe12.q[0]
q[1] <= dffpipe_0v8:dffpipe12.q[1]
q[2] <= dffpipe_0v8:dffpipe12.q[2]
q[3] <= dffpipe_0v8:dffpipe12.q[3]
q[4] <= dffpipe_0v8:dffpipe12.q[4]
q[5] <= dffpipe_0v8:dffpipe12.q[5]
q[6] <= dffpipe_0v8:dffpipe12.q[6]


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
clock => dffpipe_1v8:dffpipe15.clock
d[0] => dffpipe_1v8:dffpipe15.d[0]
d[1] => dffpipe_1v8:dffpipe15.d[1]
d[2] => dffpipe_1v8:dffpipe15.d[2]
d[3] => dffpipe_1v8:dffpipe15.d[3]
d[4] => dffpipe_1v8:dffpipe15.d[4]
d[5] => dffpipe_1v8:dffpipe15.d[5]
d[6] => dffpipe_1v8:dffpipe15.d[6]
q[0] <= dffpipe_1v8:dffpipe15.q[0]
q[1] <= dffpipe_1v8:dffpipe15.q[1]
q[2] <= dffpipe_1v8:dffpipe15.q[2]
q[3] <= dffpipe_1v8:dffpipe15.q[3]
q[4] <= dffpipe_1v8:dffpipe15.q[4]
q[5] <= dffpipe_1v8:dffpipe15.q[5]
q[6] <= dffpipe_1v8:dffpipe15.q[6]


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|dev_board_top|FIFO:u_CHB_FIFO
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_pte1:auto_generated.data[0]
data[1] => dcfifo_pte1:auto_generated.data[1]
data[2] => dcfifo_pte1:auto_generated.data[2]
data[3] => dcfifo_pte1:auto_generated.data[3]
data[4] => dcfifo_pte1:auto_generated.data[4]
data[5] => dcfifo_pte1:auto_generated.data[5]
data[6] => dcfifo_pte1:auto_generated.data[6]
data[7] => dcfifo_pte1:auto_generated.data[7]
data[8] => dcfifo_pte1:auto_generated.data[8]
data[9] => dcfifo_pte1:auto_generated.data[9]
data[10] => dcfifo_pte1:auto_generated.data[10]
data[11] => dcfifo_pte1:auto_generated.data[11]
data[12] => dcfifo_pte1:auto_generated.data[12]
data[13] => dcfifo_pte1:auto_generated.data[13]
q[0] <= dcfifo_pte1:auto_generated.q[0]
q[1] <= dcfifo_pte1:auto_generated.q[1]
q[2] <= dcfifo_pte1:auto_generated.q[2]
q[3] <= dcfifo_pte1:auto_generated.q[3]
q[4] <= dcfifo_pte1:auto_generated.q[4]
q[5] <= dcfifo_pte1:auto_generated.q[5]
q[6] <= dcfifo_pte1:auto_generated.q[6]
q[7] <= dcfifo_pte1:auto_generated.q[7]
q[8] <= dcfifo_pte1:auto_generated.q[8]
q[9] <= dcfifo_pte1:auto_generated.q[9]
q[10] <= dcfifo_pte1:auto_generated.q[10]
q[11] <= dcfifo_pte1:auto_generated.q[11]
q[12] <= dcfifo_pte1:auto_generated.q[12]
q[13] <= dcfifo_pte1:auto_generated.q[13]
rdclk => dcfifo_pte1:auto_generated.rdclk
rdreq => dcfifo_pte1:auto_generated.rdreq
wrclk => dcfifo_pte1:auto_generated.wrclk
wrreq => dcfifo_pte1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_pte1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
data[0] => altsyncram_0011:fifo_ram.data_a[0]
data[1] => altsyncram_0011:fifo_ram.data_a[1]
data[2] => altsyncram_0011:fifo_ram.data_a[2]
data[3] => altsyncram_0011:fifo_ram.data_a[3]
data[4] => altsyncram_0011:fifo_ram.data_a[4]
data[5] => altsyncram_0011:fifo_ram.data_a[5]
data[6] => altsyncram_0011:fifo_ram.data_a[6]
data[7] => altsyncram_0011:fifo_ram.data_a[7]
data[8] => altsyncram_0011:fifo_ram.data_a[8]
data[9] => altsyncram_0011:fifo_ram.data_a[9]
data[10] => altsyncram_0011:fifo_ram.data_a[10]
data[11] => altsyncram_0011:fifo_ram.data_a[11]
data[12] => altsyncram_0011:fifo_ram.data_a[12]
data[13] => altsyncram_0011:fifo_ram.data_a[13]
q[0] <= altsyncram_0011:fifo_ram.q_b[0]
q[1] <= altsyncram_0011:fifo_ram.q_b[1]
q[2] <= altsyncram_0011:fifo_ram.q_b[2]
q[3] <= altsyncram_0011:fifo_ram.q_b[3]
q[4] <= altsyncram_0011:fifo_ram.q_b[4]
q[5] <= altsyncram_0011:fifo_ram.q_b[5]
q[6] <= altsyncram_0011:fifo_ram.q_b[6]
q[7] <= altsyncram_0011:fifo_ram.q_b[7]
q[8] <= altsyncram_0011:fifo_ram.q_b[8]
q[9] <= altsyncram_0011:fifo_ram.q_b[9]
q[10] <= altsyncram_0011:fifo_ram.q_b[10]
q[11] <= altsyncram_0011:fifo_ram.q_b[11]
q[12] <= altsyncram_0011:fifo_ram.q_b[12]
q[13] <= altsyncram_0011:fifo_ram.q_b[13]
rdclk => a_graycounter_pn6:rdptr_g1p.clock
rdclk => altsyncram_0011:fifo_ram.clock1
rdclk => alt_synch_pipe_16d:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_l5c:wrptr_g1p.clock
wrclk => altsyncram_0011:fifo_ram.clock0
wrclk => alt_synch_pipe_26d:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
clock => dffpipe_0v8:dffpipe12.clock
d[0] => dffpipe_0v8:dffpipe12.d[0]
d[1] => dffpipe_0v8:dffpipe12.d[1]
d[2] => dffpipe_0v8:dffpipe12.d[2]
d[3] => dffpipe_0v8:dffpipe12.d[3]
d[4] => dffpipe_0v8:dffpipe12.d[4]
d[5] => dffpipe_0v8:dffpipe12.d[5]
d[6] => dffpipe_0v8:dffpipe12.d[6]
q[0] <= dffpipe_0v8:dffpipe12.q[0]
q[1] <= dffpipe_0v8:dffpipe12.q[1]
q[2] <= dffpipe_0v8:dffpipe12.q[2]
q[3] <= dffpipe_0v8:dffpipe12.q[3]
q[4] <= dffpipe_0v8:dffpipe12.q[4]
q[5] <= dffpipe_0v8:dffpipe12.q[5]
q[6] <= dffpipe_0v8:dffpipe12.q[6]


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
clock => dffpipe_1v8:dffpipe15.clock
d[0] => dffpipe_1v8:dffpipe15.d[0]
d[1] => dffpipe_1v8:dffpipe15.d[1]
d[2] => dffpipe_1v8:dffpipe15.d[2]
d[3] => dffpipe_1v8:dffpipe15.d[3]
d[4] => dffpipe_1v8:dffpipe15.d[4]
d[5] => dffpipe_1v8:dffpipe15.d[5]
d[6] => dffpipe_1v8:dffpipe15.d[6]
q[0] <= dffpipe_1v8:dffpipe15.q[0]
q[1] <= dffpipe_1v8:dffpipe15.q[1]
q[2] <= dffpipe_1v8:dffpipe15.q[2]
q[3] <= dffpipe_1v8:dffpipe15.q[3]
q[4] <= dffpipe_1v8:dffpipe15.q[4]
q[5] <= dffpipe_1v8:dffpipe15.q[5]
q[6] <= dffpipe_1v8:dffpipe15.q[6]


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


