$date
	Sun Jan 23 20:56:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_encoder_8_3_tb $end
$var wire 3 ! q [2:0] $end
$var reg 8 " y [7:0] $end
$scope module uut $end
$var wire 8 # y [7:0] $end
$var reg 3 $ q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
b11111111 #
b11111111 "
bx !
$end
#5
b11011101 "
b11011101 #
b0 !
b0 $
#10
b1100110 "
b1100110 #
#15
b110100 "
b110100 #
b1 !
b1 $
#20
b101000 "
b101000 #
b10 !
b10 $
#25
b10110000 "
b10110000 #
b11 !
b11 $
#30
b10100000 "
b10100000 #
b100 !
b100 $
#35
b11000000 "
b11000000 #
b101 !
b101 $
#40
b10000000 "
b10000000 #
b110 !
b110 $
#45
b0 "
b0 #
b111 !
b111 $
#50
bx !
bx $
#55
