Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 17:08:19 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Echo_Server_wrapper_timing_summary_routed.rpt -pb Echo_Server_wrapper_timing_summary_routed.pb -rpx Echo_Server_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Echo_Server_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/ButDeb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.498        0.000                      0                16094        0.029        0.000                      0                16094        4.020        0.000                       0                  7754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.498        0.000                      0                16094        0.029        0.000                      0                16094        4.020        0.000                       0                  7754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 1.768ns (20.197%)  route 6.986ns (79.803%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.729     3.023    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X61Y39         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.493     3.972    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X60Y39         LUT3 (Prop_lut3_I0_O)        0.124     4.096 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.087     5.182    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X60Y45         LUT2 (Prop_lut2_I1_O)        0.118     5.300 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_113_reg_2752[15]_i_1/O
                         net (fo=59, routed)          1.074     6.375    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0144_out
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.326     6.701 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1398/O
                         net (fo=2, routed)           1.021     7.722    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1398_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.846 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1461/O
                         net (fo=1, routed)           0.306     8.152    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1461_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.276 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1394/O
                         net (fo=2, routed)           0.462     8.738    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1394_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_728/O
                         net (fo=2, routed)           0.427     9.288    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_728_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I3_O)        0.124     9.412 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_364/O
                         net (fo=2, routed)           0.436     9.849    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_364_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I4_O)        0.124     9.973 f  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_125/O
                         net (fo=1, routed)           0.950    10.923    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_125_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.047 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_16/O
                         net (fo=1, routed)           0.730    11.777    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[1]
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.586    12.765    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.274    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.460ns  (logic 1.802ns (21.300%)  route 6.658ns (78.700%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.729     3.023    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X61Y39         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.493     3.972    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X60Y39         LUT3 (Prop_lut3_I0_O)        0.124     4.096 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.132     5.228    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.152     5.380 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_112_reg_2282[31]_i_1/O
                         net (fo=89, routed)          0.873     6.253    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_CS_fsm_reg[20][0]
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.326     6.579 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1486/O
                         net (fo=1, routed)           0.938     7.517    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1486_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.641 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452/O
                         net (fo=1, routed)           0.424     8.065    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.189 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382/O
                         net (fo=1, routed)           0.491     8.680    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.804 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721/O
                         net (fo=1, routed)           0.442     9.247    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358/O
                         net (fo=1, routed)           0.459     9.830    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.954 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116/O
                         net (fo=1, routed)           0.585    10.539    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.663 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.820    11.483    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[2]
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.586    12.765    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    12.274    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 1.433ns (17.356%)  route 6.824ns (82.644%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.729     3.023    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X61Y39         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.651     4.130    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.254 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262/O
                         net (fo=115, routed)         1.033     5.287    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262_n_0
    SLICE_X57Y37         LUT2 (Prop_lut2_I1_O)        0.149     5.436 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_359/O
                         net (fo=53, routed)          1.785     7.220    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01104_out
    SLICE_X83Y21         LUT6 (Prop_lut6_I5_O)        0.332     7.552 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1258/O
                         net (fo=1, routed)           0.635     8.187    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1258_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.311 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_625/O
                         net (fo=1, routed)           0.928     9.240    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_625_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.364 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_228/O
                         net (fo=1, routed)           0.965    10.329    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_228_n_0
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.453 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_46/O
                         net (fo=1, routed)           0.827    11.280    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[3]
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.586    12.765    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    12.103    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 4.145ns (46.986%)  route 4.677ns (53.014%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.140 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/O[2]
                         net (fo=36, routed)          1.258     6.398    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[3]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.302     6.700 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[3]_i_1/O
                         net (fo=76, routed)          1.429     8.128    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[3]
    SLICE_X55Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.513 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[3]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.636    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[7]_i_1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.750 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[11]_i_1_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[15]_i_1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.978 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[19]_i_1_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.326 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[23]_i_1/O[1]
                         net (fo=6, routed)           1.127    10.454    Echo_Server_i/FIR16BitA_0/U0/grp_fu_855_p2[21]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.303    10.757 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818[23]_i_4/O
                         net (fo=1, routed)           0.000    10.757    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818[23]_i_4_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.307 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.307    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[23]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[27]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.755 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.755    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_fu_1905_p2[29]
    SLICE_X40Y77         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.465    12.644    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X40Y77         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[29]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.062    12.681    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[29]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 4.124ns (46.860%)  route 4.677ns (53.140%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.140 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/O[2]
                         net (fo=36, routed)          1.258     6.398    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[3]
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.302     6.700 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[3]_i_1/O
                         net (fo=76, routed)          1.429     8.128    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[3]
    SLICE_X55Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.513 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.513    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[3]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.627 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.636    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[7]_i_1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.750 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[11]_i_1_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[15]_i_1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.978 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[19]_i_1_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.326 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[23]_i_1/O[1]
                         net (fo=6, routed)           1.127    10.454    Echo_Server_i/FIR16BitA_0/U0/grp_fu_855_p2[21]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.303    10.757 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818[23]_i_4/O
                         net (fo=1, routed)           0.000    10.757    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818[23]_i_4_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.307 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.307    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[23]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[27]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.734 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.734    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_fu_1905_p2[31]
    SLICE_X40Y77         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.465    12.644    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X40Y77         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.062    12.681    Echo_Server_i/FIR16BitA_0/U0/add_ln22_83_reg_3818_reg[31]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.456ns (17.922%)  route 6.668ns (82.078%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.729     3.023    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X61Y39         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.651     4.130    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.254 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262/O
                         net (fo=115, routed)         0.903     5.157    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262_n_0
    SLICE_X66Y40         LUT2 (Prop_lut2_I1_O)        0.149     5.306 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_373/O
                         net (fo=56, routed)          1.840     7.146    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0195_out
    SLICE_X82Y22         LUT6 (Prop_lut6_I5_O)        0.355     7.501 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_967/O
                         net (fo=1, routed)           0.996     8.497    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_967_n_0
    SLICE_X81Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.621 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_492/O
                         net (fo=1, routed)           1.012     9.632    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_492_n_0
    SLICE_X78Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_167/O
                         net (fo=1, routed)           0.638    10.394    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_167_n_0
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.518 r  Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_30/O
                         net (fo=1, routed)           0.629    11.147    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[3]
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.589    12.768    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    RAMB18_X3Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    12.106    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 4.212ns (47.636%)  route 4.630ns (52.364%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.110 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.110    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.224    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.338    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.452    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.566 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.566    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.805 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[24]_i_2/O[2]
                         net (fo=36, routed)          1.220     7.026    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[23]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.302     7.328 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[23]_i_1/O
                         net (fo=76, routed)          1.590     8.918    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[23]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.303 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.303    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.651 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[27]_i_1/O[1]
                         net (fo=14, routed)          0.965    10.616    Echo_Server_i/FIR16BitA_0/U0/grp_fu_867_p2[25]
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.303    10.919 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648[27]_i_4/O
                         net (fo=1, routed)           0.000    10.919    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648[27]_i_4_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.452 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.452    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[27]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.775 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.775    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_fu_1725_p2[29]
    SLICE_X42Y64         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.474    12.653    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[29]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    12.737    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[29]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.212ns (47.699%)  route 4.618ns (52.301%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.110 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.110    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.224    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.338    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.452    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.566 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.566    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.805 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[24]_i_2/O[2]
                         net (fo=36, routed)          1.220     7.026    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[23]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.302     7.328 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[23]_i_1/O
                         net (fo=76, routed)          1.590     8.918    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[23]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.303 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.303    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.651 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[27]_i_1/O[1]
                         net (fo=14, routed)          0.954    10.604    Echo_Server_i/FIR16BitA_0/U0/grp_fu_867_p2[25]
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.303    10.907 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778[27]_i_4/O
                         net (fo=1, routed)           0.000    10.907    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778[27]_i_4_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.440 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.440    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[27]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.763 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.763    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_fu_1852_p2[29]
    SLICE_X42Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.465    12.644    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X42Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[29]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.109    12.728    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[29]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 4.204ns (47.589%)  route 4.630ns (52.411%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.110 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.110    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.224    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.338    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.452    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.566 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.566    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.805 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[24]_i_2/O[2]
                         net (fo=36, routed)          1.220     7.026    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[23]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.302     7.328 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[23]_i_1/O
                         net (fo=76, routed)          1.590     8.918    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[23]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.303 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.303    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.651 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[27]_i_1/O[1]
                         net (fo=14, routed)          0.965    10.616    Echo_Server_i/FIR16BitA_0/U0/grp_fu_867_p2[25]
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.303    10.919 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648[27]_i_4/O
                         net (fo=1, routed)           0.000    10.919    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648[27]_i_4_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.452 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.452    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[27]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.767    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_fu_1725_p2[31]
    SLICE_X42Y64         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.474    12.653    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X42Y64         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    12.737    Echo_Server_i/FIR16BitA_0/U0/add_ln22_12_reg_3648_reg[31]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 4.204ns (47.651%)  route 4.618ns (52.349%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.639     2.933    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/ap_clk
    SLICE_X50Y54         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     3.411 f  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190_reg[2]/Q
                         net (fo=37, routed)          0.854     4.265    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/p_Val2_5_reg_190[2]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.295     4.560 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6/O
                         net (fo=1, routed)           0.000     4.560    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[4]_i_6_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.110 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.110    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[4]_i_2_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.224    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[8]_i_2_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.338    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[12]_i_2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.452    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[16]_i_2_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.566 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.566    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[20]_i_2_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.805 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811_reg[24]_i_2/O[2]
                         net (fo=36, routed)          1.220     7.026    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/result_V_1_fu_174_p2[23]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.302     7.328 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/reg_811[23]_i_1/O
                         net (fo=76, routed)          1.590     8.918    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/grp_p_hls_fptosi_float_i_fu_699_ap_return[23]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.303 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.303    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[23]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.651 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_reg_3573_reg[27]_i_1/O[1]
                         net (fo=14, routed)          0.954    10.604    Echo_Server_i/FIR16BitA_0/U0/grp_fu_867_p2[25]
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.303    10.907 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778[27]_i_4/O
                         net (fo=1, routed)           0.000    10.907    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778[27]_i_4_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.440 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.440    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[27]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.755 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.755    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_fu_1852_p2[31]
    SLICE_X42Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        1.465    12.644    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X42Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.109    12.728    Echo_Server_i/FIR16BitA_0/U0/add_ln22_48_reg_3778_reg[31]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  0.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.259ns (61.205%)  route 0.164ns (38.795%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.554     0.890    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.164     1.195    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg1[3]
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.240 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     1.240    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I0_O)      0.073     1.313 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.313    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X50Y91         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.819     1.185    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y91         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134     1.284    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/tmp_4_22_reg_2968_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_19_reg_3127_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.256ns (63.367%)  route 0.148ns (36.633%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.554     0.890    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X48Y57         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_22_reg_2968_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_22_reg_2968_reg[0]/Q
                         net (fo=1, routed)           0.148     1.179    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_19_reg_3127_reg[31][0]
    SLICE_X51Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.224 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_19_reg_3127[3]_i_6/O
                         net (fo=1, routed)           0.000     1.224    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_19_reg_3127[3]_i_6_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.294 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_19_reg_3127_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.294    Echo_Server_i/FIR16BitA_0/U0/add_ln22_19_fu_1155_p2[0]
    SLICE_X51Y57         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_19_reg_3127_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.819     1.185    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X51Y57         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_19_reg_3127_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.105     1.255    Echo_Server_i/FIR16BitA_0/U0/add_ln22_19_reg_3127_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.248ns (56.376%)  route 0.192ns (43.624%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.555     0.891    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.192     1.224    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.269 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000     1.269    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata[15]_i_2_n_0
    SLICE_X50Y96         MUXF7 (Prop_muxf7_I0_O)      0.062     1.331 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X50Y96         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.820     1.186    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y96         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.285    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.252ns (56.580%)  route 0.193ns (43.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.545     0.881    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X48Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[17]/Q
                         net (fo=1, routed)           0.193     1.215    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[31][17]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.260 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[19]_i_4/O
                         net (fo=1, routed)           0.000     1.260    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[19]_i_4_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.326 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.326    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_fu_1225_p2[17]
    SLICE_X50Y67         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.812     1.178    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X50Y67         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[17]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.134     1.277    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/reg_877_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.052%)  route 0.157ns (37.948%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.545     0.881    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X49Y71         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/reg_877_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Echo_Server_i/FIR16BitA_0/U0/reg_877_reg[24]/Q
                         net (fo=6, routed)           0.157     1.178    Echo_Server_i/FIR16BitA_0/U0/reg_877[24]
    SLICE_X51Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.223 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733[27]_i_9/O
                         net (fo=1, routed)           0.000     1.223    Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733[27]_i_9_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.293 r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.293    Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_fu_1813_p2[24]
    SLICE_X51Y71         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.808     1.174    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X51Y71         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733_reg[24]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.105     1.244    Echo_Server_i/FIR16BitA_0/U0/add_ln22_37_reg_3733_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.290ns (65.416%)  route 0.153ns (34.584%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.545     0.881    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X48Y72         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[31]/Q
                         net (fo=1, routed)           0.153     1.162    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[31][31]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.098     1.260 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[31]_i_2/O
                         net (fo=1, routed)           0.000     1.260    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[31]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.324 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.324    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_fu_1225_p2[31]
    SLICE_X50Y70         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.809     1.175    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X50Y70         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[31]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     1.274    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.576     0.912    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y95         FDRE                                         r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.163    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y94         SRLC32E                                      r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.844     1.210    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.275ns (61.888%)  route 0.169ns (38.112%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.550     0.886    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X46Y67         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  Echo_Server_i/FIR16BitA_0/U0/tmp_4_46_reg_2846_reg[13]/Q
                         net (fo=1, routed)           0.169     1.219    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[31][13]
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[15]_i_4/O
                         net (fo=1, routed)           0.000     1.264    Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223[15]_i_4_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.330 r  Echo_Server_i/FIR16BitA_0/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_42_reg_3223_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.330    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_fu_1225_p2[13]
    SLICE_X50Y66         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.813     1.179    Echo_Server_i/FIR16BitA_0/U0/ap_clk
    SLICE_X50Y66         FDRE                                         r  Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[13]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.134     1.278    Echo_Server_i/FIR16BitA_0/U0/add_ln22_42_reg_3223_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.020%)  route 0.218ns (53.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.554     0.890    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/s00_axi_aclk
    SLICE_X48Y91         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/enable_reg/Q
                         net (fo=3, routed)           0.218     1.249    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/enable
    SLICE_X51Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.294 r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.294    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount[0]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.818     1.184    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/s00_axi_aclk
    SLICE_X51Y89         FDRE                                         r  Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092     1.241    Echo_Server_i/SixDigitHexDisplay_0/U0/SixDigitHexDisplay_v1_0_S00_AXI_inst/DispController/digitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.576     0.912    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.165    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y97         SRLC32E                                      r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Echo_Server_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7756, routed)        0.845     1.211    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Echo_Server_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12    Echo_Server_i/FIR16BitA_0/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y14     Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Echo_Server_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y90    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y62    Echo_Server_i/FIR16BitA_0/U0/add_ln22_43_reg_3763_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81    Echo_Server_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y39    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y39    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y39    Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



