<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov 02 18:31:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Key_Table
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            238 items scored, 108 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_148__i1  (from clk_c +)
   Destination:    FD1P3IX    CD             num_cnt__i1  (to clk_c +)

   Delay:                   8.276ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      8.276ns data_path clk_cnt_148__i1 to num_cnt__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.436ns

 Path Details: clk_cnt_148__i1 to num_cnt__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_148__i1 (from clk_c)
Route         3   e 1.315                                  clk_cnt[1]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              B to Z              i7_4_lut_adj_51
Route         1   e 0.941                                  n1844
LUT4        ---     0.493              A to Z              i1884_4_lut
Route         5   e 1.405                                  apa_N_10
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         3   e 1.258                                  n359
                  --------
                    8.276  (29.2% logic, 70.8% route), 5 logic levels.


Error:  The following path violates requirements by 3.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_148__i1  (from clk_c +)
   Destination:    FD1P3IX    CD             num_cnt__i2  (to clk_c +)

   Delay:                   8.276ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      8.276ns data_path clk_cnt_148__i1 to num_cnt__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.436ns

 Path Details: clk_cnt_148__i1 to num_cnt__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_148__i1 (from clk_c)
Route         3   e 1.315                                  clk_cnt[1]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              B to Z              i7_4_lut_adj_51
Route         1   e 0.941                                  n1844
LUT4        ---     0.493              A to Z              i1884_4_lut
Route         5   e 1.405                                  apa_N_10
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         3   e 1.258                                  n359
                  --------
                    8.276  (29.2% logic, 70.8% route), 5 logic levels.


Error:  The following path violates requirements by 3.436ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_148__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             num_cnt__i0  (to clk_c +)

   Delay:                   8.276ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      8.276ns data_path clk_cnt_148__i1 to num_cnt__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.436ns

 Path Details: clk_cnt_148__i1 to num_cnt__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_148__i1 (from clk_c)
Route         3   e 1.315                                  clk_cnt[1]
LUT4        ---     0.493              B to Z              i6_4_lut
Route         1   e 0.941                                  n14
LUT4        ---     0.493              B to Z              i7_4_lut_adj_51
Route         1   e 0.941                                  n1844
LUT4        ---     0.493              A to Z              i1884_4_lut
Route         5   e 1.405                                  apa_N_10
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         3   e 1.258                                  n359
                  --------
                    8.276  (29.2% logic, 70.8% route), 5 logic levels.

Warning: 8.436 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets apa]
            1334 items scored, 1310 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 11.888ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             key_out_i5  (from apa +)
   Destination:    FD1P3AX    D              a_to_g_i0_i1  (to apa +)

   Delay:                  16.728ns  (29.2% logic, 70.8% route), 10 logic levels.

 Constraint Details:

     16.728ns data_path key_out_i5 to a_to_g_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 11.888ns

 Path Details: key_out_i5 to a_to_g_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              key_out_i5 (from apa)
Route        13   e 1.861                                  key_out[5]
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut_adj_42
Route         2   e 1.141                                  n1990
LUT4        ---     0.493              D to Z              i1_4_lut_adj_34
Route         2   e 1.141                                  n2016
LUT4        ---     0.493              D to Z              i3_4_lut_adj_30
Route         3   e 1.258                                  n1999
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut_adj_13
Route         2   e 1.141                                  n1306
LUT4        ---     0.493              B to Z              i2_3_lut_adj_8
Route         2   e 1.141                                  n706
LUT4        ---     0.493              D to Z              i956_3_lut_4_lut
Route         2   e 1.141                                  n1160
LUT4        ---     0.493              B to Z              i2_4_lut_adj_23
Route         2   e 1.141                                  n1959
LUT4        ---     0.493              D to Z              i1912_2_lut_4_lut_4_lut
Route         1   e 0.941                                  n2123
LUT4        ---     0.493              A to Z              i1914_4_lut
Route         1   e 0.941                                  a_to_g_6__N_71[0]
                  --------
                   16.728  (29.2% logic, 70.8% route), 10 logic levels.


Error:  The following path violates requirements by 11.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             key_out_i10  (from apa +)
   Destination:    FD1P3AX    D              a_to_g_i0_i1  (to apa +)

   Delay:                  16.556ns  (29.5% logic, 70.5% route), 10 logic levels.

 Constraint Details:

     16.556ns data_path key_out_i10 to a_to_g_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 11.716ns

 Path Details: key_out_i10 to a_to_g_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              key_out_i10 (from apa)
Route        11   e 1.689                                  key_out[10]
LUT4        ---     0.493              A to Z              i1_2_lut_3_lut
Route         2   e 1.141                                  n2053
LUT4        ---     0.493              B to Z              i1_4_lut_adj_34
Route         2   e 1.141                                  n2016
LUT4        ---     0.493              D to Z              i3_4_lut_adj_30
Route         3   e 1.258                                  n1999
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut_adj_13
Route         2   e 1.141                                  n1306
LUT4        ---     0.493              B to Z              i2_3_lut_adj_8
Route         2   e 1.141                                  n706
LUT4        ---     0.493              D to Z              i956_3_lut_4_lut
Route         2   e 1.141                                  n1160
LUT4        ---     0.493              B to Z              i2_4_lut_adj_23
Route         2   e 1.141                                  n1959
LUT4        ---     0.493              D to Z              i1912_2_lut_4_lut_4_lut
Route         1   e 0.941                                  n2123
LUT4        ---     0.493              A to Z              i1914_4_lut
Route         1   e 0.941                                  a_to_g_6__N_71[0]
                  --------
                   16.556  (29.5% logic, 70.5% route), 10 logic levels.


Error:  The following path violates requirements by 11.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             key_out_i13  (from apa +)
   Destination:    FD1P3AX    D              a_to_g_i0_i1  (to apa +)

   Delay:                  16.556ns  (29.5% logic, 70.5% route), 10 logic levels.

 Constraint Details:

     16.556ns data_path key_out_i13 to a_to_g_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 11.716ns

 Path Details: key_out_i13 to a_to_g_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              key_out_i13 (from apa)
Route        11   e 1.689                                  key_out[13]
LUT4        ---     0.493              B to Z              i1_2_lut_3_lut_adj_42
Route         2   e 1.141                                  n1990
LUT4        ---     0.493              D to Z              i1_4_lut_adj_34
Route         2   e 1.141                                  n2016
LUT4        ---     0.493              D to Z              i3_4_lut_adj_30
Route         3   e 1.258                                  n1999
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut_adj_13
Route         2   e 1.141                                  n1306
LUT4        ---     0.493              B to Z              i2_3_lut_adj_8
Route         2   e 1.141                                  n706
LUT4        ---     0.493              D to Z              i956_3_lut_4_lut
Route         2   e 1.141                                  n1160
LUT4        ---     0.493              B to Z              i2_4_lut_adj_23
Route         2   e 1.141                                  n1959
LUT4        ---     0.493              D to Z              i1912_2_lut_4_lut_4_lut
Route         1   e 0.941                                  n2123
LUT4        ---     0.493              A to Z              i1914_4_lut
Route         1   e 0.941                                  a_to_g_6__N_71[0]
                  --------
                   16.556  (29.5% logic, 70.5% route), 10 logic levels.

Warning: 16.888 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     8.436 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets apa]                     |     5.000 ns|    16.888 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1188                                   |       3|     426|     30.04%
                                        |        |        |
n1947                                   |       2|     302|     21.30%
                                        |        |        |
n10                                     |       3|     285|     20.10%
                                        |        |        |
a_to_g_6__N_71[4]                       |       1|     215|     15.16%
                                        |        |        |
a_to_g_6__N_71[5]                       |       1|     199|     14.03%
                                        |        |        |
a_to_g_6__N_71[1]                       |       1|     175|     12.34%
                                        |        |        |
a_to_g_6__N_71[2]                       |       1|     175|     12.34%
                                        |        |        |
n4                                      |       1|     162|     11.42%
                                        |        |        |
a_to_g_6__N_71[0]                       |       1|     160|     11.28%
                                        |        |        |
a_to_g_6__N_71[6]                       |       1|     159|     11.21%
                                        |        |        |
n2026                                   |       1|     144|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1418  Score: 7092834

Constraints cover  1572 paths, 185 nets, and 531 connections (85.0% coverage)


Peak memory: 84353024 bytes, TRCE: 2256896 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
