* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Nov 7 2020 12:14:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  16
    LUTs:                 23
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 23/7680
        Combinational Logic Cells: 7        out of   7680      0.0911458%
        Sequential Logic Cells:    16       out of   7680      0.208333%
        Logic Tiles:               4        out of   960       0.416667%
    Registers: 
        Logic Registers:           16       out of   7680      0.208333%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               2        out of   63        3.1746%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   18        16.6667%
    Bank 1: 2        out of   15        13.3333%
    Bank 0: 0        out of   17        0%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input   CLOCK_16   
    E1          Input      SB_LVCMOS    No       3        Simple Input   RESET      
    G2          Input      SB_LVCMOS    No       3        Simple Input   BUTTON     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    D9          Output     SB_LVCMOS    No       1        Simple Output  LATCH_CLK  
    H9          Output     SB_LVCMOS    No       1        Simple Output  SHIFT_CLK  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    3              3                   16      CLOCK_16_0_c_g  
