Information: Updating design information... (UID-85)
Warning: Design 'modulator_64qam_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 20
        -max_paths 20
        -sort_by group
Design : modulator_64qam_top
Version: O-2018.06-SP1
Date   : Sun Dec 17 22:02:51 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[7]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U93/Z (NAND2_D)                        0.055   5002.072 f
  u_spi_interface/U94/Z (NAND2_D)                        0.075   5002.146 r
  u_spi_interface/U92/Z (BUFFER_F)                       0.072   5002.219 r
  u_spi_interface/U19/Z (INVERT_D)                       0.047   5002.266 f
  u_spi_interface/U96/Z (NAND2_D)                        0.070   5002.336 r
  u_spi_interface/MISO_buffer_current_reg[7]/D (DFFR_K)
                                                         0.000   5002.336 r
  data arrival time                                              5002.336

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[7]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.162   10000.138
  data required time                                             10000.138
  --------------------------------------------------------------------------
  data required time                                             10000.138
  data arrival time                                              -5002.336
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.802


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[7]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U93/Z (NAND2_D)                        0.067   5001.990 r
  u_spi_interface/U94/Z (NAND2_D)                        0.060   5002.050 f
  u_spi_interface/U92/Z (BUFFER_F)                       0.077   5002.126 f
  u_spi_interface/U19/Z (INVERT_D)                       0.053   5002.180 r
  u_spi_interface/U96/Z (NAND2_D)                        0.055   5002.234 f
  u_spi_interface/MISO_buffer_current_reg[7]/D (DFFR_K)
                                                         0.000   5002.234 f
  data arrival time                                              5002.234

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[7]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.230   10000.070
  data required time                                             10000.070
  --------------------------------------------------------------------------
  data required time                                             10000.070
  data arrival time                                              -5002.234
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.836


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[3]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U74/Z (AND2_H)                         0.074   5001.997 f
  u_spi_interface/U75/Z (INVERT_D)                       0.054   5002.051 r
  u_spi_interface/U24/Z (AND2_H)                         0.073   5002.124 r
  u_spi_interface/U59/Z (NAND2_D)                        0.050   5002.173 f
  u_spi_interface/MISO_buffer_current_reg[3]/D (DFFR_E)
                                                         0.000   5002.173 f
  data arrival time                                              5002.173

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[3]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.236   10000.063
  data required time                                             10000.063
  --------------------------------------------------------------------------
  data required time                                             10000.063
  data arrival time                                              -5002.173
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.890


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[2]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U71/Z (AND2_H)                         0.074   5001.997 f
  u_spi_interface/U72/Z (INVERT_D)                       0.054   5002.051 r
  u_spi_interface/U23/Z (AND2_H)                         0.073   5002.124 r
  u_spi_interface/U55/Z (NAND2_D)                        0.050   5002.173 f
  u_spi_interface/MISO_buffer_current_reg[2]/D (DFFR_E)
                                                         0.000   5002.173 f
  data arrival time                                              5002.173

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[2]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.236   10000.063
  data required time                                             10000.063
  --------------------------------------------------------------------------
  data required time                                             10000.063
  data arrival time                                              -5002.173
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.890


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[3]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U74/Z (AND2_H)                         0.071   5002.088 r
  u_spi_interface/U75/Z (INVERT_D)                       0.047   5002.135 f
  u_spi_interface/U24/Z (AND2_H)                         0.082   5002.217 f
  u_spi_interface/U59/Z (NAND2_D)                        0.065   5002.282 r
  u_spi_interface/MISO_buffer_current_reg[3]/D (DFFR_E)
                                                         0.000   5002.282 r
  data arrival time                                              5002.282

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[3]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.106   10000.194
  data required time                                             10000.194
  --------------------------------------------------------------------------
  data required time                                             10000.194
  data arrival time                                              -5002.282
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.912


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[2]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U71/Z (AND2_H)                         0.071   5002.088 r
  u_spi_interface/U72/Z (INVERT_D)                       0.047   5002.135 f
  u_spi_interface/U23/Z (AND2_H)                         0.082   5002.217 f
  u_spi_interface/U55/Z (NAND2_D)                        0.065   5002.282 r
  u_spi_interface/MISO_buffer_current_reg[2]/D (DFFR_E)
                                                         0.000   5002.282 r
  data arrival time                                              5002.282

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[2]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.106   10000.194
  data required time                                             10000.194
  --------------------------------------------------------------------------
  data required time                                             10000.194
  data arrival time                                              -5002.282
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.912


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[3]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U58/Z (NAND2_D)                        0.072   5002.032 r
  u_spi_interface/U56/Z (BUFFER_F)                       0.072   5002.104 r
  u_spi_interface/U59/Z (NAND2_D)                        0.047   5002.151 f
  u_spi_interface/MISO_buffer_current_reg[3]/D (DFFR_E)
                                                         0.000   5002.151 f
  data arrival time                                              5002.151

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[3]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.236   10000.063
  data required time                                             10000.063
  --------------------------------------------------------------------------
  data required time                                             10000.063
  data arrival time                                              -5002.151
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.913


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[2]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U54/Z (NAND2_D)                        0.072   5002.032 r
  u_spi_interface/U53/Z (BUFFER_F)                       0.072   5002.104 r
  u_spi_interface/U55/Z (NAND2_D)                        0.047   5002.151 f
  u_spi_interface/MISO_buffer_current_reg[2]/D (DFFR_E)
                                                         0.000   5002.151 f
  data arrival time                                              5002.151

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[2]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.236   10000.063
  data required time                                             10000.063
  --------------------------------------------------------------------------
  data required time                                             10000.063
  data arrival time                                              -5002.151
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.913


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[5]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U82/Z (NAND2_D)                        0.068   5001.991 r
  u_spi_interface/U34/Z (AND2_H)                         0.077   5002.068 r
  u_spi_interface/U62/Z (NAND2_D)                        0.049   5002.117 f
  u_spi_interface/MISO_buffer_current_reg[5]/D (DFFR_E)
                                                         0.000   5002.117 f
  data arrival time                                              5002.117

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[5]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.117
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.945


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[4]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U78/Z (NAND2_E)                        0.048   5001.971 r
  u_spi_interface/U25/Z (AND2_H)                         0.072   5002.042 r
  u_spi_interface/U60/Z (NAND2_D)                        0.050   5002.092 f
  u_spi_interface/MISO_buffer_current_reg[4]/D (DFFR_E)
                                                         0.000   5002.092 f
  data arrival time                                              5002.092

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[4]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.092
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.970


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[5]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U82/Z (NAND2_D)                        0.056   5002.073 f
  u_spi_interface/U34/Z (AND2_H)                         0.084   5002.157 f
  u_spi_interface/U62/Z (NAND2_D)                        0.065   5002.222 r
  u_spi_interface/MISO_buffer_current_reg[5]/D (DFFR_E)
                                                         0.000   5002.222 r
  data arrival time                                              5002.222

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[5]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.106   10000.194
  data required time                                             10000.194
  --------------------------------------------------------------------------
  data required time                                             10000.194
  data arrival time                                              -5002.222
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.972


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[6]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U65/Z (NAND2_D)                        0.074   5002.033 r
  u_spi_interface/U64/Z (NAND2_D)                        0.057   5002.090 f
  u_spi_interface/MISO_buffer_current_reg[6]/D (DFFR_E)
                                                         0.000   5002.090 f
  data arrival time                                              5002.090

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[6]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.090
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.972


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[5]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U63/Z (NAND2_D)                        0.074   5002.033 r
  u_spi_interface/U62/Z (NAND2_D)                        0.057   5002.090 f
  u_spi_interface/MISO_buffer_current_reg[5]/D (DFFR_E)
                                                         0.000   5002.090 f
  data arrival time                                              5002.090

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[5]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.090
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.972


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[4]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U61/Z (NAND2_D)                        0.074   5002.033 r
  u_spi_interface/U60/Z (NAND2_D)                        0.057   5002.090 f
  u_spi_interface/MISO_buffer_current_reg[4]/D (DFFR_E)
                                                         0.000   5002.090 f
  data arrival time                                              5002.090

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[4]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.090
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.972


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[6]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U84/Z (NAND2BAL_E)                     0.057   5002.073 f
  u_spi_interface/U35/Z (AND2_H)                         0.082   5002.155 f
  u_spi_interface/U64/Z (NAND2_D)                        0.065   5002.220 r
  u_spi_interface/MISO_buffer_current_reg[6]/D (DFFR_E)
                                                         0.000   5002.220 r
  data arrival time                                              5002.220

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[6]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.106   10000.194
  data required time                                             10000.194
  --------------------------------------------------------------------------
  data required time                                             10000.194
  data arrival time                                              -5002.220
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.974


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[1]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.218   5001.218 f
  u_spi_interface/U111/Z (INVERT_H)                      0.049   5001.267 r
  u_spi_interface/U112/Z (INVERT_H)                      0.044   5001.311 f
  u_spi_interface/U110/Z (OAI21_D)                       0.096   5001.407 r
  u_spi_interface/U290/Z (OA21_H)                        0.119   5001.526 r
  u_spi_interface/U291/Z (INVERT_F)                      0.044   5001.570 f
  u_spi_interface/U289/Z (INVERT_I)                      0.053   5001.623 r
  u_spi_interface/U81/Z (INVERT_N)                       0.047   5001.670 f
  u_spi_interface/U266/Z (OR3_F)                         0.132   5001.802 f
  u_spi_interface/U267/Z (CLKI_K)                        0.115   5001.917 r
  u_spi_interface/U265/Z (INVERT_H)                      0.044   5001.961 f
  u_spi_interface/U79/Z (INVERT_L)                       0.055   5002.017 r
  u_spi_interface/U52/Z (AO222_E)                        0.145   5002.162 r
  u_spi_interface/MISO_buffer_current_reg[1]/D (DFFR_K)
                                                         0.000   5002.162 r
  data arrival time                                              5002.162

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[1]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.161   10000.139
  data required time                                             10000.139
  --------------------------------------------------------------------------
  data required time                                             10000.139
  data arrival time                                              -5002.162
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.977


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[1]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U52/Z (AO222_E)                        0.127   5002.086 f
  u_spi_interface/MISO_buffer_current_reg[1]/D (DFFR_K)
                                                         0.000   5002.086 f
  data arrival time                                              5002.086

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[1]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.234   10000.066
  data required time                                             10000.066
  --------------------------------------------------------------------------
  data required time                                             10000.066
  data arrival time                                              -5002.086
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.980


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[7]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U95/Z (NAND2_D)                        0.074   5002.033 r
  u_spi_interface/U96/Z (NAND2_D)                        0.057   5002.090 f
  u_spi_interface/MISO_buffer_current_reg[7]/D (DFFR_K)
                                                         0.000   5002.090 f
  data arrival time                                              5002.090

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[7]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.230   10000.070
  data required time                                             10000.070
  --------------------------------------------------------------------------
  data required time                                             10000.070
  data arrival time                                              -5002.090
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.980


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[0]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U22/Z (AO21_E)                         0.174   5001.734 r
  u_spi_interface/U272/Z (CLKI_K)                        0.122   5001.856 f
  u_spi_interface/U270/Z (INVERT_H)                      0.052   5001.909 r
  u_spi_interface/U271/Z (INVERT_L)                      0.051   5001.959 f
  u_spi_interface/U68/Z (NAND2_D)                        0.074   5002.033 r
  u_spi_interface/U67/Z (NAND2_D)                        0.057   5002.090 f
  u_spi_interface/MISO_buffer_current_reg[0]/D (DFFR_K)
                                                         0.000   5002.090 f
  data arrival time                                              5002.090

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[0]/CLK (DFFR_K)
                                                         0.000   10000.300 r
  library setup time                                    -0.230   10000.070
  data required time                                             10000.070
  --------------------------------------------------------------------------
  data required time                                             10000.070
  data arrival time                                              -5002.090
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.980


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: u_spi_interface/MISO_buffer_current_reg[6]
            (rising edge-triggered flip-flop clocked by SCLK)
  Path Group: SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/QBAR (DFFR_E)          0.149   5001.149 r
  u_spi_interface/U111/Z (INVERT_H)                      0.041   5001.190 f
  u_spi_interface/U112/Z (INVERT_H)                      0.050   5001.240 r
  u_spi_interface/U110/Z (OAI21_D)                       0.059   5001.299 f
  u_spi_interface/U290/Z (OA21_H)                        0.110   5001.409 f
  u_spi_interface/U291/Z (INVERT_F)                      0.051   5001.460 r
  u_spi_interface/U289/Z (INVERT_I)                      0.047   5001.507 f
  u_spi_interface/U81/Z (INVERT_N)                       0.053   5001.561 r
  u_spi_interface/U266/Z (OR3_F)                         0.141   5001.701 r
  u_spi_interface/U267/Z (CLKI_K)                        0.120   5001.821 f
  u_spi_interface/U265/Z (INVERT_H)                      0.052   5001.873 r
  u_spi_interface/U79/Z (INVERT_L)                       0.050   5001.923 f
  u_spi_interface/U84/Z (NAND2BAL_E)                     0.039   5001.961 r
  u_spi_interface/U35/Z (AND2_H)                         0.069   5002.030 r
  u_spi_interface/U64/Z (NAND2_D)                        0.050   5002.080 f
  u_spi_interface/MISO_buffer_current_reg[6]/D (DFFR_E)
                                                         0.000   5002.080 f
  data arrival time                                              5002.080

  clock SCLK (rise edge)                              10000.000  10000.000
  clock network delay (ideal)                            1.000   10001.000
  clock uncertainty                                     -0.700   10000.300
  u_spi_interface/MISO_buffer_current_reg[6]/CLK (DFFR_E)
                                                         0.000   10000.300 r
  library setup time                                    -0.237   10000.062
  data required time                                             10000.062
  --------------------------------------------------------------------------
  data required time                                             10000.062
  data arrival time                                              -5002.080
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.982


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.765 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.834 r
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.085      2.919 f
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.112      3.031 f
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      3.031 f
  u_baseband_data/control/U28/Z (AOI21_B)                0.129      3.160 r
  u_baseband_data/control/U124/Z (OAI21_B)               0.064      3.224 f
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.224 f
  data arrival time                                                 3.224

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.224
  --------------------------------------------------------------------------
  slack (MET)                                                      13.831


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.333      1.333 r
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.333 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.085      1.418 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.486 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.541 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.602 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.677 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.742 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.816 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.886 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.962 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.033 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.108 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.179 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.254 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.325 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.401 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.471 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.547 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.617 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.693 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.761 r
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.085      2.847 f
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.112      2.959 f
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.959 f
  u_baseband_data/control/U28/Z (AOI21_B)                0.129      3.088 r
  u_baseband_data/control/U124/Z (OAI21_B)               0.064      3.152 f
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.152 f
  data arrival time                                                 3.152

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.152
  --------------------------------------------------------------------------
  slack (MET)                                                      13.903


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.765 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.834 r
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.085      2.919 f
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.109      3.028 r
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      3.028 r
  u_baseband_data/control/U28/Z (AOI21_B)                0.094      3.122 f
  u_baseband_data/control/U124/Z (OAI21_B)               0.159      3.281 r
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.281 r
  data arrival time                                                 3.281

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.281
  --------------------------------------------------------------------------
  slack (MET)                                                      13.911


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.765 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.834 r
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.103      2.936 f
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.936 f
  u_baseband_data/control/U107/Z (AOI21_B)               0.124      3.061 r
  u_baseband_data/control/U125/Z (OAI21_B)               0.064      3.125 f
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.125 f
  data arrival time                                                 3.125

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.125
  --------------------------------------------------------------------------
  slack (MET)                                                      13.930


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.206      1.206 f
  u_baseband_data/control/U99/Z (INVERT_H)               0.049      1.255 r
  u_baseband_data/control/U100/Z (INVERT_I)              0.039      1.294 f
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.294 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.380 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.443 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.505 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.562 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.641 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.736 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.827 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.891 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.973 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      2.037 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.118 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.182 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.263 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.327 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.408 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.472 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.553 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.617 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.698 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.760 f
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.090      2.849 r
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.076      2.925 f
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.925 f
  u_baseband_data/control/U28/Z (AOI21_B)                0.129      3.054 r
  u_baseband_data/control/U124/Z (OAI21_B)               0.064      3.118 f
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.119 f
  data arrival time                                                 3.119

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.119
  --------------------------------------------------------------------------
  slack (MET)                                                      13.937


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.333      1.333 r
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.333 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.085      1.418 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.486 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.541 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.602 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.677 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.742 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.816 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.886 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.962 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.033 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.108 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.179 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.254 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.325 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.401 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.471 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.547 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.617 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.693 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.761 r
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.085      2.847 f
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.109      2.956 r
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.956 r
  u_baseband_data/control/U28/Z (AOI21_B)                0.094      3.050 f
  u_baseband_data/control/U124/Z (OAI21_B)               0.159      3.209 r
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.209 r
  data arrival time                                                 3.209

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.209
  --------------------------------------------------------------------------
  slack (MET)                                                      13.984


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.206      1.206 f
  u_baseband_data/control/U99/Z (INVERT_H)               0.049      1.255 r
  u_baseband_data/control/U100/Z (INVERT_I)              0.039      1.294 f
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.294 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.380 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.443 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.505 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.562 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.641 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.736 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.827 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.891 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.973 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      2.037 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.118 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.182 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.263 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.327 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.408 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.472 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.553 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.617 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.698 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.760 f
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.090      2.849 r
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.100      2.950 r
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.950 r
  u_baseband_data/control/U28/Z (AOI21_B)                0.094      3.043 f
  u_baseband_data/control/U124/Z (OAI21_B)               0.159      3.203 r
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.203 r
  data arrival time                                                 3.203

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.203
  --------------------------------------------------------------------------
  slack (MET)                                                      13.990


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.333      1.333 r
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.333 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.085      1.418 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.486 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.541 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.602 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.677 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.742 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.816 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.886 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.962 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.033 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.108 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.179 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.254 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.325 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.401 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.471 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.547 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.617 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.693 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.761 r
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.103      2.864 f
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.864 f
  u_baseband_data/control/U107/Z (AOI21_B)               0.124      2.989 r
  u_baseband_data/control/U125/Z (OAI21_B)               0.064      3.053 f
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.053 f
  data arrival time                                                 3.053

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.053
  --------------------------------------------------------------------------
  slack (MET)                                                      14.003


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.765 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.834 r
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.100      2.933 r
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.933 r
  u_baseband_data/control/U107/Z (AOI21_B)               0.097      3.030 f
  u_baseband_data/control/U125/Z (OAI21_B)               0.159      3.190 r
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.190 r
  data arrival time                                                 3.190

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.190
  --------------------------------------------------------------------------
  slack (MET)                                                      14.003


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.219      1.219 f
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.219 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.304 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.367 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.429 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.486 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.566 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.661 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.751 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.816 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.897 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      1.961 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.042 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.106 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.188 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.251 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.333 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.396 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.478 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.541 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.623 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.684 f
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.090      2.774 r
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.076      2.850 f
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.850 f
  u_baseband_data/control/U28/Z (AOI21_B)                0.129      2.979 r
  u_baseband_data/control/U124/Z (OAI21_B)               0.064      3.043 f
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.043 f
  data arrival time                                                 3.043

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.043
  --------------------------------------------------------------------------
  slack (MET)                                                      14.012


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.206      1.206 f
  u_baseband_data/control/U99/Z (INVERT_H)               0.049      1.255 r
  u_baseband_data/control/U100/Z (INVERT_I)              0.039      1.294 f
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.294 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.380 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.443 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.505 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.562 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.641 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.736 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.827 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.891 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.973 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      2.037 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.118 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.182 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.263 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.327 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.408 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.472 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.553 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.617 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.698 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.760 f
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.093      2.853 f
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.853 f
  u_baseband_data/control/U107/Z (AOI21_B)               0.124      2.977 r
  u_baseband_data/control/U125/Z (OAI21_B)               0.064      3.041 f
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.041 f
  data arrival time                                                 3.041

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -3.041
  --------------------------------------------------------------------------
  slack (MET)                                                      14.014


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[9]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.765 f
  u_baseband_data/control/r67/U1/Z (AO21_D)              0.145      2.910 f
  u_baseband_data/control/r67/SUM[9] (control_fsm_DW01_dec_0)
                                                         0.000      2.910 f
  u_baseband_data/control/U21/Z (AO22_E)                 0.144      3.054 f
  u_baseband_data/control/bit_count_current_reg[9]/D (DFFR_K)
                                                         0.000      3.054 f
  data arrival time                                                 3.054

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[9]/CLK (DFFR_K)
                                                         0.000     17.300 r
  library setup time                                    -0.229     17.071
  data required time                                               17.071
  --------------------------------------------------------------------------
  data required time                                               17.071
  data arrival time                                                -3.054
  --------------------------------------------------------------------------
  slack (MET)                                                      14.017


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.219      1.219 f
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.219 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.304 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.367 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.429 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.486 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.566 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.661 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.751 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.816 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.897 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      1.961 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.042 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.106 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.188 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.251 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.333 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.396 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.478 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.541 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.623 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.684 f
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.090      2.774 r
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.100      2.874 r
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.874 r
  u_baseband_data/control/U28/Z (AOI21_B)                0.094      2.968 f
  u_baseband_data/control/U124/Z (OAI21_B)               0.159      3.127 r
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      3.127 r
  data arrival time                                                 3.127

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.127
  --------------------------------------------------------------------------
  slack (MET)                                                      14.065


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.333      1.333 r
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.333 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.085      1.418 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.486 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.541 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.602 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.677 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.742 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.816 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.886 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.962 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.033 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.108 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.179 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.254 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.325 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.401 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.471 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.547 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.617 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.693 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.761 r
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.100      2.861 r
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.861 r
  u_baseband_data/control/U107/Z (AOI21_B)               0.097      2.958 f
  u_baseband_data/control/U125/Z (OAI21_B)               0.159      3.117 r
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.117 r
  data arrival time                                                 3.117

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.117
  --------------------------------------------------------------------------
  slack (MET)                                                      14.075


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[9]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.333      1.333 r
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.333 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.085      1.418 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.486 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.541 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.602 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.677 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.742 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.816 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.886 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.962 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.033 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.108 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.179 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.254 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.325 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.401 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.471 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.547 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.617 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.693 f
  u_baseband_data/control/r67/U1/Z (AO21_D)              0.145      2.838 f
  u_baseband_data/control/r67/SUM[9] (control_fsm_DW01_dec_0)
                                                         0.000      2.838 f
  u_baseband_data/control/U21/Z (AO22_E)                 0.144      2.982 f
  u_baseband_data/control/bit_count_current_reg[9]/D (DFFR_K)
                                                         0.000      2.982 f
  data arrival time                                                 2.982

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[9]/CLK (DFFR_K)
                                                         0.000     17.300 r
  library setup time                                    -0.229     17.071
  data required time                                               17.071
  --------------------------------------------------------------------------
  data required time                                               17.071
  data arrival time                                                -2.982
  --------------------------------------------------------------------------
  slack (MET)                                                      14.089


  Startpoint: u_baseband_data/control/bit_count_current_reg[1]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[1]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[1]/Q (DFFS_E)
                                                         0.219      1.219 f
  u_baseband_data/control/r67/A[1] (control_fsm_DW01_dec_0)
                                                         0.000      1.219 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.304 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.367 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.429 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.486 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.566 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.661 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.751 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.816 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.897 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      1.961 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.042 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.106 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.188 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.251 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.333 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.396 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.478 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.541 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.623 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.684 f
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.093      2.777 f
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.777 f
  u_baseband_data/control/U107/Z (AOI21_B)               0.124      2.902 r
  u_baseband_data/control/U125/Z (OAI21_B)               0.064      2.966 f
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      2.966 f
  data arrival time                                                 2.966

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -2.966
  --------------------------------------------------------------------------
  slack (MET)                                                      14.090


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[10]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.206      1.206 f
  u_baseband_data/control/U99/Z (INVERT_H)               0.049      1.255 r
  u_baseband_data/control/U100/Z (INVERT_I)              0.039      1.294 f
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.294 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.380 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.443 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.505 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.562 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.641 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.736 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.827 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.891 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.973 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      2.037 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.118 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.182 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.263 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.327 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.408 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.472 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.553 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.617 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.698 r
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.061      2.760 f
  u_baseband_data/control/r67/U13/Z (XNOR2_C)            0.071      2.831 r
  u_baseband_data/control/r67/SUM[10] (control_fsm_DW01_dec_0)
                                                         0.000      2.831 r
  u_baseband_data/control/U107/Z (AOI21_B)               0.097      2.928 f
  u_baseband_data/control/U125/Z (OAI21_B)               0.159      3.087 r
  u_baseband_data/control/bit_count_current_reg[10]/D (DFFS_E)
                                                         0.000      3.087 r
  data arrival time                                                 3.087

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[10]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.107     17.193
  data required time                                               17.193
  --------------------------------------------------------------------------
  data required time                                               17.193
  data arrival time                                                -3.087
  --------------------------------------------------------------------------
  slack (MET)                                                      14.105


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[9]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.206      1.206 f
  u_baseband_data/control/U99/Z (INVERT_H)               0.049      1.255 r
  u_baseband_data/control/U100/Z (INVERT_I)              0.039      1.294 f
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.294 f
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.086      1.380 r
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.063      1.443 f
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.062      1.505 r
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.057      1.562 f
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.080      1.641 r
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.095      1.736 f
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.091      1.827 r
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.064      1.891 f
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.081      1.973 r
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.064      2.037 f
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.081      2.118 r
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.064      2.182 f
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.081      2.263 r
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.064      2.327 f
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.081      2.408 r
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.064      2.472 f
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.081      2.553 r
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.064      2.617 f
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.081      2.698 r
  u_baseband_data/control/r67/U1/Z (AO21_D)              0.163      2.861 r
  u_baseband_data/control/r67/SUM[9] (control_fsm_DW01_dec_0)
                                                         0.000      2.861 r
  u_baseband_data/control/U21/Z (AO22_E)                 0.153      3.014 r
  u_baseband_data/control/bit_count_current_reg[9]/D (DFFR_K)
                                                         0.000      3.014 r
  data arrival time                                                 3.014

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[9]/CLK (DFFR_K)
                                                         0.000     17.300 r
  library setup time                                    -0.160     17.140
  data required time                                               17.140
  --------------------------------------------------------------------------
  data required time                                               17.140
  data arrival time                                                -3.014
  --------------------------------------------------------------------------
  slack (MET)                                                      14.125


  Startpoint: u_baseband_data/control/bit_count_current_reg[2]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[11]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[2]/CLK (DFFR_K)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[2]/Q (DFFR_K)
                                                         0.268      1.268 r
  u_baseband_data/control/U12/Z (INVERT_H)               0.031      1.299 f
  u_baseband_data/control/U77/Z (INVERT_F)               0.053      1.352 r
  u_baseband_data/control/r67/A[2] (control_fsm_DW01_dec_0)
                                                         0.000      1.352 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.083      1.435 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.500 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.573 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.644 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      1.720 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      1.790 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      1.866 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      1.937 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.012 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.083 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.158 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.229 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.304 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.375 r
  u_baseband_data/control/r67/U15/Z (NOR2_E)             0.075      2.451 f
  u_baseband_data/control/r67/U14/Z (INVERT_F)           0.068      2.519 r
  u_baseband_data/control/r67/U12/Z (NOR2_C)             0.085      2.604 f
  u_baseband_data/control/r67/U8/Z (XOR2_C)              0.112      2.716 f
  u_baseband_data/control/r67/SUM[11] (control_fsm_DW01_dec_0)
                                                         0.000      2.716 f
  u_baseband_data/control/U28/Z (AOI21_B)                0.129      2.846 r
  u_baseband_data/control/U124/Z (OAI21_B)               0.064      2.910 f
  u_baseband_data/control/bit_count_current_reg[11]/D (DFFS_E)
                                                         0.000      2.910 f
  data arrival time                                                 2.910

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[11]/CLK (DFFS_E)
                                                         0.000     17.300 r
  library setup time                                    -0.245     17.055
  data required time                                               17.055
  --------------------------------------------------------------------------
  data required time                                               17.055
  data arrival time                                                -2.910
  --------------------------------------------------------------------------
  slack (MET)                                                      14.146


  Startpoint: u_baseband_data/control/bit_count_current_reg[0]
              (rising edge-triggered flip-flop clocked by data_clk)
  Endpoint: u_baseband_data/control/bit_count_current_reg[9]
            (rising edge-triggered flip-flop clocked by data_clk)
  Path Group: data_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  control_fsm_DW01_dec_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock data_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_baseband_data/control/bit_count_current_reg[0]/CLK (DFFS_E)
                                                         0.000      1.000 r
  u_baseband_data/control/bit_count_current_reg[0]/Q (DFFS_E)
                                                         0.320      1.320 r
  u_baseband_data/control/U99/Z (INVERT_H)               0.045      1.365 f
  u_baseband_data/control/U100/Z (INVERT_I)              0.045      1.410 r
  u_baseband_data/control/r67/A[0] (control_fsm_DW01_dec_0)
                                                         0.000      1.410 r
  u_baseband_data/control/r67/U23/Z (NOR2_C)             0.081      1.490 f
  u_baseband_data/control/r67/U21/Z (INVERT_E)           0.068      1.558 r
  u_baseband_data/control/r67/U22/Z (INVERT_F)           0.056      1.614 f
  u_baseband_data/control/r67/U25/Z (INVERT_F)           0.061      1.675 r
  u_baseband_data/control/r67/U24/Z (NOR2_E)             0.075      1.750 f
  u_baseband_data/control/r67/U11/Z (INVERTBAL_H)        0.065      1.814 r
  u_baseband_data/control/r67/U26/Z (NOR2_E)             0.074      1.888 f
  u_baseband_data/control/r67/U28/Z (INVERT_F)           0.071      1.959 r
  u_baseband_data/control/r67/U27/Z (NOR2_E)             0.075      2.034 f
  u_baseband_data/control/r67/U30/Z (INVERT_F)           0.071      2.105 r
  u_baseband_data/control/r67/U29/Z (NOR2_E)             0.075      2.181 f
  u_baseband_data/control/r67/U32/Z (INVERT_F)           0.071      2.251 r
  u_baseband_data/control/r67/U31/Z (NOR2_E)             0.075      2.327 f
  u_baseband_data/control/r67/U20/Z (INVERT_F)           0.071      2.397 r
  u_baseband_data/control/r67/U19/Z (NOR2_E)             0.075      2.473 f
  u_baseband_data/control/r67/U18/Z (INVERT_F)           0.071      2.544 r
  u_baseband_data/control/r67/U17/Z (NOR2_E)             0.075      2.619 f
  u_baseband_data/control/r67/U16/Z (INVERT_F)           0.071      2.690 r
  u_baseband_data/control/r67/U1/Z (AO21_D)              0.141      2.830 r
  u_baseband_data/control/r67/SUM[9] (control_fsm_DW01_dec_0)
                                                         0.000      2.830 r
  u_baseband_data/control/U21/Z (AO22_E)                 0.153      2.984 r
  u_baseband_data/control/bit_count_current_reg[9]/D (DFFR_K)
                                                         0.000      2.984 r
  data arrival time                                                 2.984

  clock data_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  u_baseband_data/control/bit_count_current_reg[9]/CLK (DFFR_K)
                                                         0.000     17.300 r
  library setup time                                    -0.160     17.140
  data required time                                               17.140
  --------------------------------------------------------------------------
  data required time                                               17.140
  data arrival time                                                -2.984
  --------------------------------------------------------------------------
  slack (MET)                                                      14.156


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[7]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U2885/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18335/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1145/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U18/Z (OR4_K)                         0.124      3.159 f
  u_symbol_storage/U19509/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U16533/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[7]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[7]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1356/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18353/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1132/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U2100/Z (OR4_K)                       0.124      3.159 f
  u_symbol_storage/U19511/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U16043/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[1]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[1]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[2]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1362/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18362/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1119/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U1753/Z (OR4_K)                       0.124      3.159 f
  u_symbol_storage/U19512/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U15497/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[2]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[2]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1374/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18380/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1106/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U1059/Z (OR4_K)                       0.124      3.159 f
  u_symbol_storage/U19514/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U14430/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[4]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[4]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[5]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1381/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18389/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1094/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U712/Z (OR4_K)                        0.124      3.159 f
  u_symbol_storage/U19515/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U13797/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[5]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[5]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[3]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1368/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18371/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1080/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U1406/Z (OR4_K)                       0.124      3.159 f
  u_symbol_storage/U19513/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U14944/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[3]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[3]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[6]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U2922/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18398/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1067/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U365/Z (OR4_K)                        0.124      3.159 f
  u_symbol_storage/U19516/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U12358/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[6]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[6]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[0]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2545/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U41/Z (INVERT_D)                      0.053      2.427 r
  u_symbol_storage/U3688/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8163/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8162/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2886/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1350/Z (AOI22_B)                     0.129      2.791 r
  u_symbol_storage/U18344/Z (NAND4_B)                    0.103      2.894 f
  u_symbol_storage/U1045/Z (OR4_F)                       0.140      3.034 f
  u_symbol_storage/U2447/Z (OR4_K)                       0.124      3.159 f
  u_symbol_storage/U19510/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U17115/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[0]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[0]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[7]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19089/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U603/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U40/Z (OR4_K)                         0.137      3.045 f
  u_symbol_storage/U18/Z (OR4_K)                         0.113      3.158 f
  u_symbol_storage/U19509/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U16533/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[7]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[7]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19119/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U512/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U2122/Z (OR4_K)                       0.137      3.045 f
  u_symbol_storage/U2100/Z (OR4_K)                       0.113      3.158 f
  u_symbol_storage/U19511/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U16043/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[1]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[1]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[2]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19134/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U509/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U1775/Z (OR4_K)                       0.137      3.045 f
  u_symbol_storage/U1753/Z (OR4_K)                       0.113      3.158 f
  u_symbol_storage/U19512/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U15497/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[2]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[2]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19164/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U506/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U1081/Z (OR4_K)                       0.137      3.045 f
  u_symbol_storage/U1059/Z (OR4_K)                       0.113      3.158 f
  u_symbol_storage/U19514/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U14430/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[4]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[4]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[5]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19179/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U503/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U734/Z (OR4_K)                        0.137      3.045 f
  u_symbol_storage/U712/Z (OR4_K)                        0.113      3.158 f
  u_symbol_storage/U19515/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U13797/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[5]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[5]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[3]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19149/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U479/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U1428/Z (OR4_K)                       0.137      3.045 f
  u_symbol_storage/U1406/Z (OR4_K)                       0.113      3.158 f
  u_symbol_storage/U19513/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U14944/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[3]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[3]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[6]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19194/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U476/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U387/Z (OR4_K)                        0.137      3.045 f
  u_symbol_storage/U365/Z (OR4_K)                        0.113      3.158 f
  u_symbol_storage/U19516/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U12358/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[6]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[6]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[0]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[0]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[0]/Q (DFFR_E)     0.319      1.319 r
  u_reg_addr/u_reg_array/U76/Z (INVERT_J)                0.054      1.374 f
  u_reg_addr/u_reg_array/U108/Z (INVERT_O)               0.051      1.425 r
  u_reg_addr/u_reg_array/read_data[0] (sync_fifo_reg_array_10b)
                                                         0.000      1.425 r
  u_reg_addr/read_data[0] (sync_fifo_10b)                0.000      1.425 r
  u_symbol_storage/reg_addr[0] (symbol_storage)          0.000      1.425 r
  u_symbol_storage/U5841/Z (NOR2_C)                      0.073      1.498 f
  u_symbol_storage/U5842/Z (INVERT_E)                    0.062      1.561 r
  u_symbol_storage/U5838/Z (NOR2_C)                      0.084      1.644 f
  u_symbol_storage/U5836/Z (INVERT_E)                    0.081      1.725 r
  u_symbol_storage/U5837/Z (INVERT_I)                    0.055      1.779 f
  u_symbol_storage/U18207/Z (NAND2_D)                    0.076      1.856 r
  u_symbol_storage/U15603/Z (BUFFER_H)                   0.066      1.922 r
  u_symbol_storage/U15601/Z (INVERT_F)                   0.042      1.964 f
  u_symbol_storage/U15602/Z (INVERT_I)                   0.047      2.010 r
  u_symbol_storage/U15598/Z (INVERT_M)                   0.046      2.056 f
  u_symbol_storage/U678/Z (INVERT_I)                     0.053      2.109 r
  u_symbol_storage/U2294/Z (INVERT_N)                    0.045      2.154 f
  u_symbol_storage/U2293/Z (INVERT_I)                    0.047      2.201 r
  u_symbol_storage/U3285/Z (INVERT_M)                    0.042      2.243 f
  u_symbol_storage/U3370/Z (NAND2_D)                     0.070      2.313 r
  u_symbol_storage/U3369/Z (BUFFER_F)                    0.072      2.386 r
  u_symbol_storage/U14/Z (INVERT_D)                      0.051      2.436 f
  u_symbol_storage/U4341/Z (INVERT_E)                    0.060      2.496 r
  u_symbol_storage/U57/Z (INVERT_H)                      0.039      2.535 f
  u_symbol_storage/U8710/Z (CLKI_O)                      0.096      2.630 r
  u_symbol_storage/U8711/Z (INVERT_M)                    0.035      2.665 f
  u_symbol_storage/U19104/Z (AOI22_B)                    0.125      2.790 r
  u_symbol_storage/U427/Z (NAND4_B)                      0.118      2.909 f
  u_symbol_storage/U2500/Z (OR4_K)                       0.137      3.045 f
  u_symbol_storage/U2447/Z (OR4_K)                       0.113      3.158 f
  u_symbol_storage/U19510/Z (OR4_H)                      0.120      3.278 f
  u_symbol_storage/U17115/Z (AO22_F)                     0.127      3.405 f
  u_symbol_storage/read_data_reg[0]/D (DFFR_E)           0.000      3.405 f
  data arrival time                                                 3.405

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[0]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.405
  --------------------------------------------------------------------------
  slack (MET)                                                      96.659


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[7]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2076/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U251/Z (INVERT_D)                     0.053      2.427 r
  u_symbol_storage/U3685/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8157/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8156/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2786/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U2785/Z (AOI22_B)                     0.128      2.790 r
  u_symbol_storage/U18335/Z (NAND4_B)                    0.102      2.892 f
  u_symbol_storage/U1145/Z (OR4_F)                       0.140      3.031 f
  u_symbol_storage/U18/Z (OR4_K)                         0.124      3.156 f
  u_symbol_storage/U19509/Z (OR4_H)                      0.120      3.275 f
  u_symbol_storage/U16533/Z (AO22_F)                     0.127      3.402 f
  u_symbol_storage/read_data_reg[7]/D (DFFR_E)           0.000      3.403 f
  data arrival time                                                 3.403

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[7]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.403
  --------------------------------------------------------------------------
  slack (MET)                                                      96.662


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2076/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U251/Z (INVERT_D)                     0.053      2.427 r
  u_symbol_storage/U3685/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8157/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8156/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2786/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1490/Z (AOI22_B)                     0.128      2.790 r
  u_symbol_storage/U18353/Z (NAND4_B)                    0.102      2.892 f
  u_symbol_storage/U1132/Z (OR4_F)                       0.140      3.031 f
  u_symbol_storage/U2100/Z (OR4_K)                       0.124      3.156 f
  u_symbol_storage/U19511/Z (OR4_H)                      0.120      3.275 f
  u_symbol_storage/U16043/Z (AO22_F)                     0.127      3.402 f
  u_symbol_storage/read_data_reg[1]/D (DFFR_E)           0.000      3.403 f
  data arrival time                                                 3.403

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[1]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.403
  --------------------------------------------------------------------------
  slack (MET)                                                      96.662


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[2]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2076/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U251/Z (INVERT_D)                     0.053      2.427 r
  u_symbol_storage/U3685/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8157/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8156/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2786/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1495/Z (AOI22_B)                     0.128      2.790 r
  u_symbol_storage/U18362/Z (NAND4_B)                    0.102      2.892 f
  u_symbol_storage/U1119/Z (OR4_F)                       0.140      3.031 f
  u_symbol_storage/U1753/Z (OR4_K)                       0.124      3.156 f
  u_symbol_storage/U19512/Z (OR4_H)                      0.120      3.275 f
  u_symbol_storage/U15497/Z (AO22_F)                     0.127      3.402 f
  u_symbol_storage/read_data_reg[2]/D (DFFR_E)           0.000      3.403 f
  data arrival time                                                 3.403

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[2]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.403
  --------------------------------------------------------------------------
  slack (MET)                                                      96.662


  Startpoint: u_reg_addr/u_reg_array/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by sym_clk)
  Endpoint: u_symbol_storage/read_data_reg[0]
            (rising edge-triggered flip-flop clocked by sym_clk)
  Path Group: sym_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  sync_fifo_reg_array_10b
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  symbol_storage     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sym_clk (rise edge)                              0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  u_reg_addr/u_reg_array/read_data_reg[5]/CLK (DFFR_E)
                                                         0.000 #    1.000 r
  u_reg_addr/u_reg_array/read_data_reg[5]/QBAR (DFFR_E)
                                                         0.207      1.207 f
  u_reg_addr/u_reg_array/U57/Z (INVERT_D)                0.076      1.283 r
  u_reg_addr/u_reg_array/U58/Z (INVERT_H)                0.053      1.336 f
  u_reg_addr/u_reg_array/U2/Z (INVERT_K)                 0.053      1.389 r
  u_reg_addr/u_reg_array/read_data[5] (sync_fifo_reg_array_10b)
                                                         0.000      1.389 r
  u_reg_addr/read_data[5] (sync_fifo_10b)                0.000      1.389 r
  u_symbol_storage/reg_addr[5] (symbol_storage)          0.000      1.389 r
  u_symbol_storage/U6/Z (INVERT_I)                       0.051      1.440 f
  u_symbol_storage/U5844/Z (NAND2_D)                     0.074      1.513 r
  u_symbol_storage/U5845/Z (CLKI_I)                      0.123      1.636 f
  u_symbol_storage/U5843/Z (INVERT_E)                    0.068      1.704 r
  u_symbol_storage/U3780/Z (INVERTBAL_J)                 0.085      1.789 f
  u_symbol_storage/U4110/Z (NAND2_D)                     0.085      1.874 r
  u_symbol_storage/U4111/Z (CLKI_I)                      0.123      1.997 f
  u_symbol_storage/U11/Z (INVERT_E)                      0.049      2.046 r
  u_symbol_storage/U4109/Z (INVERT_E)                    0.052      2.098 f
  u_symbol_storage/U17557/Z (INVERT_F)                   0.055      2.154 r
  u_symbol_storage/U17556/Z (INVERT_J)                   0.049      2.203 f
  u_symbol_storage/U17736/Z (INVERT_K)                   0.053      2.255 r
  u_symbol_storage/U18177/Z (INVERT_M)                   0.046      2.301 f
  u_symbol_storage/U2076/Z (AND2_H)                      0.073      2.374 f
  u_symbol_storage/U251/Z (INVERT_D)                     0.053      2.427 r
  u_symbol_storage/U3685/Z (INVERT_D)                    0.059      2.486 f
  u_symbol_storage/U8157/Z (CLK_I)                       0.074      2.560 f
  u_symbol_storage/U8156/Z (INVERT_H)                    0.052      2.612 r
  u_symbol_storage/U2786/Z (INVERT_L)                    0.051      2.662 f
  u_symbol_storage/U1486/Z (AOI22_B)                     0.128      2.790 r
  u_symbol_storage/U18344/Z (NAND4_B)                    0.102      2.892 f
  u_symbol_storage/U1045/Z (OR4_F)                       0.140      3.031 f
  u_symbol_storage/U2447/Z (OR4_K)                       0.124      3.156 f
  u_symbol_storage/U19510/Z (OR4_H)                      0.120      3.275 f
  u_symbol_storage/U17115/Z (AO22_F)                     0.127      3.402 f
  u_symbol_storage/read_data_reg[0]/D (DFFR_E)           0.000      3.403 f
  data arrival time                                                 3.403

  clock sym_clk (rise edge)                            100.000    100.000
  clock network delay (ideal)                            1.000    101.000
  clock uncertainty                                     -0.700    100.300
  u_symbol_storage/read_data_reg[0]/CLK (DFFR_E)         0.000    100.300 r
  library setup time                                    -0.235    100.065
  data required time                                              100.065
  --------------------------------------------------------------------------
  data required time                                              100.065
  data arrival time                                                -3.403
  --------------------------------------------------------------------------
  slack (MET)                                                      96.662


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: MISO_enable
            (output port clocked by v_SCLK)
  Path Group: v_SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/Q (DFFR_E)             0.319   5001.319 r
  u_spi_interface/U263/Z (INVERT_J)                      0.054   5001.374 f
  u_spi_interface/U264/Z (INVERT_O)                      0.055   5001.428 r
  u_spi_interface/MISO_enable (spi_interface)            0.000   5001.428 r
  MISO_enable (out)                                      0.002   5001.431 r
  data arrival time                                              5001.431

  clock v_SCLK (rise edge)                            10000.000  10000.000
  clock network delay (ideal)                            0.000   10000.000
  output external delay                                 -1.000   9999.000
  data required time                                             9999.000
  --------------------------------------------------------------------------
  data required time                                             9999.000
  data arrival time                                              -5001.431
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.569


  Startpoint: u_spi_interface/MISO_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: MISO (output port clocked by v_SCLK)
  Path Group: v_SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_reg/CLK (DFFR_K)                  0.000   5001.000 r
  u_spi_interface/MISO_reg/Q (DFFR_K)                    0.272   5001.272 r
  u_spi_interface/U261/Z (INVERTBAL_J)                   0.077   5001.349 f
  u_spi_interface/U262/Z (INVERT_O)                      0.064   5001.413 r
  u_spi_interface/MISO (spi_interface)                   0.000   5001.413 r
  MISO (out)                                             0.002   5001.415 r
  data arrival time                                              5001.415

  clock v_SCLK (rise edge)                            10000.000  10000.000
  clock network delay (ideal)                            0.000   10000.000
  output external delay                                 -1.000   9999.000
  data required time                                             9999.000
  --------------------------------------------------------------------------
  data required time                                             9999.000
  data arrival time                                              -5001.415
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.585


  Startpoint: u_spi_interface/MISO_enable_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: MISO_enable
            (output port clocked by v_SCLK)
  Path Group: v_SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_enable_reg/CLK (DFFR_E)           0.000   5001.000 r
  u_spi_interface/MISO_enable_reg/Q (DFFR_E)             0.211   5001.211 f
  u_spi_interface/U263/Z (INVERT_J)                      0.060   5001.271 r
  u_spi_interface/U264/Z (INVERT_O)                      0.047   5001.319 f
  u_spi_interface/MISO_enable (spi_interface)            0.000   5001.319 f
  MISO_enable (out)                                      0.002   5001.321 f
  data arrival time                                              5001.321

  clock v_SCLK (rise edge)                            10000.000  10000.000
  clock network delay (ideal)                            0.000   10000.000
  output external delay                                 -1.000   9999.000
  data required time                                             9999.000
  --------------------------------------------------------------------------
  data required time                                             9999.000
  data arrival time                                              -5001.321
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.679


  Startpoint: u_spi_interface/MISO_reg
              (rising edge-triggered flip-flop clocked by SCLK')
  Endpoint: MISO (output port clocked by v_SCLK)
  Path Group: v_SCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_interface      500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  modulator_64qam_top
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCLK' (rise edge)                             5000.000   5000.000
  clock network delay (ideal)                            1.000   5001.000
  u_spi_interface/MISO_reg/CLK (DFFR_K)                  0.000   5001.000 r
  u_spi_interface/MISO_reg/Q (DFFR_K)                    0.179   5001.179 f
  u_spi_interface/U261/Z (INVERTBAL_J)                   0.051   5001.230 r
  u_spi_interface/U262/Z (INVERT_O)                      0.047   5001.277 f
  u_spi_interface/MISO (spi_interface)                   0.000   5001.277 f
  MISO (out)                                             0.002   5001.279 f
  data arrival time                                              5001.279

  clock v_SCLK (rise edge)                            10000.000  10000.000
  clock network delay (ideal)                            0.000   10000.000
  output external delay                                 -1.000   9999.000
  data required time                                             9999.000
  --------------------------------------------------------------------------
  data required time                                             9999.000
  data arrival time                                              -5001.279
  --------------------------------------------------------------------------
  slack (MET)                                                    4997.721


1
