# BIST_IP_CORE
Development of a SoC for testing an IP Core. The project has been developped in VHDL, using Xilinx ISE and IP Core. In order to test the correct functionalities(simulation in presence of faults and without faults), it has been added a modified module to simulate fault simulation.
