/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_10z[1] & celloutsig_1_3z[15]);
  assign celloutsig_1_6z = ~celloutsig_1_2z[5];
  assign celloutsig_1_19z = celloutsig_1_1z[1] ^ celloutsig_1_14z[17];
  assign celloutsig_0_2z = in_data[23] ^ in_data[19];
  assign celloutsig_0_4z = ~(celloutsig_0_0z[1] ^ celloutsig_0_2z);
  assign celloutsig_1_7z = celloutsig_1_4z[3:1] & { celloutsig_1_2z[6:5], celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_9z[10:6] & { celloutsig_1_2z[7:4], celloutsig_1_2z[7] };
  assign celloutsig_1_8z = celloutsig_1_3z[17:10] / { 1'h1, celloutsig_1_2z[7:4], celloutsig_1_2z[7:5] };
  assign celloutsig_1_11z = celloutsig_1_7z[2] & ~(celloutsig_1_5z[1]);
  assign celloutsig_0_0z = in_data[63:61] % { 1'h1, in_data[28:27] };
  assign celloutsig_0_6z = { celloutsig_0_5z[13:8], celloutsig_0_3z } % { 1'h1, in_data[15:10], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[164:162], celloutsig_1_0z } % { 1'h1, in_data[128:126] };
  assign celloutsig_1_3z = { celloutsig_1_1z[2:0], celloutsig_1_2z[8:4], celloutsig_1_2z[7:4], celloutsig_1_0z, celloutsig_1_2z[8:4], celloutsig_1_2z[7:4], celloutsig_1_2z[8:4], celloutsig_1_2z[7:4] } % { 1'h1, in_data[123:103], celloutsig_1_2z[8:4], celloutsig_1_2z[7:5], in_data[96] };
  assign celloutsig_0_3z = { celloutsig_0_1z[2:1], celloutsig_0_2z } * { celloutsig_0_1z[1:0], celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_2z[8:4] * in_data[134:130];
  assign celloutsig_1_18z = celloutsig_1_5z[3] ? { in_data[185:173], celloutsig_1_7z, celloutsig_1_16z } : { celloutsig_1_9z[10:8], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_5z = ~ in_data[38:20];
  assign celloutsig_1_9z = ~ { celloutsig_1_3z[29:20], celloutsig_1_7z };
  assign celloutsig_1_10z = ~ { in_data[100:96], celloutsig_1_4z };
  assign celloutsig_1_0z = ^ in_data[171:155];
  assign celloutsig_1_5z = { celloutsig_1_3z[27:22], celloutsig_1_0z } << { in_data[149:144], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_9z[0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z } ^ { celloutsig_1_8z[7:1], celloutsig_1_8z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_1z = celloutsig_0_0z;
  assign { celloutsig_1_2z[7:4], celloutsig_1_2z[8] } = ~ { celloutsig_1_1z, in_data[131] };
  assign celloutsig_1_2z[3:0] = celloutsig_1_2z[7:4];
  assign { out_data[144:128], out_data[96], out_data[50:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
