;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-100, 1
	ADD #10, <0
	JMP -687, @-120
	SPL @-100, 1
	SPL @-100, 1
	SLT 721, -0
	JMN @72, #200
	JMN @72, #200
	JMN @72, #200
	JMN 12, <10
	JMN @72, #200
	SLT #20, @-40
	SUB #72, @200
	ADD #10, <0
	SLT 0, -319
	DAT #1, #-23
	SLT 0, -319
	JMP -207, @-120
	SLT 0, -319
	DAT <0, #14
	SLT 30, 9
	SLT 721, -0
	SUB 30, 9
	ADD 30, 9
	SUB #72, @200
	SUB #72, @200
	SUB #0, 31
	SUB #0, 31
	SUB @-127, 105
	DAT <60, #-32
	MOV -7, <-20
	SPL 0, <402
	JMZ @0, 38
	ADD #0, 31
	CMP 210, 1
	CMP 210, 1
	MOV #0, 31
	CMP 1, <-23
	SUB 0, 402
	SUB #0, 31
	SUB #0, 31
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP 20, @12
