# create\_clock

## Description

Creates a clock constraint on the specified sources in the current design, or a virtual clock if<br /> no source other than a name is specified. It also defines its period and waveform.<br /> The static timing analysis tool uses this information to propagate the waveform<br /> across the clock network to the clock pins of all sequential elements driven by this<br /> clock source.

The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.

```
create_clock [ -name clock_name ] [-add] -period period_value \
[ -waveform edge_list ][ source_objects ]
```

|Parameter|Type|Description|
|---------|----|-----------|
|`name`|string|Specifies the name of the clock constraint. You must specify either a clock name or a source.<br /> If the `-name` option is not used, the clock name is<br /> specified as source name. The clock name refer to the clock in other<br /> commands. You can specify name as: `-name {clk}` or<br /> `-name clk`.|
|`add`|None|Specifies that a new clock constraint is created at the same source port as the existing clock without overriding the existing constraint. The name of the new clock constraint with the `-add` option must be different than the existing clock constraint. Otherwise, it will override the existing constraint, even with the `-add` option. The `-name` option must be specified with the `-add` option.|
|`period`|real|Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The `period_value`must be greater than zero.|
|`waveform`|real|Specifies the rise and fall times of the clock waveform in ns over a complete clock period.<br /> There must be exactly two transitions in the list, a rising<br /> transition followed by a falling transition. So in the edge list,<br /> the falling edge value must be greater than the rising edge value.<br /> For example, a clock waveform of period 19 that has a rising edge at<br /> 3 ns and a falling edge at 8 ns will have the waveform defined as \[<br /> 3 8 \].|
|`source_objects`|list of string|Specifies the source of the clock constraint. The source can be ports, pins, or nets in the<br /> design. If you specify a clock constraint on a pin that already has<br /> a clock, the new clock replaces the existing one. Specify either a<br /> source or a clock name.|

|Return Type|Description|
|-----------|-----------|
|`integer`|Returns the ID of the clock constraint.|

|Error Code|Description|
|----------|-----------|
|Error: SDC0001|Invalid clock constraint: clock source is incorrect.|
|Error: SDC0006|Invalid clock constraint: clock period is incorrect for the specified clock.|
|Error: SDC0007|Invalid clock constraint: waveform is incorrect.|
|Error: SDC0061|Invalid clock constraint: Missing or Illegal parameter/value.|
|Error: SDC0069|Invalid clock constraint: Need to specify clock name with `-add` option.|

## Supported Families

<table id="GUID-56F9E300-6CAB-48D0-9D92-B4EC8F62D904"><tbody><tr><td>

PolarFire®

</td></tr><tr><td>

PolarFire SoC

</td></tr><tr><td>

SmartFusion® 2

</td></tr><tr><td>

IGLOO® 2

</td></tr><tr><td>

RTG4™

</td></tr></tbody>
</table>## Example

The following<br /> example creates two clocks, one on port CK1 with a period of 6, and the other on<br /> port CK2 with a period of 6, a rising edge at 0, and a falling edge at<br /> 3.

```
create_clock -name {my_user_clock} -period 6 CK1
```

```
create_clock -name {my_other_user_clock} –period 6 –waveform {0 3} {CK2}
```

The<br /> following example creates a clock on port CK3 with a period of 7, a rising edge at<br /> 2, and a falling edge at<br /> 4.

```
create_clock –period 7 –waveform {2 4} [get_ports {CK3}]
```

The following example creates a new clock constraint `clk2`, in addition to `clk1`, on the same source port clk1 without overriding it.

```
create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]
```

```
create_clock -name clk2 –add -period 20 -waveform {0 10} [get_ports clk1]
```

The<br /> following example does not add a new clock constraint, even with the<br /> `-add` option, but overrides the existing clock constraint<br /> because of the same clock names.

**Note:** To add a new clock constraint in addition to the existing clock constraint on the same source port, the clock names must be different.

```
create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]
```

```
create_clock -name clk1 -add -period 50 -waveform {0 25} [get_ports clk1]
```

The following example shows the SDC constraint that must be added for 050 devices, with max accuracy of 4% and 52 MHz \(clock period 19.230 ns\).

```
create_clock -name {OSC_0/I_RCOSC_25_50MHZ/CLKOUT} -period 19.230 [ get_pins {OSC_0/I_RCOSC_25_50MHZ/CLKOUT}]
```

## Related Examples on GitHub

-   [create\_clock](https://github.com/MicrochipTech/Libero-SoC-Design-Suite-Tcl-Examples/tree/basic_tcl_examples/SmartTime/create_clock)

**Parent topic:**[SmartTime Tcl Commands](GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670.md)

