{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619872384879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619872384884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 01 20:33:04 2021 " "Processing started: Sat May 01 20:33:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619872384884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872384884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPCE_Tx -c LPCE_Tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPCE_Tx -c LPCE_Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872384884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619872385372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619872385372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/lpce_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/lpce_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCE_PHY " "Found entity 1: LPCE_PHY" {  } { { "../RTL/LPCE_PHY.v" "" { Text "D:/project/FPGA/LPCE/RTL/LPCE_PHY.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/lpce_tx.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/fpga/lpce/rtl/lpce_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCE_tx " "Found entity 1: LPCE_tx" {  } { { "../RTL/LPCE_tx.v" "" { Text "D:/project/FPGA/LPCE/RTL/LPCE_tx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394241 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPCE_tx_front " "Found entity 2: LPCE_tx_front" {  } { { "../RTL/LPCE_tx.v" "" { Text "D:/project/FPGA/LPCE/RTL/LPCE_tx.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/wptr_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/wptr_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 wptr_full " "Found entity 1: wptr_full" {  } { { "../RTL/FIFO/wptr_full.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/wptr_full.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/sync_w2r.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/sync_w2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_w2r " "Found entity 1: sync_w2r" {  } { { "../RTL/FIFO/sync_w2r.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/sync_w2r.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/sync_r2w.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/sync_r2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_r2w " "Found entity 1: sync_r2w" {  } { { "../RTL/FIFO/sync_r2w.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/sync_r2w.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/sync_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/sync_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ptr " "Found entity 1: sync_ptr" {  } { { "../RTL/FIFO/sync_ptr.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/sync_ptr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/rptr_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/rptr_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rptr_empty " "Found entity 1: rptr_empty" {  } { { "../RTL/FIFO/rptr_empty.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/rptr_empty.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/fifomem_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/fifomem_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem_dp " "Found entity 1: fifomem_dp" {  } { { "../RTL/FIFO/fifomem_dp.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/fifomem_dp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/fifo_2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/fifo_2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem " "Found entity 1: fifomem" {  } { { "../RTL/FIFO/fifo_2mem.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/fifo_2mem.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../RTL/FIFO/async_fifo.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/async_bidir_ramif_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/async_bidir_ramif_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_bidir_ramif_fifo " "Found entity 1: async_bidir_ramif_fifo" {  } { { "../RTL/FIFO/async_bidir_ramif_fifo.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_bidir_ramif_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/fifo/async_bidir_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/lpce/rtl/fifo/async_bidir_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_bidir_fifo " "Found entity 1: async_bidir_fifo" {  } { { "../RTL/FIFO/async_bidir_fifo.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_bidir_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/lpceconfig.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/lpce/rtl/lpceconfig.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/lpce/rtl/lpce_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/fpga/lpce/rtl/lpce_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCE_rx " "Found entity 1: LPCE_rx" {  } { { "../RTL/LPCE_rx.v" "" { Text "D:/project/FPGA/LPCE/RTL/LPCE_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394264 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPCE_rx_front " "Found entity 2: LPCE_rx_front" {  } { { "../RTL/LPCE_rx.v" "" { Text "D:/project/FPGA/LPCE/RTL/LPCE_rx.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LPCE_PHY " "Elaborating entity \"LPCE_PHY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619872394326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCE_tx LPCE_tx:TxU " "Elaborating entity \"LPCE_tx\" for hierarchy \"LPCE_tx:TxU\"" {  } { { "../RTL/LPCE_PHY.v" "TxU" { Text "D:/project/FPGA/LPCE/RTL/LPCE_PHY.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCE_tx_front LPCE_tx:TxU\|LPCE_tx_front:LPCE_tx_front " "Elaborating entity \"LPCE_tx_front\" for hierarchy \"LPCE_tx:TxU\|LPCE_tx_front:LPCE_tx_front\"" {  } { { "../RTL/LPCE_tx.v" "LPCE_tx_front" { Text "D:/project/FPGA/LPCE/RTL/LPCE_tx.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo LPCE_tx:TxU\|async_fifo:FIFO1 " "Elaborating entity \"async_fifo\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\"" {  } { { "../RTL/LPCE_tx.v" "FIFO1" { Text "D:/project/FPGA/LPCE/RTL/LPCE_tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_r2w LPCE_tx:TxU\|async_fifo:FIFO1\|sync_r2w:sync_r2w " "Elaborating entity \"sync_r2w\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\|sync_r2w:sync_r2w\"" {  } { { "../RTL/FIFO/async_fifo.v" "sync_r2w" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_w2r LPCE_tx:TxU\|async_fifo:FIFO1\|sync_w2r:sync_w2r " "Elaborating entity \"sync_w2r\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\|sync_w2r:sync_w2r\"" {  } { { "../RTL/FIFO/async_fifo.v" "sync_w2r" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wptr_full LPCE_tx:TxU\|async_fifo:FIFO1\|wptr_full:wptr_full " "Elaborating entity \"wptr_full\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\|wptr_full:wptr_full\"" {  } { { "../RTL/FIFO/async_fifo.v" "wptr_full" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifomem LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem " "Elaborating entity \"fifomem\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem\"" {  } { { "../RTL/FIFO/async_fifo.v" "fifomem" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rptr_empty LPCE_tx:TxU\|async_fifo:FIFO1\|rptr_empty:rptr_empty " "Elaborating entity \"rptr_empty\" for hierarchy \"LPCE_tx:TxU\|async_fifo:FIFO1\|rptr_empty:rptr_empty\"" {  } { { "../RTL/FIFO/async_fifo.v" "rptr_empty" { Text "D:/project/FPGA/LPCE/RTL/FIFO/async_fifo.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCE_rx LPCE_rx:RxU " "Elaborating entity \"LPCE_rx\" for hierarchy \"LPCE_rx:RxU\"" {  } { { "../RTL/LPCE_PHY.v" "RxU" { Text "D:/project/FPGA/LPCE/RTL/LPCE_PHY.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCE_rx_front LPCE_rx:RxU\|LPCE_rx_front:LPCE_rx_front " "Elaborating entity \"LPCE_rx_front\" for hierarchy \"LPCE_rx:RxU\|LPCE_rx_front:LPCE_rx_front\"" {  } { { "../RTL/LPCE_rx.v" "LPCE_rx_front" { Text "D:/project/FPGA/LPCE/RTL/LPCE_rx.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394350 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1619872394626 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1619872394627 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LPCE_tx:TxU\|async_fifo:FIFO1\|fifomem:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619872394755 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619872394755 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619872394755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872394826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LPCE_rx:RxU\|async_fifo:FIFO1\|fifomem:fifomem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619872394826 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619872394826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "D:/project/FPGA/LPCE/Proj/db/altsyncram_23d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619872394891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872394891 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/rptr_empty.v" "" { Text "D:/project/FPGA/LPCE/RTL/FIFO/rptr_empty.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619872395135 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619872395135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619872395405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619872396087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619872396087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1390 " "Implemented 1390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "137 " "Implemented 137 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619872396218 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619872396218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "864 " "Implemented 864 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619872396218 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619872396218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619872396218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619872396238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 01 20:33:16 2021 " "Processing ended: Sat May 01 20:33:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619872396238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619872396238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619872396238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619872396238 ""}
