# Hi, I'm K ðŸ‘‹
I'm a Verification Engineer passionate about digital design and SoC verification.

ðŸ”­ Iâ€™m currently working on UVM verification projects  
ðŸŒ± Iâ€™m learning advanced SystemVerilog and SoC design  
ðŸ’¬ Ask me about RTL, verification, or Python automation
