Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Feb 09 00:00:49 2016
| Host             : DESKTOP-SG5D71V running 64-bit major release  (build 9200)
| Command          : 
| Design           : cmpy_complex_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.159  |
| Dynamic (W)              | 0.041  |
| Device Static (W)        | 0.119  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.2   |
| Junction Temperature (C) | 26.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |     0.019 |     7188 |       --- |             --- |
|   LUT as Logic          |     0.014 |     3142 |     53200 |            5.91 |
|   CARRY4                |     0.004 |      830 |     13300 |            6.24 |
|   Register              |    <0.001 |     2421 |    106400 |            2.28 |
|   LUT as Shift Register |    <0.001 |       76 |     17400 |            0.44 |
|   Others                |     0.000 |       67 |       --- |             --- |
| Signals                 |     0.015 |     5197 |       --- |             --- |
| Block RAM               |    <0.001 |      2.5 |       140 |            1.79 |
| DSPs                    |     0.006 |        8 |       220 |            3.64 |
| Static Power            |     0.119 |          |           |                 |
| Total                   |     0.159 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.041 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| cmpy_complex_top                                           |     0.041 |
|   cmpy_complex_top_Loop_1_proc143_U0                       |     0.008 |
|     grp_cmpy_complex_top_myatan2_complex_ap_fixed_s_fu_102 |     0.008 |
|       grp_cmpy_complex_top_cordic_base_fu_32               |     0.008 |
|   cmpy_complex_top_Loop_2_proc_U0                          |     0.029 |
|     cmpy_complex_top_mul_19ns_20s_39_3_U12                 |     0.002 |
|       cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U         |     0.002 |
|     cmpy_complex_top_mul_19ns_20s_39_3_U13                 |     0.002 |
|       cmpy_complex_top_mul_19ns_20s_39_3_Mul3S_0_U         |     0.002 |
|     cmpy_complex_top_mul_40ns_38s_77_7_U11                 |     0.003 |
|       cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U         |     0.003 |
|     cmpy_complex_top_mul_mul_10s_18s_28_1_U14              |     0.002 |
|       cmpy_complex_top_mul_mul_10s_18s_28_1_DSP48_0_U      |     0.002 |
|     grp_cmpy_complex_top_cordic_base_1_fu_244              |     0.009 |
|     grp_cmpy_complex_top_cordic_base_fu_238                |     0.007 |
|     grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249       |     0.003 |
|   factor_V_channel_U                                       |    <0.001 |
|     U_FIFO_cmpy_complex_top_factor_V_channel_ram           |    <0.001 |
|   nL_channel_U                                             |    <0.001 |
|     U_FIFO_cmpy_complex_top_nL_channel_ram                 |    <0.001 |
|   refAtans_V_U                                             |    <0.001 |
|     cmpy_complex_top_refAtans_V_memcore_U                  |    <0.001 |
|       cmpy_complex_top_refAtans_V_memcore_ram_U            |    <0.001 |
+------------------------------------------------------------+-----------+


