

================================================================
== Vitis HLS Report for 'expand_seed'
================================================================
* Date:           Mon Nov 17 18:41:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.895 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12481|    12481|  62.405 us|  62.405 us|  12481|  12481|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    12480|    12480|       195|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [vole.cpp:16]   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %iv_val, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_3, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_2, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_1, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %r_strm_0, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %seed_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val"   --->   Operation 15 'read' 'iv_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sd = alloca i64 1" [vole.cpp:17]   --->   Operation 16 'alloca' 'sd' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sd_addr = getelementptr i128 %sd, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'sd_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sd_addr_1 = getelementptr i128 %sd, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'sd_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sd_addr_2 = getelementptr i128 %sd, i64 0, i64 2"   --->   Operation 19 'getelementptr' 'sd_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sd_addr_3 = getelementptr i128 %sd, i64 0, i64 3"   --->   Operation 20 'getelementptr' 'sd_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 0, i7 %t" [vole.cpp:16]   --->   Operation 21 'store' 'store_ln16' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln16 = br void %READ_SEEDS" [vole.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_3 = load i7 %t" [vole.cpp:16]   --->   Operation 23 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln16 = icmp_eq  i7 %t_3, i7 64" [vole.cpp:16]   --->   Operation 24 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%t_4 = add i7 %t_3, i7 1" [vole.cpp:16]   --->   Operation 25 'add' 't_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %READ_SEEDS.split, void %for.end29" [vole.cpp:16]   --->   Operation 26 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_READ_SEEDS, i128 %seed_strm, i128 %sd"   --->   Operation 27 'call' 'call_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln16 = store i7 %t_4, i7 %t" [vole.cpp:16]   --->   Operation 28 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [vole.cpp:37]   --->   Operation 29 'ret' 'ret_ln37' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 30 [1/2] (1.34ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_READ_SEEDS, i128 %seed_strm, i128 %sd"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%fence_ln0 = fence void @_ssdm_op_Fence, i128 %seed_strm, i32 4294967295, i256 %r_strm_0, i256 %r_strm_1, i256 %r_strm_2, i256 %r_strm_3, i32 0"   --->   Operation 31 'fence' 'fence_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.73ns)   --->   "%sd_load = load i2 %sd_addr"   --->   Operation 32 'load' 'sd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 33 [2/2] (0.73ns)   --->   "%sd_load_1 = load i2 %sd_addr_1"   --->   Operation 33 'load' 'sd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%fence_ln24 = fence void @_ssdm_op_Fence, i128 %seed_strm, i32 4294967295, i256 %r_strm_0, i256 %r_strm_1, i256 %r_strm_2, i256 %r_strm_3, i32 0" [vole.cpp:24]   --->   Operation 34 'fence' 'fence_ln24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 35 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load = load i2 %sd_addr"   --->   Operation 35 'load' 'sd_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 36 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_1 = load i2 %sd_addr_1"   --->   Operation 36 'load' 'sd_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%sd_load_2 = load i2 %sd_addr_2"   --->   Operation 37 'load' 'sd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%sd_load_3 = load i2 %sd_addr_3"   --->   Operation 38 'load' 'sd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 39 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_2 = load i2 %sd_addr_2"   --->   Operation 39 'load' 'sd_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 40 [1/2] ( I:0.73ns O:0.73ns )   --->   "%sd_load_3 = load i2 %sd_addr_3"   --->   Operation 40 'load' 'sd_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 41 [2/2] (4.16ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_PROCESS_CHUNKS, i128 %iv_val_read, i128 %sd_load, i256 %r_strm_0, i128 %sd_load_1, i256 %r_strm_1, i128 %sd_load_2, i256 %r_strm_2, i128 %sd_load_3, i256 %r_strm_3, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 4.16> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [vole.cpp:17]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [vole.cpp:16]   --->   Operation 43 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expand_seed_Pipeline_PROCESS_CHUNKS, i128 %iv_val_read, i128 %sd_load, i256 %r_strm_0, i128 %sd_load_1, i256 %r_strm_1, i128 %sd_load_2, i256 %r_strm_2, i128 %sd_load_3, i256 %r_strm_3, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %READ_SEEDS" [vole.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('t', vole.cpp:16) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', vole.cpp:16) of constant 0 on local variable 't', vole.cpp:16 [22]  (0.387 ns)

 <State 2>: 1.093ns
The critical path consists of the following:
	'load' operation 7 bit ('t', vole.cpp:16) on local variable 't', vole.cpp:16 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln16', vole.cpp:16) [26]  (0.706 ns)
	'store' operation 0 bit ('store_ln16', vole.cpp:16) of variable 't', vole.cpp:16 on local variable 't', vole.cpp:16 [40]  (0.387 ns)

 <State 3>: 1.346ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'expand_seed_Pipeline_READ_SEEDS' [32]  (1.346 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.730ns
The critical path consists of the following:
	'load' operation 128 bit ('sd_load') on array 'sd', vole.cpp:17 [34]  (0.730 ns)

 <State 6>: 4.895ns
The critical path consists of the following:
	'load' operation 128 bit ('sd_load_2') on array 'sd', vole.cpp:17 [36]  (0.730 ns)
	'call' operation 0 bit ('call_ln0') to 'expand_seed_Pipeline_PROCESS_CHUNKS' [39]  (4.165 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
