

================================================================
== Vitis HLS Report for 'test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10'
================================================================
* Date:           Mon Oct  7 12:26:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        3mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1097275|  1097275|  3.654 ms|  3.654 ms|  1097275|  1097275|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10  |  1097273|  1097273|        25|          1|          1|  1097250|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      204|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|     1577|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1577|      536|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_14_4_1_U43  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_7ns_7ns_14_4_1_U44  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_7ns_7ns_14_4_1_U45  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_362_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln133_fu_410_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln134_1_fu_377_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln134_fu_447_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln135_fu_482_p2       |         +|   0|  0|  14|           7|           1|
    |and_ln133_fu_434_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_356_p2      |      icmp|   0|  0|  28|          21|          21|
    |icmp_ln134_fu_371_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln135_fu_428_p2      |      icmp|   0|  0|  14|           7|           6|
    |or_ln134_fu_453_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln133_1_fu_440_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln133_fu_416_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln134_1_fu_466_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln134_2_fu_383_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln134_fu_458_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln133_fu_423_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 204|         107|          69|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten33_fu_80   |   9|          2|   14|         28|
    |indvar_flatten46_fu_88   |   9|          2|   21|         42|
    |v47_fu_84                |   9|          2|    7|         14|
    |v48_fu_76                |   9|          2|    7|         14|
    |v49_fu_72                |   9|          2|    7|         14|
    |v6_0_0_WEN_A             |   9|          2|    4|          8|
    |v6_0_1_WEN_A             |   9|          2|    4|          8|
    |v6_1_0_WEN_A             |   9|          2|    4|          8|
    |v6_1_1_WEN_A             |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln140_reg_718                   |  14|   0|   14|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |icmp_ln134_reg_655                  |   1|   0|    1|          0|
    |indvar_flatten33_fu_80              |  14|   0|   14|          0|
    |indvar_flatten46_fu_88              |  21|   0|   21|          0|
    |p_cast_reg_686                      |  14|   0|   64|         50|
    |select_ln134_reg_663                |   7|   0|    7|          0|
    |select_ln134_reg_663_pp0_iter3_reg  |   7|   0|    7|          0|
    |tmp4_reg_915                        |  32|   0|   32|          0|
    |tmp5_reg_920                        |  32|   0|   32|          0|
    |tmp6_reg_925                        |  32|   0|   32|          0|
    |tmp7_reg_930                        |  32|   0|   32|          0|
    |v47_fu_84                           |   7|   0|    7|          0|
    |v48_fu_76                           |   7|   0|    7|          0|
    |v49_fu_72                           |   7|   0|    7|          0|
    |v4_0_0_load_reg_873                 |  32|   0|   32|          0|
    |v4_0_1_load_reg_878                 |  32|   0|   32|          0|
    |v4_1_0_load_reg_735                 |  32|   0|   32|          0|
    |v4_1_1_load_reg_740                 |  32|   0|   32|          0|
    |v50_reg_861                         |  32|   0|   32|          0|
    |v52_reg_895                         |  32|   0|   32|          0|
    |v56_reg_900                         |  32|   0|   32|          0|
    |v59_reg_867                         |  32|   0|   32|          0|
    |v60_reg_905                         |  32|   0|   32|          0|
    |v63_reg_910                         |  32|   0|   32|          0|
    |v66_reg_723                         |  32|   0|   32|          0|
    |v68_reg_801                         |  32|   0|   32|          0|
    |v6_0_0_addr_reg_757                 |  14|   0|   14|          0|
    |v6_0_0_load_reg_781                 |  32|   0|   32|          0|
    |v6_0_1_addr_reg_763                 |  14|   0|   14|          0|
    |v6_0_1_load_reg_786                 |  32|   0|   32|          0|
    |v6_1_0_addr_reg_769                 |  14|   0|   14|          0|
    |v6_1_0_load_reg_791                 |  32|   0|   32|          0|
    |v6_1_1_addr_reg_775                 |  14|   0|   14|          0|
    |v6_1_1_load_reg_796                 |  32|   0|   32|          0|
    |v70_reg_935                         |  32|   0|   32|          0|
    |v72_reg_806                         |  32|   0|   32|          0|
    |v74_reg_940                         |  32|   0|   32|          0|
    |v75_reg_729                         |  32|   0|   32|          0|
    |v76_reg_811                         |  32|   0|   32|          0|
    |v78_reg_945                         |  32|   0|   32|          0|
    |v79_reg_816                         |  32|   0|   32|          0|
    |v81_reg_950                         |  32|   0|   32|          0|
    |zext_ln138_2_reg_702                |  14|   0|   64|         50|
    |zext_ln138_reg_668                  |   7|   0|   14|          7|
    |zext_ln138_reg_668_pp0_iter3_reg    |   7|   0|   14|          7|
    |add_ln140_reg_718                   |  64|  32|   14|          0|
    |p_cast_reg_686                      |  64|  32|   64|         50|
    |v6_0_0_addr_reg_757                 |  64|  32|   14|          0|
    |v6_0_1_addr_reg_763                 |  64|  32|   14|          0|
    |v6_1_0_addr_reg_769                 |  64|  32|   14|          0|
    |v6_1_1_addr_reg_775                 |  64|  32|   14|          0|
    |zext_ln138_2_reg_702                |  64|  32|   64|         50|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1577| 224| 1441|        214|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_239_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_239_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_239_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_239_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_239_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_243_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_243_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_243_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_243_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_243_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_247_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_247_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_247_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_247_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_247_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_251_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_251_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_251_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_251_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_251_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_255_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_255_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_255_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_255_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_255_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_259_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_259_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_259_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_259_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_259_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_263_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_263_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_263_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_263_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_263_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_267_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_267_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_267_p_opcode  |  out|    2|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_267_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_267_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_271_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_271_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_271_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_271_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_275_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_275_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_275_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_275_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_279_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_279_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_279_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_279_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_283_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_283_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_283_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_283_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_287_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_287_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_287_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_287_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_291_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_291_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_291_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_291_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_295_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_295_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_295_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_295_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_299_p_din0    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_299_p_din1    |  out|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_299_p_dout0   |   in|   32|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|grp_fu_299_p_ce      |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_134_9_VITIS_LOOP_135_10|  return value|
|v3_0_0_Addr_A        |  out|   32|        bram|                                                                 v3_0_0|         array|
|v3_0_0_EN_A          |  out|    1|        bram|                                                                 v3_0_0|         array|
|v3_0_0_WEN_A         |  out|    4|        bram|                                                                 v3_0_0|         array|
|v3_0_0_Din_A         |  out|   32|        bram|                                                                 v3_0_0|         array|
|v3_0_0_Dout_A        |   in|   32|        bram|                                                                 v3_0_0|         array|
|v3_0_1_Addr_A        |  out|   32|        bram|                                                                 v3_0_1|         array|
|v3_0_1_EN_A          |  out|    1|        bram|                                                                 v3_0_1|         array|
|v3_0_1_WEN_A         |  out|    4|        bram|                                                                 v3_0_1|         array|
|v3_0_1_Din_A         |  out|   32|        bram|                                                                 v3_0_1|         array|
|v3_0_1_Dout_A        |   in|   32|        bram|                                                                 v3_0_1|         array|
|v3_1_0_Addr_A        |  out|   32|        bram|                                                                 v3_1_0|         array|
|v3_1_0_EN_A          |  out|    1|        bram|                                                                 v3_1_0|         array|
|v3_1_0_WEN_A         |  out|    4|        bram|                                                                 v3_1_0|         array|
|v3_1_0_Din_A         |  out|   32|        bram|                                                                 v3_1_0|         array|
|v3_1_0_Dout_A        |   in|   32|        bram|                                                                 v3_1_0|         array|
|v3_1_1_Addr_A        |  out|   32|        bram|                                                                 v3_1_1|         array|
|v3_1_1_EN_A          |  out|    1|        bram|                                                                 v3_1_1|         array|
|v3_1_1_WEN_A         |  out|    4|        bram|                                                                 v3_1_1|         array|
|v3_1_1_Din_A         |  out|   32|        bram|                                                                 v3_1_1|         array|
|v3_1_1_Dout_A        |   in|   32|        bram|                                                                 v3_1_1|         array|
|v4_0_0_Addr_A        |  out|   32|        bram|                                                                 v4_0_0|         array|
|v4_0_0_EN_A          |  out|    1|        bram|                                                                 v4_0_0|         array|
|v4_0_0_WEN_A         |  out|    4|        bram|                                                                 v4_0_0|         array|
|v4_0_0_Din_A         |  out|   32|        bram|                                                                 v4_0_0|         array|
|v4_0_0_Dout_A        |   in|   32|        bram|                                                                 v4_0_0|         array|
|v4_0_1_Addr_A        |  out|   32|        bram|                                                                 v4_0_1|         array|
|v4_0_1_EN_A          |  out|    1|        bram|                                                                 v4_0_1|         array|
|v4_0_1_WEN_A         |  out|    4|        bram|                                                                 v4_0_1|         array|
|v4_0_1_Din_A         |  out|   32|        bram|                                                                 v4_0_1|         array|
|v4_0_1_Dout_A        |   in|   32|        bram|                                                                 v4_0_1|         array|
|v4_1_0_Addr_A        |  out|   32|        bram|                                                                 v4_1_0|         array|
|v4_1_0_EN_A          |  out|    1|        bram|                                                                 v4_1_0|         array|
|v4_1_0_WEN_A         |  out|    4|        bram|                                                                 v4_1_0|         array|
|v4_1_0_Din_A         |  out|   32|        bram|                                                                 v4_1_0|         array|
|v4_1_0_Dout_A        |   in|   32|        bram|                                                                 v4_1_0|         array|
|v4_1_1_Addr_A        |  out|   32|        bram|                                                                 v4_1_1|         array|
|v4_1_1_EN_A          |  out|    1|        bram|                                                                 v4_1_1|         array|
|v4_1_1_WEN_A         |  out|    4|        bram|                                                                 v4_1_1|         array|
|v4_1_1_Din_A         |  out|   32|        bram|                                                                 v4_1_1|         array|
|v4_1_1_Dout_A        |   in|   32|        bram|                                                                 v4_1_1|         array|
|v6_0_0_Addr_A        |  out|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_0_EN_A          |  out|    1|        bram|                                                                 v6_0_0|         array|
|v6_0_0_WEN_A         |  out|    4|        bram|                                                                 v6_0_0|         array|
|v6_0_0_Din_A         |  out|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_0_Dout_A        |   in|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_0_Addr_B        |  out|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_0_EN_B          |  out|    1|        bram|                                                                 v6_0_0|         array|
|v6_0_0_WEN_B         |  out|    4|        bram|                                                                 v6_0_0|         array|
|v6_0_0_Din_B         |  out|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_0_Dout_B        |   in|   32|        bram|                                                                 v6_0_0|         array|
|v6_0_1_Addr_A        |  out|   32|        bram|                                                                 v6_0_1|         array|
|v6_0_1_EN_A          |  out|    1|        bram|                                                                 v6_0_1|         array|
|v6_0_1_WEN_A         |  out|    4|        bram|                                                                 v6_0_1|         array|
|v6_0_1_Din_A         |  out|   32|        bram|                                                                 v6_0_1|         array|
|v6_0_1_Dout_A        |   in|   32|        bram|                                                                 v6_0_1|         array|
|v6_0_1_Addr_B        |  out|   32|        bram|                                                                 v6_0_1|         array|
|v6_0_1_EN_B          |  out|    1|        bram|                                                                 v6_0_1|         array|
|v6_0_1_WEN_B         |  out|    4|        bram|                                                                 v6_0_1|         array|
|v6_0_1_Din_B         |  out|   32|        bram|                                                                 v6_0_1|         array|
|v6_0_1_Dout_B        |   in|   32|        bram|                                                                 v6_0_1|         array|
|v6_1_0_Addr_A        |  out|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_0_EN_A          |  out|    1|        bram|                                                                 v6_1_0|         array|
|v6_1_0_WEN_A         |  out|    4|        bram|                                                                 v6_1_0|         array|
|v6_1_0_Din_A         |  out|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_0_Dout_A        |   in|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_0_Addr_B        |  out|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_0_EN_B          |  out|    1|        bram|                                                                 v6_1_0|         array|
|v6_1_0_WEN_B         |  out|    4|        bram|                                                                 v6_1_0|         array|
|v6_1_0_Din_B         |  out|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_0_Dout_B        |   in|   32|        bram|                                                                 v6_1_0|         array|
|v6_1_1_Addr_A        |  out|   32|        bram|                                                                 v6_1_1|         array|
|v6_1_1_EN_A          |  out|    1|        bram|                                                                 v6_1_1|         array|
|v6_1_1_WEN_A         |  out|    4|        bram|                                                                 v6_1_1|         array|
|v6_1_1_Din_A         |  out|   32|        bram|                                                                 v6_1_1|         array|
|v6_1_1_Dout_A        |   in|   32|        bram|                                                                 v6_1_1|         array|
|v6_1_1_Addr_B        |  out|   32|        bram|                                                                 v6_1_1|         array|
|v6_1_1_EN_B          |  out|    1|        bram|                                                                 v6_1_1|         array|
|v6_1_1_WEN_B         |  out|    4|        bram|                                                                 v6_1_1|         array|
|v6_1_1_Din_B         |  out|   32|        bram|                                                                 v6_1_1|         array|
|v6_1_1_Dout_B        |   in|   32|        bram|                                                                 v6_1_1|         array|
+---------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

