// Seed: 844538710
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    output logic id_2
);
  assign id_2 = 1;
  always @(negedge 1) begin
    id_2 <= id_0;
  end
  wire id_4;
  module_0(
      id_4, id_4
  );
  assign id_2 = 1 == 1;
endmodule
module module_2 ();
  assign id_1 = 1;
  module_0(
      id_1, id_1
  );
  wire id_3, id_4;
  always @(id_4)
    if (1)
      if (1) begin
        wait (1);
      end else $display;
endmodule
