$comment
	File created using the following command:
		vcd file orag_assiment_v2.msim.vcd -direction
$end
$date
	Fri May 17 19:46:10 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module orag_v2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 10 " R_DATA_IN [9:0] $end
$var reg 1 # reset $end
$var wire 1 $ A_OUT [9] $end
$var wire 1 % A_OUT [8] $end
$var wire 1 & A_OUT [7] $end
$var wire 1 ' A_OUT [6] $end
$var wire 1 ( A_OUT [5] $end
$var wire 1 ) A_OUT [4] $end
$var wire 1 * A_OUT [3] $end
$var wire 1 + A_OUT [2] $end
$var wire 1 , A_OUT [1] $end
$var wire 1 - A_OUT [0] $end
$var wire 1 . Mem_out [9] $end
$var wire 1 / Mem_out [8] $end
$var wire 1 0 Mem_out [7] $end
$var wire 1 1 Mem_out [6] $end
$var wire 1 2 Mem_out [5] $end
$var wire 1 3 Mem_out [4] $end
$var wire 1 4 Mem_out [3] $end
$var wire 1 5 Mem_out [2] $end
$var wire 1 6 Mem_out [1] $end
$var wire 1 7 Mem_out [0] $end
$var wire 1 8 opcode [1] $end
$var wire 1 9 opcode [0] $end
$var wire 1 : tt [7] $end
$var wire 1 ; tt [6] $end
$var wire 1 < tt [5] $end
$var wire 1 = tt [4] $end
$var wire 1 > tt [3] $end
$var wire 1 ? tt [2] $end
$var wire 1 @ tt [1] $end
$var wire 1 A tt [0] $end
$var wire 1 B x1 $end
$var wire 1 C x2 $end
$var wire 1 D x3 $end
$var wire 1 E x4 $end
$var wire 1 F x5 $end
$var wire 1 G x6 $end
$var wire 1 H x7 $end
$var wire 1 I x8 $end
$var wire 1 J sampler $end
$scope module i1 $end
$var wire 1 K gnd $end
$var wire 1 L vcc $end
$var wire 1 M unknown $end
$var tri1 1 N devclrn $end
$var tri1 1 O devpor $end
$var tri1 1 P devoe $end
$var wire 1 Q R_DATA_IN[9]~input_o $end
$var wire 1 R R_DATA_IN[8]~input_o $end
$var wire 1 S x8~output_o $end
$var wire 1 T x7~output_o $end
$var wire 1 U x6~output_o $end
$var wire 1 V x5~output_o $end
$var wire 1 W x4~output_o $end
$var wire 1 X x3~output_o $end
$var wire 1 Y x2~output_o $end
$var wire 1 Z x1~output_o $end
$var wire 1 [ A_OUT[9]~output_o $end
$var wire 1 \ A_OUT[8]~output_o $end
$var wire 1 ] A_OUT[7]~output_o $end
$var wire 1 ^ A_OUT[6]~output_o $end
$var wire 1 _ A_OUT[5]~output_o $end
$var wire 1 ` A_OUT[4]~output_o $end
$var wire 1 a A_OUT[3]~output_o $end
$var wire 1 b A_OUT[2]~output_o $end
$var wire 1 c A_OUT[1]~output_o $end
$var wire 1 d A_OUT[0]~output_o $end
$var wire 1 e Mem_out[9]~output_o $end
$var wire 1 f Mem_out[8]~output_o $end
$var wire 1 g Mem_out[7]~output_o $end
$var wire 1 h Mem_out[6]~output_o $end
$var wire 1 i Mem_out[5]~output_o $end
$var wire 1 j Mem_out[4]~output_o $end
$var wire 1 k Mem_out[3]~output_o $end
$var wire 1 l Mem_out[2]~output_o $end
$var wire 1 m Mem_out[1]~output_o $end
$var wire 1 n Mem_out[0]~output_o $end
$var wire 1 o opcode[1]~output_o $end
$var wire 1 p opcode[0]~output_o $end
$var wire 1 q tt[7]~output_o $end
$var wire 1 r tt[6]~output_o $end
$var wire 1 s tt[5]~output_o $end
$var wire 1 t tt[4]~output_o $end
$var wire 1 u tt[3]~output_o $end
$var wire 1 v tt[2]~output_o $end
$var wire 1 w tt[1]~output_o $end
$var wire 1 x tt[0]~output_o $end
$var wire 1 y clk~input_o $end
$var wire 1 z clk~inputclkctrl_outclk $end
$var wire 1 { reset~input_o $end
$var wire 1 | inst27|Mem~4_combout $end
$var wire 1 } T_reg_1|t0|Q~0_combout $end
$var wire 1 ~ T_reg_1|t0|Q~feeder_combout $end
$var wire 1 !! T_reg_1|t0|Q~q $end
$var wire 1 "! T_reg_1|t2|Q~0_combout $end
$var wire 1 #! DEC3x8_1|Decoder0~1_combout $end
$var wire 1 $! DEC3x8_1|Decoder0~2_combout $end
$var wire 1 %! controller|xo5~combout $end
$var wire 1 &! T_reg_1|t2|Q~1_combout $end
$var wire 1 '! T_reg_1|t2|Q~q $end
$var wire 1 (! DEC3x8_1|Decoder0~4_combout $end
$var wire 1 )! controller|xo2~combout $end
$var wire 1 *! controller|xo4~combout $end
$var wire 1 +! MBR_1|r9|comb_4|Q~0_combout $end
$var wire 1 ,! MBR_1|r3|comb_4|Q~q $end
$var wire 1 -! IR|r3|comb_4|Q~0_combout $end
$var wire 1 .! IR|r9|comb_4|Q~1_combout $end
$var wire 1 /! IR|r3|comb_4|Q~q $end
$var wire 1 0! controller|xo2~clkctrl_outclk $end
$var wire 1 1! inst|address[0]~8_combout $end
$var wire 1 2! reset~inputclkctrl_outclk $end
$var wire 1 3! inst|address[3]~15 $end
$var wire 1 4! inst|address[4]~16_combout $end
$var wire 1 5! inst|address[4]~17 $end
$var wire 1 6! inst|address[5]~18_combout $end
$var wire 1 7! inst|address[5]~19 $end
$var wire 1 8! inst|address[6]~20_combout $end
$var wire 1 9! inst|address[6]~21 $end
$var wire 1 :! inst|address[7]~22_combout $end
$var wire 1 ;! inst|LessThan0~0_combout $end
$var wire 1 <! inst|LessThan0~1_combout $end
$var wire 1 =! inst|address[0]~9 $end
$var wire 1 >! inst|address[1]~10_combout $end
$var wire 1 ?! inst|address[1]~11 $end
$var wire 1 @! inst|address[2]~12_combout $end
$var wire 1 A! inst|address[2]~13 $end
$var wire 1 B! inst|address[3]~14_combout $end
$var wire 1 C! MAR|r3|comb_4|Q~0_combout $end
$var wire 1 D! controller|g3~0_combout $end
$var wire 1 E! MAR|r0|comb_4|Q~1_combout $end
$var wire 1 F! MAR|r3|comb_4|Q~q $end
$var wire 1 G! inst27|Mem~7_combout $end
$var wire 1 H! MBR_1|r0|comb_4|Q~q $end
$var wire 1 I! IR|r0|comb_4|Q~0_combout $end
$var wire 1 J! IR|r0|comb_4|Q~q $end
$var wire 1 K! MAR|r0|comb_4|Q~0_combout $end
$var wire 1 L! MAR|r0|comb_4|Q~q $end
$var wire 1 M! inst27|Mem~6_combout $end
$var wire 1 N! MBR_1|r1|comb_4|Q~q $end
$var wire 1 O! IR|r1|comb_4|Q~0_combout $end
$var wire 1 P! IR|r1|comb_4|Q~q $end
$var wire 1 Q! MAR|r1|comb_4|Q~0_combout $end
$var wire 1 R! MAR|r1|comb_4|Q~q $end
$var wire 1 S! inst27|Mem~0_combout $end
$var wire 1 T! MBR_1|r9|comb_4|Q~q $end
$var wire 1 U! IR|r9|comb_4|Q~0_combout $end
$var wire 1 V! IR|r9|comb_4|Q~q $end
$var wire 1 W! controller|o1~combout $end
$var wire 1 X! inst27|Mem~5_combout $end
$var wire 1 Y! MBR_1|r2|comb_4|Q~q $end
$var wire 1 Z! IR|r2|comb_4|Q~0_combout $end
$var wire 1 [! IR|r2|comb_4|Q~q $end
$var wire 1 \! MAR|r2|comb_4|Q~0_combout $end
$var wire 1 ]! MAR|r2|comb_4|Q~q $end
$var wire 1 ^! inst27|Mem~1_combout $end
$var wire 1 _! MBR_1|r8|comb_4|Q~q $end
$var wire 1 `! IR|r8|comb_4|Q~0_combout $end
$var wire 1 a! IR|r8|comb_4|Q~q $end
$var wire 1 b! DEC3x8_1|Decoder0~3_combout $end
$var wire 1 c! controller|xa6~combout $end
$var wire 1 d! T_reg_1|t1|Q~0_combout $end
$var wire 1 e! T_reg_1|t1|Q~q $end
$var wire 1 f! DEC3x8_1|Decoder0~0_combout $end
$var wire 1 g! controller|xo7~combout $end
$var wire 1 h! inst27|Mem~2_combout $end
$var wire 1 i! MBR_1|r7|comb_4|Q~q $end
$var wire 1 j! R_DATA_IN[7]~input_o $end
$var wire 1 k! R|r7|comb_4|Q~0_combout $end
$var wire 1 l! R|r7|comb_4|Q~q $end
$var wire 1 m! A|r7|comb_4|Q~0_combout $end
$var wire 1 n! A|r6|comb_4|Q~0_combout $end
$var wire 1 o! A|r7|comb_4|Q~q $end
$var wire 1 p! MBR_1|r5|comb_4|Q~0_combout $end
$var wire 1 q! MBR_1|r5|comb_4|Q~1_combout $end
$var wire 1 r! MBR_1|r5|comb_4|Q~q $end
$var wire 1 s! R_DATA_IN[6]~input_o $end
$var wire 1 t! R|r6|comb_4|Q~0_combout $end
$var wire 1 u! R|r6|comb_4|Q~q $end
$var wire 1 v! A|r6|comb_4|Q~1_combout $end
$var wire 1 w! A|r6|comb_4|Q~q $end
$var wire 1 x! R_DATA_IN[5]~input_o $end
$var wire 1 y! R|r5|comb_4|Q~0_combout $end
$var wire 1 z! R|r5|comb_4|Q~q $end
$var wire 1 {! A|r5|comb_4|Q~0_combout $end
$var wire 1 |! A|r5|comb_4|Q~q $end
$var wire 1 }! inst27|Mem~3_combout $end
$var wire 1 ~! MBR_1|r4|comb_4|Q~q $end
$var wire 1 !" R_DATA_IN[4]~input_o $end
$var wire 1 "" R|r4|comb_4|Q~0_combout $end
$var wire 1 #" R|r4|comb_4|Q~q $end
$var wire 1 $" A|r4|comb_4|Q~0_combout $end
$var wire 1 %" A|r4|comb_4|Q~q $end
$var wire 1 &" R_DATA_IN[3]~input_o $end
$var wire 1 '" R|r3|comb_4|Q~0_combout $end
$var wire 1 (" R|r3|comb_4|Q~q $end
$var wire 1 )" A|r3|comb_4|Q~0_combout $end
$var wire 1 *" A|r3|comb_4|Q~q $end
$var wire 1 +" R_DATA_IN[2]~input_o $end
$var wire 1 ," R|r2|comb_4|Q~0_combout $end
$var wire 1 -" R|r2|comb_4|Q~q $end
$var wire 1 ." A|r2|comb_4|Q~0_combout $end
$var wire 1 /" A|r2|comb_4|Q~q $end
$var wire 1 0" R_DATA_IN[1]~input_o $end
$var wire 1 1" R|r1|comb_4|Q~0_combout $end
$var wire 1 2" R|r1|comb_4|Q~q $end
$var wire 1 3" A|r1|comb_4|Q~0_combout $end
$var wire 1 4" A|r1|comb_4|Q~q $end
$var wire 1 5" R_DATA_IN[0]~input_o $end
$var wire 1 6" R|r0|comb_4|Q~0_combout $end
$var wire 1 7" R|r0|comb_4|Q~q $end
$var wire 1 8" A|r0|comb_4|Q~0_combout $end
$var wire 1 9" A|r0|comb_4|Q~q $end
$var wire 1 :" DEC3x8_1|Decoder0~5_combout $end
$var wire 1 ;" DEC3x8_1|Decoder0~6_combout $end
$var wire 1 <" DEC3x8_1|Decoder0~7_combout $end
$var wire 1 =" inst|address [7] $end
$var wire 1 >" inst|address [6] $end
$var wire 1 ?" inst|address [5] $end
$var wire 1 @" inst|address [4] $end
$var wire 1 A" inst|address [3] $end
$var wire 1 B" inst|address [2] $end
$var wire 1 C" inst|address [1] $end
$var wire 1 D" inst|address [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b100101100 "
0#
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
07
06
05
04
03
02
01
00
0/
0.
09
08
1A
0@
0?
0>
0=
0<
0;
0:
1B
0C
0D
0E
0F
0G
0H
0I
xJ
0K
1L
xM
1N
1O
1P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
0y
0z
0{
1|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
13!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
1&"
1'"
0("
0)"
0*"
1+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
$end
#20000
1!
1y
1z
0J
1-"
1("
1z!
1!!
1."
1)"
1{!
1d!
0}
0<"
1;"
0W!
1)!
10!
0~
0E!
0x
1w
0Z
1X
0A
1@
0B
1D
1*!
1+!
1W
1E
1D"
1=!
01!
1>!
#40000
0!
0y
0z
1J
#60000
1!
1y
1z
0J
1e!
0!!
1_!
1H!
1,!
1.!
1}
1`!
1I!
1-!
1f
1n
1k
1/
17
14
0;"
1f!
0)!
00!
1~
0w
1v
1S
0X
0@
1?
1I
0D
0*!
0+!
0W
0E
#80000
0!
0y
0z
1J
#100000
1!
1y
1z
0J
1J!
1/!
1!!
1a!
1K!
1C!
0d!
0.!
1"!
0}
1p
19
0f!
1b!
1&!
0~
0v
0S
1u
0?
0I
1>
1g!
1c!
1n!
0&!
1T
1U
1H
1G
#120000
0!
0y
0z
1J
#140000
1!
1y
1z
0J
0e!
0!!
1/"
1*"
1|!
0"!
1}
1b
1a
1_
1+
1*
1(
1<"
0b!
1W!
1~
1E!
0C!
1x
0u
1Z
1A
0>
1B
0g!
0c!
0n!
0T
0U
0H
0G
#160000
0!
0y
0z
1J
#180000
1!
1y
1z
0J
1L!
1!!
1S!
1M!
1d!
0}
0<"
1;"
0W!
1)!
10!
0~
0E!
1C!
0x
1w
0Z
1X
0A
1@
0B
1D
1*!
1+!
1W
1E
1C"
0D"
0?!
0>!
0=!
11!
1@!
1?!
1>!
0@!
#200000
0!
0y
0z
1J
#220000
1!
1y
1z
0J
1e!
0!!
1T!
1N!
1.!
1}
1U!
1O!
1e
1m
1.
16
0;"
1f!
0)!
00!
1~
0w
1v
1S
0X
0@
1?
1I
0D
0*!
0+!
0W
0E
#240000
0!
0y
0z
1J
#260000
1!
1y
1z
0J
1P!
1!!
1V!
1Q!
0d!
0.!
1"!
0}
1o
18
0f!
1b!
1W!
1&!
0~
0K!
1E!
0C!
0v
0S
1u
1Z
0?
0I
1>
1B
#280000
0!
0y
0z
1J
#300000
1!
1y
1z
0J
0e!
1'!
1R!
0L!
0!!
1}!
1h!
1X!
1}
1:"
0b!
0W!
1)!
10!
1~
1K!
0E!
1C!
1t
0u
0Z
1X
1=
0>
0B
1D
1*!
1+!
1W
1E
1D"
1=!
01!
0?!
0>!
1@!
#320000
0!
0y
0z
1J
#340000
1!
1y
1z
0J
1!!
1~!
1i!
1Y!
1d!
0}
1Z!
1j
1g
1l
13
10
15
0:"
0)!
1$!
00!
0~
0t
0X
1s
0=
0D
1<
0*!
1D!
0+!
1E!
0W
1Y
0E
1C
#360000
0!
0y
0z
1J
#380000
1!
1y
1z
0J
1e!
1L!
1F!
0!!
0}!
0h!
0^!
0S!
0M!
0G!
1}
1(!
0$!
1~
1r
0s
1;
0<
1*!
0D!
1+!
0E!
1W
0Y
1E
0C
#400000
0!
0y
0z
1J
#420000
1!
1y
1z
0J
1!!
0~!
0i!
0_!
0T!
0N!
0H!
0d!
0"!
0}
0`!
0U!
0O!
0I!
0j
0g
0f
0e
0m
0n
03
00
0/
0.
06
07
0(!
1#!
0&!
0~
0r
1q
0;
1:
0*!
1%!
0+!
0{!
1n!
0W
1V
0E
1F
1g!
1T
1H
#440000
0!
0y
0z
1J
#460000
1!
1y
1z
0J
0e!
0'!
0!!
0|!
1}
0_
0(
1<"
1W!
0#!
1~
1E!
0C!
1x
1Z
0q
1A
1B
0:
0%!
1{!
0n!
0V
0F
0g!
0T
0H
#480000
0!
0y
0z
1J
#500000
b1100101100 "
b1000101100 "
b1001101100 "
b1001100100 "
b1001100101 "
1!
15"
0&"
1s!
0R
1Q
1y
1z
0J
16"
0'"
1t!
0F!
1!!
1}!
1^!
0X!
1G!
0|
1d!
0}
0<"
1;"
0W!
1)!
10!
0~
0E!
1C!
0x
1w
0Z
1X
0A
1@
0B
1D
1*!
1+!
1W
1E
1B"
0C"
0D"
1A!
0@!
1?!
1>!
0=!
11!
1B!
0A!
1@!
0>!
0B!
#520000
0!
0y
0z
1J
#540000
1!
1y
1z
0J
1e!
17"
0("
1u!
0!!
1~!
1_!
0Y!
1H!
0,!
1.!
18"
0)"
1v!
1}
1`!
0Z!
1I!
0-!
1j
1f
0l
1n
0k
13
1/
05
17
04
0;"
1f!
0)!
00!
1~
0w
1v
1S
0X
0@
1?
1I
0D
0*!
0+!
0W
0E
#560000
0!
0y
0z
1J
#580000
1!
1y
1z
0J
0P!
0/!
1!!
0V!
0Q!
0C!
0d!
0.!
1"!
0}
0o
08
0f!
1b!
1&!
0~
0v
0S
1u
0?
0I
1>
1g!
1c!
1n!
0&!
1T
1U
1H
1G
#600000
0!
0y
0z
1J
#620000
1!
1y
1z
0J
0e!
0!!
19"
0*"
1|!
1w!
0"!
1}
1d
0a
1_
1^
1-
0*
1(
1'
1<"
0b!
1W!
1~
1\!
0K!
1E!
1x
0u
1Z
1A
0>
1B
0g!
0c!
0n!
0T
0U
0H
0G
#640000
0!
0y
0z
1J
#660000
1!
1y
1z
0J
1]!
0R!
0L!
1!!
0}!
0^!
1X!
1S!
1|
1d!
0}
0<"
1;"
0W!
1)!
10!
0~
0\!
1K!
0E!
0x
1w
0Z
1X
0A
1@
0B
1D
1*!
1+!
1W
1E
1D"
1=!
01!
1>!
#680000
0!
0y
0z
1J
#700000
1!
1y
1z
0J
1e!
0!!
0~!
0_!
1Y!
1T!
1,!
1.!
1}
0`!
1Z!
1U!
1-!
0j
0f
1l
1e
1k
03
0/
15
1.
14
0;"
1f!
0)!
00!
1~
0w
1v
1S
0X
0@
1?
1I
0D
0*!
0+!
0W
0E
#720000
0!
0y
0z
1J
#740000
1!
1y
1z
0J
1[!
1/!
1!!
1V!
0a!
1\!
1C!
0d!
0.!
1"!
0}
1o
0p
18
09
0f!
1b!
1W!
1&!
0~
1E!
0C!
0v
0S
1u
1Z
0?
0I
1>
1B
#760000
0!
0y
0z
1J
#780000
1!
1y
1z
0J
0e!
1'!
1L!
0!!
1^!
1M!
0G!
1}
1:"
0b!
0W!
1)!
10!
1~
0E!
1C!
1t
0u
0Z
1X
1=
0>
0B
1D
1*!
1+!
1W
1E
1C"
0D"
0?!
0>!
0=!
11!
1A!
0@!
1?!
1>!
1B!
0A!
1@!
0B!
#800000
0!
0y
0z
1J
#820000
1!
1y
1z
0J
1!!
1_!
1N!
0H!
1d!
0}
1`!
1O!
0I!
1f
1m
0n
1/
16
07
0:"
0)!
1$!
00!
0~
0t
0X
1s
0=
0D
1<
0*!
1%!
0+!
08"
13"
1)"
0{!
0v!
1n!
0d!
0&!
0W
1V
0E
1F
1g!
1T
1H
#840000
0!
0y
0z
1J
#860000
1!
1y
1z
0J
0'!
0!!
09"
14"
1*"
0|!
0w!
0"!
1}
0d
1c
1a
0_
0^
0-
1,
1*
0(
0'
1<"
1W!
0$!
1~
1Q!
0K!
1E!
0C!
1x
1Z
0s
1A
1B
0<
0%!
18"
03"
0)"
1{!
1v!
0n!
0V
0F
0g!
0T
0H
#880000
0!
0y
0z
1J
#900000
1!
1y
1z
0J
1R!
0L!
1!!
0^!
0X!
0S!
0M!
0|
1d!
0}
0<"
1;"
0W!
1)!
10!
0~
0Q!
1K!
0E!
1C!
0x
1w
0Z
1X
0A
1@
0B
1D
1*!
1+!
1W
1E
1D"
1=!
01!
0?!
0>!
1A!
0@!
1B!
#920000
0!
0y
0z
1J
#940000
1!
1y
1z
0J
1e!
0!!
0_!
0Y!
0T!
0N!
0,!
1.!
1}
0`!
0Z!
0U!
0O!
0-!
0f
0l
0e
0m
0k
0/
05
0.
06
04
0;"
1f!
0)!
00!
1~
0w
1v
1S
0X
0@
1?
1I
0D
0*!
0+!
0W
0E
#960000
0!
0y
0z
1J
#980000
1!
1y
1z
0J
0[!
0J!
0/!
1!!
0V!
0\!
0K!
0C!
0d!
0.!
1"!
0}
0o
08
0f!
1b!
1&!
0~
0v
0S
1u
0?
0I
1>
#1000000
