/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module fabric_GJC44(\$auto$rs_design_edit.cc:841:execute$1700 , \$auto$rs_design_edit.cc:841:execute$1701 , \$auto$rs_design_edit.cc:841:execute$1702 , \$auto$rs_design_edit.cc:841:execute$1703 , \$auto$rs_design_edit.cc:841:execute$1704 , \$auto$rs_design_edit.cc:841:execute$1705 , \$auto$rs_design_edit.cc:841:execute$1706 , \$auto$rs_design_edit.cc:841:execute$1707 , \$auto$rs_design_edit.cc:841:execute$1708 , clkGHz_clkbuf, \data_i_serdes[0] , \data_i_serdes[1] , \data_i_serdes[2] , \data_i_serdes[3] , \data_i_serdes[4] , \data_i_serdes[5] , \data_i_serdes[6] , \data_i_serdes[7] , \data_i_serdes[8] , \data_i_serdes[9] , \data_i_serdes_reg[0] 
, \data_i_serdes_reg[1] , \data_i_serdes_reg[2] , \data_i_serdes_reg[3] , \data_i_serdes_reg[4] , \data_i_serdes_reg[5] , \data_i_serdes_reg[6] , \data_i_serdes_reg[7] , \data_i_serdes_reg[8] , \data_i_serdes_reg[9] , data_i_valid, enable_buf, enable_buf_n, fabric_clk_div, ready_buf, reset_buf, reset_buf_n);
  output \data_i_serdes_reg[5] ;
  output \data_i_serdes_reg[4] ;
  output \data_i_serdes_reg[3] ;
  output \data_i_serdes_reg[2] ;
  output \data_i_serdes_reg[1] ;
  output \data_i_serdes_reg[0] ;
  input \data_i_serdes[9] ;
  input \data_i_serdes[8] ;
  input \data_i_serdes[7] ;
  input \data_i_serdes[6] ;
  input \data_i_serdes[5] ;
  input \data_i_serdes[4] ;
  input \data_i_serdes[3] ;
  input \data_i_serdes[2] ;
  input \data_i_serdes[1] ;
  input \data_i_serdes[0] ;
  output \$auto$rs_design_edit.cc:841:execute$1705 ;
  output \$auto$rs_design_edit.cc:841:execute$1701 ;
  output \$auto$rs_design_edit.cc:841:execute$1706 ;
  input clkGHz_clkbuf;
  output \$auto$rs_design_edit.cc:841:execute$1702 ;
  output \$auto$rs_design_edit.cc:841:execute$1707 ;
  output \$auto$rs_design_edit.cc:841:execute$1708 ;
  output \data_i_serdes_reg[7] ;
  output \data_i_serdes_reg[9] ;
  input data_i_valid;
  output \data_i_serdes_reg[6] ;
  output enable_buf;
  input enable_buf_n;
  output \$auto$rs_design_edit.cc:841:execute$1703 ;
  input fabric_clk_div;
  output \$auto$rs_design_edit.cc:841:execute$1700 ;
  output ready_buf;
  output \$auto$rs_design_edit.cc:841:execute$1704 ;
  input reset_buf;
  output reset_buf_n;
  output \data_i_serdes_reg[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire \wait_pll[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire \data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90.17-90.42" *)
  wire \$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ;
  wire \$abc$1140$abc$687$li0_li0 ;
  wire \$abc$1140$abc$687$li1_li1 ;
  wire \$abc$1140$abc$687$li2_li2 ;
  wire \$abc$1140$abc$687$li3_li3 ;
  wire \$abc$1140$abc$687$li4_li4 ;
  wire \$abc$1140$abc$687$li5_li5 ;
  wire \$abc$1140$abc$687$li6_li6 ;
  wire \$abc$1140$abc$687$li7_li7 ;
  wire \$abc$1668$new_new_n26__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ;
  wire \$auto$rs_design_edit.cc:841:execute$1705 ;
  wire \$auto$rs_design_edit.cc:841:execute$1701 ;
  wire \$auto$rs_design_edit.cc:841:execute$1706 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:35.10-35.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:35.10-35.23" *)
  wire clkGHz_clkbuf;
  wire \$auto$rs_design_edit.cc:841:execute$1702 ;
  wire \$auto$rs_design_edit.cc:841:execute$1707 ;
  wire \$auto$rs_design_edit.cc:841:execute$1708 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:31.10-31.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:31.10-31.22" *)
  wire data_i_valid;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:21.10-21.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:21.10-21.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:20.10-20.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:20.10-20.22" *)
  wire enable_buf_n;
  wire \$auto$rs_design_edit.cc:841:execute$1703 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:27.10-27.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:27.10-27.24" *)
  wire fabric_clk_div;
  wire \$auto$rs_design_edit.cc:841:execute$1700 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:33.10-33.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:33.10-33.19" *)
  wire ready_buf;
  wire \$auto$rs_design_edit.cc:841:execute$1704 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:18.10-18.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:18.10-18.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:19.10-19.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:19.10-19.21" *)
  wire reset_buf_n;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire \data_i_serdes_reg[8] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$659  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[5] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[5] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$660  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[6] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[6] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$661  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[7] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[7] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$662  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[8] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[8] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$663  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[9] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[9] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$688  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li0_li0 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[0] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$689  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li1_li1 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[1] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$690  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li2_li2 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[2] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$691  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li3_li3 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[3] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$692  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li4_li4 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[4] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$693  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li5_li5 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[5] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$694  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li6_li6 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[6] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$695  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li7_li7 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(\wait_pll[7] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1669  (
    .A({ \wait_pll[2] , \wait_pll[1] , \wait_pll[0] , \wait_pll[5] , \wait_pll[4] , \wait_pll[3]  }),
    .Y(\$abc$1668$new_new_n26__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1670  (
    .A({ \$abc$1668$new_new_n26__ , \wait_pll[7] , \wait_pll[6]  }),
    .Y(ready_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1671  (
    .A({ \wait_pll[7] , \$abc$1668$new_new_n26__ , \wait_pll[6]  }),
    .Y(\$abc$1140$abc$687$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1672  (
    .A({ \$abc$1668$new_new_n26__ , \wait_pll[6]  }),
    .Y(\$abc$1140$abc$687$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1673  (
    .A({ \wait_pll[4] , \wait_pll[2] , \wait_pll[1] , \wait_pll[0] , \wait_pll[3]  }),
    .Y(\$abc$1140$abc$687$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1674  (
    .A({ \wait_pll[5] , \wait_pll[2] , \wait_pll[1] , \wait_pll[0] , \wait_pll[4] , \wait_pll[3]  }),
    .Y(\$abc$1140$abc$687$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1675  (
    .A({ \wait_pll[3] , \wait_pll[2] , \wait_pll[1] , \wait_pll[0]  }),
    .Y(\$abc$1140$abc$687$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1676  (
    .A({ \wait_pll[2] , \wait_pll[1] , \wait_pll[0]  }),
    .Y(\$abc$1140$abc$687$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1677  (
    .A({ \$abc$1668$new_new_n26__ , data_i_valid, \wait_pll[7] , \wait_pll[6]  }),
    .Y(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1678  (
    .A({ \wait_pll[1] , \wait_pll[0]  }),
    .Y(\$abc$1140$abc$687$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1679  (
    .A(reset_buf),
    .Y(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h7f)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1680  (
    .A({ \$abc$1668$new_new_n26__ , \wait_pll[7] , \wait_pll[6]  }),
    .Y(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1681  (
    .A(enable_buf_n),
    .Y(enable_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1682  (
    .A(\wait_pll[0] ),
    .Y(\$abc$1140$abc$687$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$654  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[0] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[0] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$655  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[1] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[1] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$656  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[2] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[2] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$657  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[3] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[3] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$658  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[4] ),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(\data_i_serdes_reg[4] ),
    .R(reset_buf_n)
  );
  assign \$auto$rs_design_edit.cc:841:execute$1700  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1701  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1702  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1703  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1704  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1705  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1706  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1707  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1708  = 1'h1;
endmodule
