doc_summary: include('doc_summary')
doc_verbose: include('doc_verbose', required=False)
memories: list(include('memory'))
---
equation: any(str(min=1), int(min=0))
---
mem_name: str(min=3, exclude='=+!@#$%^&*()-|\/?.,[{]}\`~:;')
doc_verbose: str(min=3)
doc_summary: str(min=3)
memory:
  name: include('mem_name')
  doc_summary: include('doc_summary')
  doc_verbose: include('doc_verbose', required=False)
  width: include('equation')
  depth: include('equation')
  ports: enum('1p', '2p')
  prot: enum('ecc', 'parity', 'none')
  sram_cfg: str(min=35, required=False)
  # -----
  pipe0: int(min=1, max=2, required=False) #pipe stages between data mux and protection logic - 1 add pipeline at sram output(or from QP if sram supports); 2 add pipeline after bank muxing
  pipe1: int(min=0, required=False) #pipe stages between protection logic and io boundary
  row:  int(min=1, required=False)
  col:  int(min=1, required=False)
  # -----
  read_ports: int(min=1, required=False)
  write_ports: int(min=1, required=False)
  stage0: int(max=1, required=False) #pipe stages between protection logic and sram mux
