{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd " "Source file: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1584287577796 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1584287577796 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd " "Source file: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1584287577860 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1584287577860 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd " "Source file: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1584287577924 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1584287577924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584287578328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584287578334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 16:52:58 2020 " "Processing started: Sun Mar 15 16:52:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584287578334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287578334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287578334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584287579080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584287579081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.qxp 1 1 " "Found 1 design units, including 1 entities, in source file register_file.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/register_file.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287587903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287587903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287587939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287587939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x16.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287587971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287587971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ir.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/IR.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x5.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.qxp 1 1 " "Found 1 design units, including 1 entities, in source file extend.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/extend.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file decoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/decoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.qxp 1 1 " "Found 1 design units, including 1 entities, in source file alu.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/ALU.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_obfuscated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_obfuscated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_s_B88a693_7E3412f0_E-id_s_455b727d_1f58D85f_e " "Found design unit 1: id_s_B88a693_7E3412f0_E-id_s_455b727d_1f58D85f_e" {  } { { "../vhdl/ROM_obfuscated.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_obfuscated.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588601 ""} { "Info" "ISGN_ENTITY_NAME" "1 iD_S_b88a693_7e3412F0_e " "Found entity 1: iD_S_b88a693_7e3412F0_e" {  } { { "../vhdl/ROM_obfuscated.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_obfuscated.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram_obfuscated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram_obfuscated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iD_s_B88A4C5_7e3415fF_E-ID_s_10643F3B_2fc543eB_E " "Found design unit 1: iD_s_B88A4C5_7e3415fF_E-ID_s_10643F3B_2fc543eB_E" {  } { { "../vhdl/RAM_obfuscated.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM_obfuscated.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_S_B88a4C5_7E3415Ff_e " "Found entity 1: ID_S_B88a4C5_7E3415Ff_e" {  } { { "../vhdl/RAM_obfuscated.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM_obfuscated.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtOns-id_S_10643f3b_2FC543eB_e " "Found design unit 1: BUTtOns-id_S_10643f3b_2FC543eB_e" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButToNs " "Found entity 1: ButToNs" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/buttons.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/control_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/control_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_registers-synth " "Found design unit 1: control_registers-synth" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588631 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588637 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588643 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588650 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588656 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-synth " "Found design unit 1: timer-synth" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588668 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UarT-Id_s_10643F3B_2fC543eB_E " "Found design unit 1: UarT-Id_s_10643F3B_2fC543eB_E" {  } { { "../vhdl/uart.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/uart.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588674 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarT " "Found entity 1: uarT" {  } { { "../vhdl/uart.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/uart.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584287588674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584287588781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarT uarT:uart_0 " "Elaborating entity \"uarT\" for hierarchy \"uarT:uart_0\"" {  } { { "GECKO.bdf" "uart_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { { 112 1160 1304 248 "uart_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { { 48 272 416 200 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu_0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu_0\"" {  } { { "GECKO.bdf" "cpu_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { { 280 88 296 424 "cpu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:cpu_0\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:cpu_0\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { -304 240 408 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers CPU:cpu_0\|control_registers:control_registers_0 " "Elaborating entity \"control_registers\" for hierarchy \"CPU:cpu_0\|control_registers:control_registers_0\"" {  } { { "CPU.bdf" "control_registers_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { -376 832 992 -200 "control_registers_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588832 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[0\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[0\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[1\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[1\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[2\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[2\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[3\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[3\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[4\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[4\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[5\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[5\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[6\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[6\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[7\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[7\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[8\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[8\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[9\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[9\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[10\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[10\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[11\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[11\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[12\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[12\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[13\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[13\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[14\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[14\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[15\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[15\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[16\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[16\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[17\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[17\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[18\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[18\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[19\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[19\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[20\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[20\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[21\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[21\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[22\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[22\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[23\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[23\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[24\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[24\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588835 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[25\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[25\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[26\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[26\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[27\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[27\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[28\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[28\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[29\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[29\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[30\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[30\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[31\] control_registers.vhd(58) " "Inferred latch for \"s_rddata\[31\]\" at control_registers.vhd(58)" {  } { { "../vhdl/control_registers.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287588836 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:cpu_0\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:cpu_0\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu_0\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu_0\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:cpu_0\|mux2x5:mux_ra " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:cpu_0\|mux2x5:mux_ra\"" {  } { { "CPU.bdf" "mux_ra" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 152 440 496 248 "mux_ra" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:cpu_0\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:cpu_0\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 160 1136 1192 256 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu_0\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu_0\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:cpu_0\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:cpu_0\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu_0\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu_0\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { -184 832 992 8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:cpu_0\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:cpu_0\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287588987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst " "Elaborating entity \"timer\" for hierarchy \"timer:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { { 112 1376 1520 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287589003 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_write timer.vhd(30) " "VHDL Process Statement warning at timer.vhd(30): inferring latch(es) for signal or variable \"s_write\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1584287589005 "|GECKO|timer:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rddata timer.vhd(80) " "VHDL Process Statement warning at timer.vhd(80): inferring latch(es) for signal or variable \"s_rddata\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1584287589006 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[2\] timer.vhd(80) " "Inferred latch for \"s_rddata\[2\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589007 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[3\] timer.vhd(80) " "Inferred latch for \"s_rddata\[3\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589007 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[4\] timer.vhd(80) " "Inferred latch for \"s_rddata\[4\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589007 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[5\] timer.vhd(80) " "Inferred latch for \"s_rddata\[5\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589007 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[6\] timer.vhd(80) " "Inferred latch for \"s_rddata\[6\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589007 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[7\] timer.vhd(80) " "Inferred latch for \"s_rddata\[7\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[8\] timer.vhd(80) " "Inferred latch for \"s_rddata\[8\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[9\] timer.vhd(80) " "Inferred latch for \"s_rddata\[9\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[10\] timer.vhd(80) " "Inferred latch for \"s_rddata\[10\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[11\] timer.vhd(80) " "Inferred latch for \"s_rddata\[11\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[12\] timer.vhd(80) " "Inferred latch for \"s_rddata\[12\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[13\] timer.vhd(80) " "Inferred latch for \"s_rddata\[13\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[14\] timer.vhd(80) " "Inferred latch for \"s_rddata\[14\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[15\] timer.vhd(80) " "Inferred latch for \"s_rddata\[15\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[16\] timer.vhd(80) " "Inferred latch for \"s_rddata\[16\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[17\] timer.vhd(80) " "Inferred latch for \"s_rddata\[17\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[18\] timer.vhd(80) " "Inferred latch for \"s_rddata\[18\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[19\] timer.vhd(80) " "Inferred latch for \"s_rddata\[19\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[20\] timer.vhd(80) " "Inferred latch for \"s_rddata\[20\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[21\] timer.vhd(80) " "Inferred latch for \"s_rddata\[21\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[22\] timer.vhd(80) " "Inferred latch for \"s_rddata\[22\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[23\] timer.vhd(80) " "Inferred latch for \"s_rddata\[23\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[24\] timer.vhd(80) " "Inferred latch for \"s_rddata\[24\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589008 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[25\] timer.vhd(80) " "Inferred latch for \"s_rddata\[25\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[26\] timer.vhd(80) " "Inferred latch for \"s_rddata\[26\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[27\] timer.vhd(80) " "Inferred latch for \"s_rddata\[27\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[28\] timer.vhd(80) " "Inferred latch for \"s_rddata\[28\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[29\] timer.vhd(80) " "Inferred latch for \"s_rddata\[29\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[30\] timer.vhd(80) " "Inferred latch for \"s_rddata\[30\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rddata\[31\] timer.vhd(80) " "Inferred latch for \"s_rddata\[31\]\" at timer.vhd(80)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_write timer.vhd(30) " "Inferred latch for \"s_write\" at timer.vhd(30)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589009 "|GECKO|timer:inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_write timer.vhd(28) " "Can't resolve multiple constant drivers for net \"s_write\" at timer.vhd(28)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589011 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "timer.vhd(30) " "Constant driver at timer.vhd(30)" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/timer.vhd" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589011 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "timer:inst " "Can't elaborate user hierarchy \"timer:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/GECKO.bdf" { { 112 1376 1520 248 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584287589012 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584287589153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 15 16:53:09 2020 " "Processing ended: Sun Mar 15 16:53:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584287589153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584287589153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584287589153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589153 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1584287589771 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584287589772 ""}
