// Seed: 1372713474
module module_0;
  assign id_1[1'b0 : 1] = id_1;
  wire id_2;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    input wor id_6
    , id_18,
    output uwire id_7,
    input supply0 id_8,
    input supply1 id_9
    , id_19,
    input supply0 id_10
    , id_20,
    input tri0 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    output wor id_15,
    input wor id_16
);
  wire id_21;
  module_2 modCall_1 ();
endmodule
