

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Apr  6 00:00:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1004|     1004|  5.020 us|  5.020 us|  1005|  1005|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |     1002|     1002|         4|          1|          1|  1000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 7 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:3]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_i, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_i"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %idx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %idx"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln7 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 15 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln7 = store i32 0, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 16 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 17 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.91ns)   --->   "%icmp_ln7 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 20 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln7 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 22 'add' 'add_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 23 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 24 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr i32 %idx, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 25 'getelementptr' 'idx_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 26 'load' 'idx_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%sub_ln8 = sub i10 999, i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 27 'sub' 'sub_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %sub_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr i32 %d_i, i64 0, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 29 'getelementptr' 'd_i_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 30 'load' 'd_i_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln7 = store i10 %add_ln7, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 31 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 32 'load' 'idx_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 33 'load' 'd_i_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 34 [1/1] (3.42ns)   --->   "%mul_ln8 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 34 'mul' 'mul_ln8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_load3 = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:11]   --->   Operation 40 'load' 'tmp_load3' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %tmp_load3" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:11]   --->   Operation 41 'ret' 'ret_ln11' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 35 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:4]   --->   Operation 36 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.01ns)   --->   "%tmp_1 = add i32 %mul_ln8, i32 %tmp_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8]   --->   Operation 37 'add' 'tmp_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln7 = store i32 %tmp_1, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 38 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7) on local variable 'i' [15]  (0 ns)
	'sub' operation ('sub_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) [27]  (0.787 ns)
	'getelementptr' operation ('d_i_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) [29]  (0 ns)
	'load' operation ('d_i_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) on array 'd_i' [30]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('idx_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) on array 'idx' [26]  (1.24 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) [31]  (3.42 ns)

 <State 4>: 1.44ns
The critical path consists of the following:
	'load' operation ('tmp_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) on local variable 'tmp' [22]  (0 ns)
	'add' operation ('tmp', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8) [32]  (1.02 ns)
	'store' operation ('store_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:7) of variable 'tmp', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/fir.cpp:8 on local variable 'tmp' [34]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
