{
    "args": [
        "-o",
        "ddr_reset_seq",
        "--base_path",
        "C:\\evsoc_new\\T120F576_640_480\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory_controller",
            "name": "efx_ddr_reset_controller",
            "version": "1.0"
        }
    ],
    "conf": {
        "FREQ": "100"
    },
    "output": {
        "external_source": [
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\ddr_reset_seq_tmpl.vhd",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\ddr_reset_seq_define.vh",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\ddr_reset_seq.v",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\ddr_reset_seq_tmpl.v"
        ],
        "external_testbench": [
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\Testbench\\ddr_reset_sequencer_tb.v",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\Testbench\\modelsim.do",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\Testbench\\ddr_reset_seq.v",
            "C:\\evsoc_new\\T120F576_640_480\\ip\\ddr_reset_seq\\Testbench\\ddr_reset_seq_define.vh"
        ]
    },
    "sw_version": "2021.2.323",
    "generated_date": "2022-02-07T07:25:45.852856"
}