$date
	Sun Oct 23 00:15:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#938872
b100 !
1"
#938874
b100 &
b100 %
1$
#938875
0"
#938878
b10 &
b10 %
#938882
b1 &
b1 %
1#
#938886
b0 &
0#
b0 %
0$
#1985087
b11000 !
1"
#1985090
b11000 &
b11000 %
1$
#1985091
0"
#1985094
b1100 &
b1100 %
#1985098
b110 &
b110 %
#1985102
b11 &
b11 %
#1985106
b1010 &
b1010 %
#1985110
b101 &
b101 %
#1985114
b10000 &
b10000 %
#1985118
b1000 &
b1000 %
#1985122
b100 &
b100 %
#1985126
b10 &
b10 %
#1985130
b1 &
b1 %
1#
#1985134
b0 &
0#
b0 %
0$
#2912421
b10010 !
1"
#2912422
b10010 &
b10010 %
1$
#2912423
0"
#2912426
b1001 &
b1001 %
#2912430
b11100 &
b11100 %
#2912434
b1110 &
b1110 %
#2912438
b111 &
b111 %
#2912442
b10110 &
b10110 %
#2912446
b1011 &
b1011 %
#2912450
b100010 &
b100010 %
#2912454
b10001 &
b10001 %
#2912458
b110100 &
b110100 %
#2912462
b11010 &
b11010 %
#2912466
b1101 &
b1101 %
#2912470
b101000 &
b101000 %
#2912474
b10100 &
b10100 %
#2912478
b1010 &
b1010 %
#2912482
b101 &
b101 %
#2912486
b10000 &
b10000 %
#2912490
b1000 &
b1000 %
#2912494
b100 &
b100 %
#2912498
b10 &
b10 %
#2912502
b1 &
1#
b1 %
#2912506
b0 &
b0 %
0#
0$
#4500012
