

================================================================
== Vitis HLS Report for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'
================================================================
* Date:           Tue Oct 18 21:15:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25091|    25091|  0.251 ms|  0.251 ms|  25091|  25091|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- inputs_filter  |    25089|    25089|         3|          1|          1|  25088|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      76|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      81|    -|
|Register             |        -|     -|       53|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       53|     157|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U496  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_99_p2                |         +|   0|  0|  22|          15|           1|
    |ap_condition_132                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln171_fu_93_p2               |      icmp|   0|  0|  12|          15|          14|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln174_fu_115_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  76|          36|          53|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load   |   9|          2|   15|         30|
    |conv2d_32_activations_stream123_blk_n  |   9|          2|    1|          2|
    |conv2d_32_f_map_out130_blk_n           |   9|          2|    1|          2|
    |conv2d_32_feature_map_stream122_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_fu_48                   |   9|          2|   15|         30|
    |kernel_sums136_blk_n                   |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   37|         74|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_48              |  15|   0|   15|          0|
    |kernel_sums136_read_reg_135       |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|start_full_n                                    |   in|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|start_out                                       |  out|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|start_write                                     |  out|    1|  ap_ctrl_hs|  conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>|  return value|
|kernel_sums136_dout                             |   in|   32|     ap_fifo|                             kernel_sums136|       pointer|
|kernel_sums136_num_data_valid                   |   in|    3|     ap_fifo|                             kernel_sums136|       pointer|
|kernel_sums136_fifo_cap                         |   in|    3|     ap_fifo|                             kernel_sums136|       pointer|
|kernel_sums136_empty_n                          |   in|    1|     ap_fifo|                             kernel_sums136|       pointer|
|kernel_sums136_read                             |  out|    1|     ap_fifo|                             kernel_sums136|       pointer|
|conv2d_32_feature_map_stream122_din             |  out|   32|     ap_fifo|            conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_num_data_valid  |   in|    3|     ap_fifo|            conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_fifo_cap        |   in|    3|     ap_fifo|            conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_full_n          |   in|    1|     ap_fifo|            conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_feature_map_stream122_write           |  out|    1|     ap_fifo|            conv2d_32_feature_map_stream122|       pointer|
|conv2d_32_activations_stream123_din             |  out|    1|     ap_fifo|            conv2d_32_activations_stream123|       pointer|
|conv2d_32_activations_stream123_num_data_valid  |   in|   16|     ap_fifo|            conv2d_32_activations_stream123|       pointer|
|conv2d_32_activations_stream123_fifo_cap        |   in|   16|     ap_fifo|            conv2d_32_activations_stream123|       pointer|
|conv2d_32_activations_stream123_full_n          |   in|    1|     ap_fifo|            conv2d_32_activations_stream123|       pointer|
|conv2d_32_activations_stream123_write           |  out|    1|     ap_fifo|            conv2d_32_activations_stream123|       pointer|
|conv2d_32_f_map_out130_din                      |  out|   32|     ap_fifo|                     conv2d_32_f_map_out130|       pointer|
|conv2d_32_f_map_out130_num_data_valid           |   in|   16|     ap_fifo|                     conv2d_32_f_map_out130|       pointer|
|conv2d_32_f_map_out130_fifo_cap                 |   in|   16|     ap_fifo|                     conv2d_32_f_map_out130|       pointer|
|conv2d_32_f_map_out130_full_n                   |   in|    1|     ap_fifo|                     conv2d_32_f_map_out130|       pointer|
|conv2d_32_f_map_out130_write                    |  out|    1|     ap_fifo|                     conv2d_32_f_map_out130|       pointer|
+------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_sums136, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_f_map_out130, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_32_activations_stream123, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_feature_map_stream122, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln171 = store i15 0, i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 11 'store' 'store_ln171' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.body5" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 12 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.91ns)   --->   "%icmp_ln171 = icmp_eq  i15 %indvar_flatten_load, i15 25088" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 15 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.08ns)   --->   "%add_ln171 = add i15 %indvar_flatten_load, i15 1" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 16 'add' 'add_ln171' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc8, void %for.end10" [forward_prop/src/forward_prop.cpp:171]   --->   Operation 17 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln172 = store i15 %add_ln171, i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:172]   --->   Operation 18 'store' 'store_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 19 [1/1] (2.10ns)   --->   "%kernel_sums136_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %kernel_sums136" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'kernel_sums136_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %kernel_sums136_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.91ns)   --->   "%cmp6 = fcmp_ogt  i32 %tmp, i32 0" [forward_prop/src/forward_prop.cpp:176]   --->   Operation 21 'fcmp' 'cmp6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln183 = ret" [forward_prop/src/forward_prop.cpp:183]   --->   Operation 32 'ret' 'ret_ln183' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @inputs_filter_str"   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25088, i64 25088, i64 25088"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.91ns)   --->   "%cmp6 = fcmp_ogt  i32 %tmp, i32 0" [forward_prop/src/forward_prop.cpp:176]   --->   Operation 26 'fcmp' 'cmp6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.28ns)   --->   "%select_ln174 = select i1 %cmp6, i32 %kernel_sums136_read, i32 0" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'select' 'select_ln174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2d_32_feature_map_stream122, i32 %select_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 29 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %conv2d_32_activations_stream123, i1 %cmp6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 25088> <FIFO>
ST_3 : Operation 30 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2d_32_f_map_out130, i32 %select_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 25088> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body5" [forward_prop/src/forward_prop.cpp:172]   --->   Operation 31 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_sums136]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2d_32_feature_map_stream122]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2d_32_activations_stream123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2d_32_f_map_out130]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln171         (store            ) [ 0000]
br_ln171            (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln171          (icmp             ) [ 0110]
add_ln171           (add              ) [ 0000]
br_ln171            (br               ) [ 0000]
store_ln172         (store            ) [ 0000]
kernel_sums136_read (read             ) [ 0101]
tmp                 (bitcast          ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
cmp6                (fcmp             ) [ 0000]
select_ln174        (select           ) [ 0000]
write_ln174         (write            ) [ 0000]
write_ln174         (write            ) [ 0000]
write_ln174         (write            ) [ 0000]
br_ln172            (br               ) [ 0000]
ret_ln183           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_sums136">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_sums136"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2d_32_feature_map_stream122">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_32_feature_map_stream122"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2d_32_activations_stream123">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_32_activations_stream123"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2d_32_f_map_out130">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_32_f_map_out130"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_filter_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="kernel_sums136_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_sums136_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln174_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln174_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln174_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp6/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln171_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="15" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln171_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln171_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln172_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="15" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="select_ln174_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln171_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="135" class="1005" name="kernel_sums136_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_sums136_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="46" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="79" pin="2"/><net_sink comp="65" pin=2"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="120"><net_src comp="79" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="127"><net_src comp="48" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="134"><net_src comp="93" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="52" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="143"><net_src comp="110" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2d_32_feature_map_stream122 | {3 }
	Port: conv2d_32_activations_stream123 | {3 }
	Port: conv2d_32_f_map_out130 | {3 }
 - Input state : 
	Port: conv2d_activate_1c<28u, 28u, 3u, 3u, 32u> : kernel_sums136 | {2 }
  - Chain level:
	State 1
		store_ln171 : 1
		indvar_flatten_load : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		store_ln172 : 3
	State 2
		cmp6 : 1
	State 3
		select_ln174 : 1
		write_ln174 : 2
		write_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln174_fu_115      |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln171_fu_99        |    0    |    22   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln171_fu_93        |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   read   | kernel_sums136_read_read_fu_52 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln174_write_fu_58    |    0    |    0    |
|   write  |     write_ln174_write_fu_65    |    0    |    0    |
|          |     write_ln174_write_fu_72    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   fcmp   |            grp_fu_79           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    66   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln171_reg_131    |    1   |
|   indvar_flatten_reg_124  |   15   |
|kernel_sums136_read_reg_135|   32   |
|        tmp_reg_140        |   32   |
+---------------------------+--------+
|           Total           |   80   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_79 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||   0.46  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   80   |   75   |
+-----------+--------+--------+--------+
