// Seed: 3208356106
module module_0;
  generate
    if ((-1'd0)) begin : LABEL_0
      integer id_1;
    end
  endgenerate
  assign module_2.id_4 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output wire id_1;
  logic [id_2 : -1 'h0] id_4;
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7
);
  assign id_4 = -1;
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
