<stg><name>Accelerator_MAT_Multiply_Loop_LoadRow_proc</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="11">
<condition id="33">
<or_exp><and_exp><literal name="exitcond4_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="42">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="8">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="9">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="9" to="10">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="10" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]

]]></node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond4_i_i = icmp eq i4 %i_0_i_i, -8

]]></node>
<StgValue><ssdm name="exitcond4_i_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i = add i4 %i_0_i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4_i_i, label %.preheader.exitStub, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:5  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="7">
<![CDATA[
:6  %tmp_22 = zext i7 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_cached_addr = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="B_cached_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store float %B_read, float* %B_cached_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %B_read_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_1"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_23 = or i7 %tmp_21, 1

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:11  %p_addr = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_23)

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_24 = zext i32 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_cached_addr_1 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="B_cached_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:14  store float %B_read_1, float* %B_cached_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %B_read_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_2"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %tmp_s = or i7 %tmp_21, 2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:17  %p_addr9 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_25 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_cached_addr_2 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="B_cached_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:20  store float %B_read_2, float* %B_cached_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %B_read_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_3"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_26 = or i7 %tmp_21, 3

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:23  %p_addr1 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_26)

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="32">
<![CDATA[
:24  %tmp_27 = zext i32 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %B_cached_addr_3 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="B_cached_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:26  store float %B_read_3, float* %B_cached_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %B_read_4 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_4"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:28  %tmp_28 = or i7 %tmp_21, 4

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:29  %p_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_28)

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_29 = zext i32 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %B_cached_addr_4 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="B_cached_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:32  store float %B_read_4, float* %B_cached_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %B_read_5 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_5"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:34  %tmp_30 = or i7 %tmp_21, 5

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:35  %p_addr3 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_30)

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="32">
<![CDATA[
:36  %tmp_31 = zext i32 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %B_cached_addr_5 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="B_cached_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:38  store float %B_read_5, float* %B_cached_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %B_read_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_6"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:40  %tmp_32 = or i7 %tmp_21, 6

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:41  %p_addr4 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_32)

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="32">
<![CDATA[
:42  %tmp_33 = zext i32 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %B_cached_addr_6 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="B_cached_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:44  store float %B_read_6, float* %B_cached_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %B_read_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B)

]]></node>
<StgValue><ssdm name="B_read_7"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:46  %tmp_34 = or i7 %tmp_21, 7

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:47  %p_addr5 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_34)

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="32">
<![CDATA[
:48  %tmp_35 = zext i32 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %B_cached_addr_7 = getelementptr [64 x float]* %B_cached, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="B_cached_addr_7"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:50  store float %B_read_7, float* %B_cached_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:51  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0">
<![CDATA[
.preheader.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
