
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120574                       # Number of seconds simulated
sim_ticks                                120573832834                       # Number of ticks simulated
final_tick                               1178432654147                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88528                       # Simulator instruction rate (inst/s)
host_op_rate                                   113964                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2472791                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918304                       # Number of bytes of host memory used
host_seconds                                 48760.22                       # Real time elapsed on the host
sim_insts                                  4316622695                       # Number of instructions simulated
sim_ops                                    5556928190                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3488512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2503168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1309824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2261760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9570176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2967808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2967808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27254                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19556                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10233                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17670                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 74767                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23186                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23186                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28932579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20760458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10863253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18758299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                79371915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16985                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57326                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24614031                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24614031                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24614031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28932579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20760458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10863253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18758299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103985945                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144746499                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23182245                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089732                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933752                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9409651                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8676860                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438308                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87587                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104539956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128078209                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23182245                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11115168                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268942                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5582191                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110864                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141625771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114425255     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783820      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366322      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2383233      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267794      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127307      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779055      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978830      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514155      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141625771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160158                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884845                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103357558                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7009984                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26851736                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109843                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296641                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733008                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154484394                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51181                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296641                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103873075                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4321947                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1513807                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26436088                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1184205                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153032841                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1431                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400362                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        33887                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214109318                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713294607                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713294607                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45850093                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33773                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17751                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806006                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191597                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689741                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149171667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33773                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139231501                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108618                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25246162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57170287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141625771                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84218690     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23741679     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11970128      8.45%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810069      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6897725      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706867      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066151      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118478      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95984      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141625771                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976319     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156366     11.98%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172158     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114993824     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013454      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364736     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843465      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139231501                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961899                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304843                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009372                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421502234                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174452269                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135114375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140536344                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202025                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979468                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          956                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296641                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3618948                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250985                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149205440                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191597                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901152                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17751                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13148                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236089                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136855572                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114325                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375929                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955993                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297312                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841668                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945485                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135120251                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135114375                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81545394                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221216031                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933455                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368623                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26791746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958842                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137329130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88231272     64.25%     64.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501518     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813674      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817588      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764828      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1534335      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560957      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096107      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008851      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137329130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008851                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283533941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302724181                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3120728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447465                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447465                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690863                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690863                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618443917                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186445499                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145851791                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144746499                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21319703                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18685247                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1662059                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10612549                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10302762                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1483932                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52034                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112488759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118507924                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21319703                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11786694                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24113483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5437447                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2047550                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12821133                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1048801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142415454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118301971     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1211201      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2224668      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1864827      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3416671      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3695310      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          805037      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629378      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10266391      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142415454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147290                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.818727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111550870                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3168680                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23911285                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23909                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3760709                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2287392                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4959                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133727401                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3760709                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112002170                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1572377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       756131                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23472456                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       851610                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132781989                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176327334                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    602456639                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    602456639                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142235894                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34091440                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18950                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9483                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2624232                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22127859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4288721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76811                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       951475                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131241699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18948                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123314588                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99590                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21790124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46639807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142415454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91070402     63.95%     63.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20931131     14.70%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10501326      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6871139      4.82%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7172444      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3708383      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1667588      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       414159      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78882      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142415454                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         310502     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130577     25.21%     85.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76967     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97327656     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1032287      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9467      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20688717     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4256461      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123314588                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.851935                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             518046                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004201                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389662266                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153051081                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120526303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123832634                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228316                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4016692                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131021                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3760709                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1039174                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50893                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131260647                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22127859                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4288721                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9482                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       806661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       985674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1792335                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121987614                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20369377                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1326974                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24625649                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18794565                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4256272                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.842767                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120635159                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120526303                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69609415                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165202564                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.832672                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421358                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95565561                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108552986                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22708693                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1666597                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138654745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782901                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98342957     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15645398     11.28%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11303202      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2527663      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2878587      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023279      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4261362      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859096      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1813201      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138654745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95565561                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108552986                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22268867                       # Number of memory references committed
system.switch_cpus1.commit.loads             18111167                       # Number of loads committed
system.switch_cpus1.commit.membars               9466                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16999204                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94759403                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1466986                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1813201                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268103223                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266284144                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2331045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95565561                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108552986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95565561                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.514630                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.514630                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.660227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.660227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564413681                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158322262                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140307379                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144746499                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24223656                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19844473                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2052234                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9919636                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9574556                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2477980                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94414                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107505919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130024524                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24223656                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12052536                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28164422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6134272                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4341406                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12576213                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1603203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144076093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115911671     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2274323      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3860791      2.68%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2246467      1.56%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1757642      1.22%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1543821      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          948425      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2383791      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13149162      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144076093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167352                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.898291                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106823586                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5545233                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27570311                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72890                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4064067                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3971729                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156682840                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4064067                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107363751                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         613265                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4008444                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27085557                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       941004                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155621196                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95681                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219752194                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723987240                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723987240                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176047098                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43705096                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35026                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17538                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2733816                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14429100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7393233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71564                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1673650                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150523435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35026                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141359901                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89025                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22319124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49405514                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144076093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86390204     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22148468     15.37%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11919097      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8857601      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8630504      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3193076      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2429776      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       324552      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182815      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144076093                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125887     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167585     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155407     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119315070     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1913283      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17488      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12746417      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7367643      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141359901                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976603                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             448879                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427333799                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172877826                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138344121                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141808780                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       288804                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2989808                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118964                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4064067                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         410336                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54938                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150558461                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       781496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14429100                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7393233                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17538                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1181422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1089470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2270892                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139155918                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12427437                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2203983                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19794880                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19695778                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7367443                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.961377                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138344181                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138344121                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81788253                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226541814                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.955768                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361029                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102358447                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126171189                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24387551                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069493                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140012026                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.901145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711195                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88986163     63.56%     63.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24589207     17.56%     81.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9616627      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5062515      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4306437      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2074940      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       968996      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1510369      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2896772      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140012026                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102358447                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126171189                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18713561                       # Number of memory references committed
system.switch_cpus2.commit.loads             11439292                       # Number of loads committed
system.switch_cpus2.commit.membars              17488                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18306072                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113586552                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2609566                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2896772                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287673994                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305183225                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 670406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102358447                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126171189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102358447                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.414114                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.414114                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707157                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707157                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       625794109                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193168885                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146327692                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34976                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144746499                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22234487                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18329439                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1983808                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9173793                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8531913                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2333534                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87936                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108309243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122112378                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22234487                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10865447                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25535251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868397                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3855345                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12565871                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141551310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.059272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.479511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116016059     81.96%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333838      0.94%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1889820      1.34%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466803      1.74%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763725      1.95%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059306      1.45%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1182192      0.84%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1733666      1.22%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12105901      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141551310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153610                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.843629                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107115609                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5448063                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25077927                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58473                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851237                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3551257                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147350217                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851237                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107860159                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1073289                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3042994                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24394982                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1328643                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146367911                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1191                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        269494                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          908                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204119541                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683799478                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683799478                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166833527                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37286014                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38797                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22511                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4007393                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13914362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7229556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119581                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1575655                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142261932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133152143                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26780                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20436630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48208256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141551310                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.940663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503122                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85202121     60.19%     60.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22694862     16.03%     76.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12578998      8.89%     85.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8105910      5.73%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7438900      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2966484      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801643      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515459      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       246933      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141551310                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64162     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94111     33.39%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123610     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111785798     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2030763      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16286      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12145999      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7173297      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133152143                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.919899                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281883                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408164259                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162737672                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130609636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133434026                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       327429                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2905087                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172968                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851237                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         810468                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108306                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142300713                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1360141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13914362                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7229556                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22495                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120009                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286234                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131352792                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11981454                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1799351                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19153129                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18407589                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7171675                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.907468                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130609832                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130609636                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76510904                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207825116                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.902334                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97706090                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120084934                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22223153                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016346                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137700073                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.872076                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89022558     64.65%     64.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23405155     17.00%     81.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9192192      6.68%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4731367      3.44%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4124895      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981773      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1717833      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808549      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2715751      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137700073                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97706090                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120084934                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18065863                       # Number of memory references committed
system.switch_cpus3.commit.loads             11009275                       # Number of loads committed
system.switch_cpus3.commit.membars              16286                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17222912                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108240348                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2450239                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2715751                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277292409                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288467454                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3195189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97706090                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120084934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97706090                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.481448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.481448                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675015                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675015                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591887353                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181216954                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138034928                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32572                       # number of misc regfile writes
system.l2.replacements                          74786                       # number of replacements
system.l2.tagsinuse                       8191.983794                       # Cycle average of tags in use
system.l2.total_refs                           592141                       # Total number of references to valid blocks.
system.l2.sampled_refs                          82978                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.136120                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            50.102949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.811135                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2356.997686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.202401                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1657.496552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.049061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    957.725768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.963036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1638.133613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            573.809184                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            288.478580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            287.987148                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            377.226681                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.287719                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.202331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000118                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.199967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.070045                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.046048                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        71134                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27721                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23475                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        33461                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155791                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45044                       # number of Writeback hits
system.l2.Writeback_hits::total                 45044                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        71134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23475                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        33461                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155791                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        71134                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27721                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23475                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        33461                       # number of overall hits
system.l2.overall_hits::total                  155791                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19556                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        17666                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 74763                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19556                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        17670                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74767                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27254                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19556                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10233                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        17670                       # number of overall misses
system.l2.overall_misses::total                 74767                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1846539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5608068581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2267141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3902316922                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2780042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2154862888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2451905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3615923203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15290517221                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       771389                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        771389                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1846539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5608068581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2267141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3902316922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2780042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2154862888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2451905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3616694592                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15291288610                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1846539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5608068581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2267141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3902316922                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2780042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2154862888                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2451905                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3616694592                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15291288610                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        98388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33708                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51127                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              230554                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45044                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45044                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        98388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33708                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51131                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               230558                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        98388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33708                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51131                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              230558                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.277005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.413647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.303578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.345532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.324275                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.277005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.413647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.303578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.345583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324287                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.277005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.413647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.303578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.345583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324287                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 184653.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205770.477031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 161938.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199545.762017                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 173752.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 210579.779928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 175136.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 204682.622156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204519.845659                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 192847.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 192847.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 184653.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205770.477031                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 161938.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199545.762017                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 173752.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 210579.779928                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 175136.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 204679.942954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204519.221180                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 184653.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205770.477031                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 161938.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199545.762017                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 173752.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 210579.779928                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 175136.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 204679.942954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204519.221180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                23186                       # number of writebacks
system.l2.writebacks::total                     23186                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        17666                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            74763                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        17670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        17670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74767                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1264673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4021706787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1453723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2762870701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1848920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1558783317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1636498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2586349891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10935914510                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       538242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       538242                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1264673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4021706787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1453723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2762870701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1848920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1558783317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1636498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2586888133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10936452752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1264673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4021706787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1453723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2762870701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1848920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1558783317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1636498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2586888133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10936452752                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.277005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.413647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.303578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.345532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.324275                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.277005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.413647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.303578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.345583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.277005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.413647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.303578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.345583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324287                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126467.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147563.909408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103837.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141279.949939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115557.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152329.064497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 116892.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146402.688271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146274.420636                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 134560.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134560.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 126467.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147563.909408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103837.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141279.949939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 115557.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 152329.064497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 116892.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 146400.007527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146273.793947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 126467.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147563.909408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103837.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141279.949939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 115557.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 152329.064497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 116892.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 146400.007527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146273.793947                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.778255                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118515                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840215.481818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.778255                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015670                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881055                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110854                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110854                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110854                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110854                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110854                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2034539                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2034539                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2034539                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2034539                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2034539                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2034539                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110864                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110864                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110864                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110864                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 203453.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 203453.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 203453.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 203453.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 203453.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 203453.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1929739                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1929739                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1929739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1929739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1929739                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1929739                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 192973.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 192973.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 192973.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 192973.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 192973.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 192973.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98388                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191226907                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98644                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1938.555888                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.508463                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.491537                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916049                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083951                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10962317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10962317                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17316                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17316                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18671747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18671747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18671747                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18671747                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       405390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       405390                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       405485                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        405485                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       405485                       # number of overall misses
system.cpu0.dcache.overall_misses::total       405485                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45328571377                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45328571377                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7933386                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7933386                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45336504763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45336504763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45336504763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45336504763                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367707                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367707                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077232                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077232                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035662                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035662                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021255                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021255                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021255                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021255                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111814.725023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111814.725023                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83509.326316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83509.326316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111808.093426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111808.093426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111808.093426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111808.093426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12673                       # number of writebacks
system.cpu0.dcache.writebacks::total            12673                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       307002                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       307002                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307097                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307097                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98388                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98388                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98388                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98388                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98388                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98388                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10542809762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10542809762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10542809762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10542809762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10542809762                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10542809762                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005157                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107155.443367                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107155.443367                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 107155.443367                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107155.443367                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 107155.443367                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107155.443367                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995593                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924287107                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708478.940850                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995593                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12821117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12821117                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12821117                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12821117                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12821117                       # number of overall hits
system.cpu1.icache.overall_hits::total       12821117                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2719512                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2719512                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2719512                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2719512                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2719512                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2719512                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12821133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12821133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12821133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12821133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12821133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12821133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169969.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169969.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169969.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169969.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169969.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169969.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2383741                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2383741                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2383741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2383741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2383741                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2383741                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 170267.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 170267.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 170267.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 170267.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 170267.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 170267.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47277                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227553102                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47533                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4787.265731                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.481225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.518775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826099                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173901                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18426197                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18426197                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4138753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4138753                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9482                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22564950                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22564950                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22564950                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22564950                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184339                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184339                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184339                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184339                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184339                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184339                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25141044972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25141044972                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25141044972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25141044972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25141044972                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25141044972                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18610536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18610536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4138753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4138753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22749289                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22749289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22749289                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22749289                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009905                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008103                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136384.839735                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136384.839735                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136384.839735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136384.839735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136384.839735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136384.839735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6742                       # number of writebacks
system.cpu1.dcache.writebacks::total             6742                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137062                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137062                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137062                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137062                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47277                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47277                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47277                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5885844563                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5885844563                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5885844563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5885844563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5885844563                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5885844563                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124496.997758                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124496.997758                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124496.997758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124496.997758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124496.997758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124496.997758                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.018255                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018926761                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205469.179654                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.018255                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024068                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738811                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12576196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12576196                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12576196                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12576196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12576196                       # number of overall hits
system.cpu2.icache.overall_hits::total       12576196                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3163672                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3163672                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3163672                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3163672                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3163672                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3163672                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12576213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12576213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12576213                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12576213                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12576213                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12576213                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 186098.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 186098.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 186098.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 186098.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 186098.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 186098.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2913408                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2913408                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2913408                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2913408                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2913408                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2913408                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       182088                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       182088                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       182088                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       182088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       182088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       182088                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33708                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163682582                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33964                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4819.296373                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.030593                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.969407                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902463                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097537                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9267587                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9267587                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7239293                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7239293                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17512                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17512                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17488                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16506880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16506880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16506880                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16506880                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86107                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86107                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86107                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86107                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86107                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86107                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9804644136                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9804644136                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9804644136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9804644136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9804644136                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9804644136                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9353694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9353694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7239293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7239293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16592987                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16592987                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16592987                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16592987                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005189                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005189                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113865.819689                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113865.819689                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113865.819689                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113865.819689                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113865.819689                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113865.819689                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7441                       # number of writebacks
system.cpu2.dcache.writebacks::total             7441                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52399                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52399                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52399                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52399                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33708                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33708                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33708                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33708                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3780479744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3780479744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3780479744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3780479744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3780479744                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3780479744                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 112153.783790                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112153.783790                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 112153.783790                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112153.783790                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 112153.783790                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112153.783790                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995928                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015789276                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043841.601610                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995928                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12565855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12565855                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12565855                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12565855                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12565855                       # number of overall hits
system.cpu3.icache.overall_hits::total       12565855                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2986049                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2986049                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2986049                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2986049                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2986049                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2986049                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12565871                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12565871                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12565871                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12565871                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12565871                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12565871                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 186628.062500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 186628.062500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 186628.062500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 186628.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 186628.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 186628.062500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2568305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2568305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2568305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2568305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2568305                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2568305                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 183450.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 183450.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 183450.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 183450.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 183450.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 183450.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51131                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172442717                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51387                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3355.765408                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.211090                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.788910                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910981                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089019                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8919843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8919843                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7020209                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7020209                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17218                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17218                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16286                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16286                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15940052                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15940052                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15940052                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15940052                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148349                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148349                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2818                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2818                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151167                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151167                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151167                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151167                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20199954225                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20199954225                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    472274736                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    472274736                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20672228961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20672228961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20672228961                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20672228961                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9068192                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9068192                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7023027                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7023027                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16091219                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16091219                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16091219                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16091219                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009394                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009394                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009394                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009394                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136165.085204                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136165.085204                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 167592.170334                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 167592.170334                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136750.937447                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136750.937447                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136750.937447                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136750.937447                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1195205                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 119520.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18188                       # number of writebacks
system.cpu3.dcache.writebacks::total            18188                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97222                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97222                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2814                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2814                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100036                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100036                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100036                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100036                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51127                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51127                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51131                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51131                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51131                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51131                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5970596054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5970596054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       804589                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       804589                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5971400643                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5971400643                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5971400643                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5971400643                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 116779.706496                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116779.706496                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 201147.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 201147.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 116786.306605                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116786.306605                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 116786.306605                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116786.306605                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
