Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec 14 15:06:35 2023
| Host         : KatsutoPC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.539        0.000                      0                   63        0.180        0.000                      0                   63        9.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                16.539        0.000                      0                   63        0.180        0.000                      0                   63        9.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       16.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.694ns (21.960%)  route 2.466ns (78.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.935     7.776    dfilter/filter
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.314    24.328    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[7]/C
                         clock pessimism              0.158    24.486    
                         clock uncertainty           -0.035    24.451    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.136    24.315    dfilter/filter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.315    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.694ns (21.960%)  route 2.466ns (78.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.935     7.776    dfilter/filter
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.314    24.328    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[8]/C
                         clock pessimism              0.158    24.486    
                         clock uncertainty           -0.035    24.451    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.136    24.315    dfilter/filter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.315    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.694ns (21.960%)  route 2.466ns (78.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.935     7.776    dfilter/filter
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.314    24.328    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[9]/C
                         clock pessimism              0.158    24.486    
                         clock uncertainty           -0.035    24.451    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.136    24.315    dfilter/filter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.315    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.669ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.694ns (23.805%)  route 2.221ns (76.195%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 24.347 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.690     7.531    dfilter/filter
    SLICE_X63Y48         FDRE                                         r  dfilter/d_clk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.333    24.347    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  dfilter/d_clk_reg[13]/C
                         clock pessimism              0.241    24.588    
                         clock uncertainty           -0.035    24.553    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.352    24.201    dfilter/d_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 16.669    

Slack (MET) :             16.669ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.694ns (23.805%)  route 2.221ns (76.195%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 24.347 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.690     7.531    dfilter/filter
    SLICE_X63Y48         FDRE                                         r  dfilter/d_clk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.333    24.347    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  dfilter/d_clk_reg[14]/C
                         clock pessimism              0.241    24.588    
                         clock uncertainty           -0.035    24.553    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.352    24.201    dfilter/d_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 16.669    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.694ns (22.701%)  route 2.363ns (77.299%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.832     7.673    dfilter/filter
    SLICE_X61Y49         FDRE                                         r  dfilter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.332    24.346    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  dfilter/counter_reg[0]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X61Y49         FDRE (Setup_fdre_C_CE)      -0.168    24.368    dfilter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.368    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.694ns (22.701%)  route 2.363ns (77.299%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.832     7.673    dfilter/filter
    SLICE_X61Y49         FDRE                                         r  dfilter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.332    24.346    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  dfilter/counter_reg[1]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X61Y49         FDRE (Setup_fdre_C_CE)      -0.168    24.368    dfilter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.368    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.694ns (22.701%)  route 2.363ns (77.299%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.832     7.673    dfilter/filter
    SLICE_X61Y49         FDRE                                         r  dfilter/filter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.332    24.346    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  dfilter/filter_reg[1]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X61Y49         FDRE (Setup_fdre_C_CE)      -0.168    24.368    dfilter/filter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.368    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.694ns (22.701%)  route 2.363ns (77.299%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.832     7.673    dfilter/filter
    SLICE_X61Y49         FDRE                                         r  dfilter/filter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.332    24.346    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  dfilter/filter_reg[2]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X61Y49         FDRE (Setup_fdre_C_CE)      -0.168    24.368    dfilter/filter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.368    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.726ns  (required time - arrival time)
  Source:                 dfilter/d_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.694ns (22.701%)  route 2.363ns (77.299%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.091    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.172 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.616    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.379     4.995 r  dfilter/d_clk_reg[6]/Q
                         net (fo=2, routed)           0.708     5.703    dfilter/d_clk[6]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.105     5.808 f  dfilter/d_clk[0]_i_4/O
                         net (fo=1, routed)           0.340     6.147    dfilter/d_clk[0]_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.252 f  dfilter/d_clk[0]_i_2/O
                         net (fo=4, routed)           0.484     6.736    dfilter/d_clk[0]_i_2_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.105     6.841 r  dfilter/d_clk[14]_i_1/O
                         net (fo=30, routed)          0.832     7.673    dfilter/filter
    SLICE_X60Y49         FDRE                                         r  dfilter/filter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    G16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         1.333    21.333 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.937    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.014 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.332    24.346    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  dfilter/filter_reg[10]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X60Y49         FDRE (Setup_fdre_C_CE)      -0.136    24.400    dfilter/filter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.400    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 16.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dfilter/filter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.986%)  route 0.301ns (67.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  dfilter/filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.148     1.640 r  dfilter/filter_reg[6]/Q
                         net (fo=4, routed)           0.301     1.941    dfilter/p_0_in4_in
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.001    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  dfilter/filter_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.005     1.761    dfilter/filter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dfilter/filter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.480%)  route 0.132ns (44.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  dfilter/filter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  dfilter/filter_reg[10]/Q
                         net (fo=4, routed)           0.132     1.788    dfilter/p_0_in8_in
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.007    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[11]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.070     1.578    dfilter/filter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dfilter/filter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.305%)  route 0.185ns (56.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dfilter/filter_reg[3]/Q
                         net (fo=5, routed)           0.185     1.818    dfilter/p_0_in1_in
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.007    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[4]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.070     1.562    dfilter/filter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dfilter/d_clk_reg[4]/Q
                         net (fo=2, routed)           0.115     1.748    dfilter/d_clk[4]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  dfilter/d_clk0_carry/O[3]
                         net (fo=1, routed)           0.000     1.856    dfilter/data0[4]
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.008    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[4]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.597    dfilter/d_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.062%)  route 0.117ns (31.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.493    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  dfilter/d_clk_reg[12]/Q
                         net (fo=2, routed)           0.117     1.751    dfilter/d_clk[12]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  dfilter/d_clk0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.859    dfilter/data0[12]
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.009    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[12]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     1.598    dfilter/d_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dfilter/d_clk_reg[8]/Q
                         net (fo=2, routed)           0.118     1.751    dfilter/d_clk[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  dfilter/d_clk0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.859    dfilter/data0[8]
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.008    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  dfilter/d_clk_reg[8]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     1.597    dfilter/d_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.493    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  dfilter/d_clk_reg[11]/Q
                         net (fo=2, routed)           0.117     1.751    dfilter/d_clk[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  dfilter/d_clk0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.862    dfilter/data0[11]
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.009    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[11]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     1.598    dfilter/d_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dfilter/filter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/filter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.690%)  route 0.206ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  dfilter/filter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dfilter/filter_reg[2]/Q
                         net (fo=5, routed)           0.206     1.839    dfilter/p_0_in0_in
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.007    dfilter/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  dfilter/filter_reg[3]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.066     1.574    dfilter/filter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.492    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dfilter/d_clk_reg[3]/Q
                         net (fo=2, routed)           0.118     1.751    dfilter/d_clk[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  dfilter/d_clk0_carry/O[2]
                         net (fo=1, routed)           0.000     1.862    dfilter/data0[3]
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.008    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  dfilter/d_clk_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.597    dfilter/d_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dfilter/d_clk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dfilter/d_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.869    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.895 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.493    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  dfilter/d_clk_reg[9]/Q
                         net (fo=2, routed)           0.114     1.748    dfilter/d_clk[9]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.863 r  dfilter/d_clk0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.863    dfilter/data0[9]
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    G16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.112    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.141 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.009    dfilter/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  dfilter/d_clk_reg[9]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     1.598    dfilter/d_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y49    dfilter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y49    dfilter/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y48    dfilter/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y48    dfilter/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X62Y47    dfilter/d_clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y47    dfilter/d_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y47    dfilter/d_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y47    dfilter/d_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y48    dfilter/d_clk_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y47    dfilter/d_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y47    dfilter/d_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y49    dfilter/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y48    dfilter/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y47    dfilter/d_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y47    dfilter/d_clk_reg[0]/C



