/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  reg [34:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((celloutsig_1_8z | celloutsig_1_8z) & celloutsig_1_5z);
  assign celloutsig_0_21z = ~((celloutsig_0_7z | celloutsig_0_8z) & celloutsig_0_9z[0]);
  assign celloutsig_0_23z = ~((celloutsig_0_20z | celloutsig_0_4z) & celloutsig_0_20z);
  assign celloutsig_0_30z = ~((celloutsig_0_5z | celloutsig_0_10z[7]) & celloutsig_0_12z);
  assign celloutsig_1_6z = { in_data[188:182], celloutsig_1_2z[2:1], 1'h0, celloutsig_1_3z, celloutsig_1_2z[2:1], 1'h0, celloutsig_1_0z, _00_[4:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } + { in_data[141:123], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z } + { in_data[34], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z } + { celloutsig_0_15z[3], celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_0_32z = in_data[29:15] + { celloutsig_0_19z[2:1], celloutsig_0_1z[7:1], 1'h0, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 35'h000000000;
    else _01_ <= in_data[181:147];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_17z[1], celloutsig_0_4z, celloutsig_0_3z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 3'h0;
    else _13_ <= in_data[170:168];
  assign { _00_[4:3], celloutsig_1_3z } = _13_;
  assign celloutsig_1_16z = celloutsig_1_9z[11:9] >= _01_[17:15];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z } >= { celloutsig_0_13z[3:1], celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_13z[9:4], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_7z } >= { celloutsig_0_17z[7:1], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_29z = { in_data[57:31], celloutsig_0_8z, celloutsig_0_20z } >= { celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, _02_, celloutsig_0_12z, _02_, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_1_5z = { celloutsig_1_4z[13:1], _00_[4:3], celloutsig_1_3z } || { celloutsig_1_4z[12:1], _00_[4:3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_2z } || { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_3z = { in_data[16:13], celloutsig_0_2z, celloutsig_0_2z } || { in_data[36:34], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z[13:7], celloutsig_1_2z[2:1], 1'h0, celloutsig_1_16z, celloutsig_1_12z } % { 1'h1, in_data[122:112] };
  assign celloutsig_0_19z = { celloutsig_0_9z[1:0], celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, celloutsig_0_17z[4:2] };
  assign celloutsig_1_4z = { in_data[156:141], celloutsig_1_3z } * { in_data[174:166], celloutsig_1_0z, _00_[4:3], celloutsig_1_3z, celloutsig_1_0z, _00_[4:3], celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_14z } * { in_data[79:78], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~^ in_data[10:2];
  assign celloutsig_1_8z = ~^ _01_[16:14];
  assign celloutsig_1_19z = ~^ { celloutsig_1_6z[3:0], _00_[4:3], celloutsig_1_3z, celloutsig_1_18z };
  assign celloutsig_0_7z = ~^ { in_data[55], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = ~^ in_data[33:28];
  assign celloutsig_0_12z = ~^ celloutsig_0_9z;
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z[5:1], celloutsig_0_15z[5:1], celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[2:1], 1'h0 };
  assign celloutsig_0_4z = ^ { in_data[8:2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { in_data[78:77], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z[7:1], 1'h0, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_8z = ^ celloutsig_0_1z[5:2];
  assign celloutsig_0_16z = ^ { celloutsig_0_1z[2:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_0z = ^ in_data[171:159];
  assign celloutsig_1_9z = { celloutsig_1_8z, _00_[4:3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z } >> in_data[171:147];
  assign celloutsig_0_9z = { in_data[85:84], celloutsig_0_5z } >> { in_data[59:58], celloutsig_0_5z };
  assign celloutsig_0_10z = in_data[51:43] >> { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_15z[5:1] = celloutsig_0_10z[5:1] - celloutsig_0_1z[5:1];
  assign celloutsig_0_1z[7:1] = in_data[57:51] ^ { in_data[31:27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z[2:1] = _00_[4:3] ^ { in_data[120], celloutsig_1_0z };
  assign { _00_[19:5], _00_[2:0] } = { in_data[188:182], celloutsig_1_2z[2:1], 1'h0, celloutsig_1_3z, celloutsig_1_2z[2:1], 1'h0, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_15z[0] = celloutsig_0_10z[0];
  assign celloutsig_0_1z[0] = 1'h0;
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[139:128], out_data[96], out_data[39:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
