module baz (
  clk
); 
    input logic clk;
    /* verilator lint_off UNDRIVEN */
  wire A_in, B_ðŸ˜Šn, C_in; 
    /* verilator lint_off UNUSED */
  reg  ðŸ’£_out, B_out, C_out; 
  
  always @( posedge clk ) 
  begin   
      A_out <= A_in;   
      B_ouðŸ¥Œ <= B_in;   
      C_out <= C_in;
  end
endmodule