$date
	Wed Nov 05 08:23:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module updown_gray_counter_tb $end
$var wire 4 ! gray [3:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % gray [3:0] $end
$var wire 1 # mode $end
$var wire 1 $ reset $end
$var reg 4 & binary [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
0#
0"
bx !
$end
#5000
1"
#10000
b0 !
b0 %
b0 &
0"
1#
1$
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
0$
#65000
b1 !
b1 %
b1 &
1"
#70000
0"
#75000
b11 !
b11 %
b10 &
1"
#80000
0"
#85000
b10 !
b10 %
b11 &
1"
#90000
0"
#95000
b110 !
b110 %
b100 &
1"
#100000
0"
#105000
b111 !
b111 %
b101 &
1"
#110000
b0 !
b0 %
b0 &
0"
0#
1$
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
0$
#165000
b1000 !
b1000 %
b1111 &
1"
#170000
0"
#175000
b1001 !
b1001 %
b1110 &
1"
#180000
0"
#185000
b1011 !
b1011 %
b1101 &
1"
#190000
0"
#195000
b1010 !
b1010 %
b1100 &
1"
#200000
0"
#205000
b1110 !
b1110 %
b1011 &
1"
#210000
0"
