
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087020                       # Number of seconds simulated
sim_ticks                                 87020389000                       # Number of ticks simulated
final_tick                                87020389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1306018                       # Simulator instruction rate (inst/s)
host_op_rate                                  2152291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2554454149                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734344                       # Number of bytes of host memory used
host_seconds                                    34.07                       # Real time elapsed on the host
sim_insts                                    44490958                       # Number of instructions simulated
sim_ops                                      73320242                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          415104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             441728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6902                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             305951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4770192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5076144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        305951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           305951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            305951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4770192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5076144                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20878045                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816733                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           169                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59518508                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            42                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        174040778                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44490958                       # Number of instructions committed
system.cpu.committedOps                      73320242                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72798305                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1981                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944950                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232663                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72798305                       # number of integer instructions
system.cpu.num_fp_insts                          1981                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163696258                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63588314                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3803                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1504                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27637979                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933767                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694773                       # number of memory refs
system.cpu.num_load_insts                    20878041                       # Number of load instructions
system.cpu.num_store_insts                    5816732                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  174040778                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5575014                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175849      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45445643     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1003001      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      110      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     216      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877971     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816305      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  70      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73320242                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.243445                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.024241                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.243445                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53426477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53426477                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847722                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5810135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5810135                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26657857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26657857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26657857                       # number of overall hits
system.cpu.dcache.overall_hits::total        26657857                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30323                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         6598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6598                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        36921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        36921                       # number of overall misses
system.cpu.dcache.overall_misses::total         36921                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    446292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    446292500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    328915000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    328915000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    775207500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    775207500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    775207500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    775207500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001452                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001134                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001383                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001383                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001383                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001383                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14717.953369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14717.953369                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49850.712337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49850.712337                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20996.384172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20996.384172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20996.384172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20996.384172                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        35832                       # number of writebacks
system.cpu.dcache.writebacks::total             35832                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30323                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6598                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        36921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        36921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36921                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    415969500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    415969500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    322317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    322317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    738286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    738286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    738286500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    738286500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001383                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13717.953369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13717.953369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48850.712337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48850.712337                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19996.384172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19996.384172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19996.384172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19996.384172                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35897                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.287340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59518508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142388.775120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.287340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119037434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119037434                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59518090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59518090                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59518090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59518090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59518090                       # number of overall hits
system.cpu.icache.overall_hits::total        59518090                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           418                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           418                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69239500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69239500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69239500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69239500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69239500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59518508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59518508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59518508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59518508                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 165644.736842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 165644.736842                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 165644.736842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 165644.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 165644.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 165644.736842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68821500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68821500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68821500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68821500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 164644.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 164644.736842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 164644.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 164644.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 164644.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 164644.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6333.532830                       # Cycle average of tags in use
system.l2.tags.total_refs                       73307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.621124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        315.261014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6018.271816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.009621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.183663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.193284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210632                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    593358                       # Number of tag accesses
system.l2.tags.data_accesses                   593358                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        35832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35832                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   217                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          30218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30218                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 30435                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30437                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                30435                       # number of overall hits
system.l2.overall_hits::total                   30437                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6381                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             105                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6486                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6902                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                416                       # number of overall misses
system.l2.overall_misses::cpu.data               6486                       # number of overall misses
system.l2.overall_misses::total                  6902                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    309924000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     309924000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     68170000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68170000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     22977000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22977000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      68170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     332901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        401071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     68170000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    332901000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       401071000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        35832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37339                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37339                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.967111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967111                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.003463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003463                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.175672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184847                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.175672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184847                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 48569.816643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48569.816643                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 163870.192308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 163870.192308                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 218828.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218828.571429                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 163870.192308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 51326.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58109.388583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 163870.192308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 51326.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58109.388583                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         6381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6381                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          105                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6902                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    246114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     21927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64010000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    268041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    332051000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64010000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    268041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    332051000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.967111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.003463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003463                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.175672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.175672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184847                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 38569.816643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38569.816643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 153870.192308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 153870.192308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 208828.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 208828.571429                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 153870.192308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41326.086957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48109.388583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 153870.192308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41326.086957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48109.388583                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6333.533663                       # Cycle average of tags in use
system.l3.tags.total_refs                        6902                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6902                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        315.261065                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6018.272598                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.001203                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.022958                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.024161                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6902                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6780                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.026329                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    117334                       # Number of tag accesses
system.l3.tags.data_accesses                   117334                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data             6381                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6381                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          416                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          105                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             521                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6486                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6902                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                416                       # number of overall misses
system.l3.overall_misses::cpu.data               6486                       # number of overall misses
system.l3.overall_misses::total                  6902                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    169542000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     169542000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59018000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     20667000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     79685000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59018000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     190209000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        249227000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59018000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    190209000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       249227000                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data           6381                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6381                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          416                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           521                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               416                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data              6486                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 6902                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              416                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data             6486                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                6902                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26569.816643                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26569.816643                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 141870.192308                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 196828.571429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 152946.257198                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 141870.192308                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 29326.086957                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 36109.388583                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 141870.192308                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 29326.086957                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 36109.388583                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6381                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6381                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          416                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          521                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6486                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6902                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6486                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6902                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    105732000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    105732000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     54858000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     19617000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     74475000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     54858000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    125349000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    180207000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     54858000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    125349000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    180207000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16569.816643                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16569.816643                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 131870.192308                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 186828.571429                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 142946.257198                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 131870.192308                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 19326.086957                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 26109.388583                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 131870.192308                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 19326.086957                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 26109.388583                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          6902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                521                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6381                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           521                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6902                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6906000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34514000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6598                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                110646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4656192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4687488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            73307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  73307    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              73307                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           72556500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55381500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         6902                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87020389000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               521                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6381                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6381                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          521                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        13804                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       441728                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             6902                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   6902    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               6902                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            3451000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          10353000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
