
MD2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004064  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08004124  08004124  00014124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041b0  080041b0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080041b0  080041b0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080041b0  080041b0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041b0  080041b0  000141b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041b4  080041b4  000141b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080041b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000088c  2000000c  080041c4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000898  080041c4  00020898  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111f3  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002cbc  00000000  00000000  00031227  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001090  00000000  00000000  00033ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f08  00000000  00000000  00034f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017995  00000000  00000000  00035e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e306  00000000  00000000  0004d815  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080ac7  00000000  00000000  0005bb1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc5e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003964  00000000  00000000  000dc660  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800410c 	.word	0x0800410c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800410c 	.word	0x0800410c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f003 ff64 	bl	80040fc <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000234:	4b33      	ldr	r3, [pc, #204]	; (8000304 <MX_ADC_Init+0xe4>)
 8000236:	4a34      	ldr	r2, [pc, #208]	; (8000308 <MX_ADC_Init+0xe8>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023a:	4b32      	ldr	r3, [pc, #200]	; (8000304 <MX_ADC_Init+0xe4>)
 800023c:	2200      	movs	r2, #0
 800023e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000240:	4b30      	ldr	r3, [pc, #192]	; (8000304 <MX_ADC_Init+0xe4>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000246:	4b2f      	ldr	r3, [pc, #188]	; (8000304 <MX_ADC_Init+0xe4>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800024c:	4b2d      	ldr	r3, [pc, #180]	; (8000304 <MX_ADC_Init+0xe4>)
 800024e:	2201      	movs	r2, #1
 8000250:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000252:	4b2c      	ldr	r3, [pc, #176]	; (8000304 <MX_ADC_Init+0xe4>)
 8000254:	2204      	movs	r2, #4
 8000256:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000258:	4b2a      	ldr	r3, [pc, #168]	; (8000304 <MX_ADC_Init+0xe4>)
 800025a:	2200      	movs	r2, #0
 800025c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800025e:	4b29      	ldr	r3, [pc, #164]	; (8000304 <MX_ADC_Init+0xe4>)
 8000260:	2200      	movs	r2, #0
 8000262:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000264:	4b27      	ldr	r3, [pc, #156]	; (8000304 <MX_ADC_Init+0xe4>)
 8000266:	2201      	movs	r2, #1
 8000268:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800026a:	4b26      	ldr	r3, [pc, #152]	; (8000304 <MX_ADC_Init+0xe4>)
 800026c:	2200      	movs	r2, #0
 800026e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000270:	4b24      	ldr	r3, [pc, #144]	; (8000304 <MX_ADC_Init+0xe4>)
 8000272:	22c2      	movs	r2, #194	; 0xc2
 8000274:	32ff      	adds	r2, #255	; 0xff
 8000276:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000278:	4b22      	ldr	r3, [pc, #136]	; (8000304 <MX_ADC_Init+0xe4>)
 800027a:	2200      	movs	r2, #0
 800027c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800027e:	4b21      	ldr	r3, [pc, #132]	; (8000304 <MX_ADC_Init+0xe4>)
 8000280:	2224      	movs	r2, #36	; 0x24
 8000282:	2101      	movs	r1, #1
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000286:	4b1f      	ldr	r3, [pc, #124]	; (8000304 <MX_ADC_Init+0xe4>)
 8000288:	2201      	movs	r2, #1
 800028a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800028c:	4b1d      	ldr	r3, [pc, #116]	; (8000304 <MX_ADC_Init+0xe4>)
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fda2 	bl	8000dd8 <HAL_ADC_Init>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000298:	f000 faa8 	bl	80007ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2203      	movs	r2, #3
 80002a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2280      	movs	r2, #128	; 0x80
 80002a6:	0152      	lsls	r2, r2, #5
 80002a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0552      	lsls	r2, r2, #21
 80002b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002b2:	1d3a      	adds	r2, r7, #4
 80002b4:	4b13      	ldr	r3, [pc, #76]	; (8000304 <MX_ADC_Init+0xe4>)
 80002b6:	0011      	movs	r1, r2
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 fecd 	bl	8001058 <HAL_ADC_ConfigChannel>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80002c2:	f000 fa93 	bl	80007ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2204      	movs	r2, #4
 80002ca:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002cc:	1d3a      	adds	r2, r7, #4
 80002ce:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <MX_ADC_Init+0xe4>)
 80002d0:	0011      	movs	r1, r2
 80002d2:	0018      	movs	r0, r3
 80002d4:	f000 fec0 	bl	8001058 <HAL_ADC_ConfigChannel>
 80002d8:	1e03      	subs	r3, r0, #0
 80002da:	d001      	beq.n	80002e0 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80002dc:	f000 fa86 	bl	80007ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2205      	movs	r2, #5
 80002e4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002e6:	1d3a      	adds	r2, r7, #4
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <MX_ADC_Init+0xe4>)
 80002ea:	0011      	movs	r1, r2
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 feb3 	bl	8001058 <HAL_ADC_ConfigChannel>
 80002f2:	1e03      	subs	r3, r0, #0
 80002f4:	d001      	beq.n	80002fa <MX_ADC_Init+0xda>
  {
    Error_Handler();
 80002f6:	f000 fa79 	bl	80007ec <Error_Handler>
  }

}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b004      	add	sp, #16
 8000300:	bd80      	pop	{r7, pc}
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	200003a4 	.word	0x200003a4
 8000308:	40012400 	.word	0x40012400

0800030c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	; 0x28
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000314:	2314      	movs	r3, #20
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	0018      	movs	r0, r3
 800031a:	2314      	movs	r3, #20
 800031c:	001a      	movs	r2, r3
 800031e:	2100      	movs	r1, #0
 8000320:	f003 feec 	bl	80040fc <memset>
  if(adcHandle->Instance==ADC1)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a2d      	ldr	r2, [pc, #180]	; (80003e0 <HAL_ADC_MspInit+0xd4>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d154      	bne.n	80003d8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800032e:	4b2d      	ldr	r3, [pc, #180]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 8000330:	699a      	ldr	r2, [r3, #24]
 8000332:	4b2c      	ldr	r3, [pc, #176]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 8000334:	2180      	movs	r1, #128	; 0x80
 8000336:	0089      	lsls	r1, r1, #2
 8000338:	430a      	orrs	r2, r1
 800033a:	619a      	str	r2, [r3, #24]
 800033c:	4b29      	ldr	r3, [pc, #164]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 800033e:	699a      	ldr	r2, [r3, #24]
 8000340:	2380      	movs	r3, #128	; 0x80
 8000342:	009b      	lsls	r3, r3, #2
 8000344:	4013      	ands	r3, r2
 8000346:	613b      	str	r3, [r7, #16]
 8000348:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800034a:	4b26      	ldr	r3, [pc, #152]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 800034c:	695a      	ldr	r2, [r3, #20]
 800034e:	4b25      	ldr	r3, [pc, #148]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 8000350:	2180      	movs	r1, #128	; 0x80
 8000352:	0289      	lsls	r1, r1, #10
 8000354:	430a      	orrs	r2, r1
 8000356:	615a      	str	r2, [r3, #20]
 8000358:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <HAL_ADC_MspInit+0xd8>)
 800035a:	695a      	ldr	r2, [r3, #20]
 800035c:	2380      	movs	r3, #128	; 0x80
 800035e:	029b      	lsls	r3, r3, #10
 8000360:	4013      	ands	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5 
    */
    GPIO_InitStruct.Pin = INA199_REF_Pin|INA199_OUT_Pin|BATT_VOLT_Pin;
 8000366:	2114      	movs	r1, #20
 8000368:	187b      	adds	r3, r7, r1
 800036a:	2238      	movs	r2, #56	; 0x38
 800036c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800036e:	187b      	adds	r3, r7, r1
 8000370:	2203      	movs	r2, #3
 8000372:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000374:	187b      	adds	r3, r7, r1
 8000376:	2200      	movs	r2, #0
 8000378:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037a:	187a      	adds	r2, r7, r1
 800037c:	2390      	movs	r3, #144	; 0x90
 800037e:	05db      	lsls	r3, r3, #23
 8000380:	0011      	movs	r1, r2
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fa28 	bl	80017d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000388:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 800038a:	4a18      	ldr	r2, [pc, #96]	; (80003ec <HAL_ADC_MspInit+0xe0>)
 800038c:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800038e:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 8000390:	2200      	movs	r2, #0
 8000392:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000394:	4b14      	ldr	r3, [pc, #80]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800039a:	4b13      	ldr	r3, [pc, #76]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 800039c:	2280      	movs	r2, #128	; 0x80
 800039e:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80003a0:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003a2:	2280      	movs	r2, #128	; 0x80
 80003a4:	0052      	lsls	r2, r2, #1
 80003a6:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003aa:	2280      	movs	r2, #128	; 0x80
 80003ac:	00d2      	lsls	r2, r2, #3
 80003ae:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80003b0:	4b0d      	ldr	r3, [pc, #52]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003b2:	2220      	movs	r2, #32
 80003b4:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80003b6:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80003bc:	4b0a      	ldr	r3, [pc, #40]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003be:	0018      	movs	r0, r3
 80003c0:	f001 f904 	bl	80015cc <HAL_DMA_Init>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80003c8:	f000 fa10 	bl	80007ec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	4a06      	ldr	r2, [pc, #24]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003d0:	631a      	str	r2, [r3, #48]	; 0x30
 80003d2:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <HAL_ADC_MspInit+0xdc>)
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003d8:	46c0      	nop			; (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	b00a      	add	sp, #40	; 0x28
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40012400 	.word	0x40012400
 80003e4:	40021000 	.word	0x40021000
 80003e8:	20000360 	.word	0x20000360
 80003ec:	40020008 	.word	0x40020008

080003f0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 80003f4:	4b18      	ldr	r3, [pc, #96]	; (8000458 <MX_CAN_Init+0x68>)
 80003f6:	4a19      	ldr	r2, [pc, #100]	; (800045c <MX_CAN_Init+0x6c>)
 80003f8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 80003fa:	4b17      	ldr	r3, [pc, #92]	; (8000458 <MX_CAN_Init+0x68>)
 80003fc:	2203      	movs	r2, #3
 80003fe:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000400:	4b15      	ldr	r3, [pc, #84]	; (8000458 <MX_CAN_Init+0x68>)
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_CAN_Init+0x68>)
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800040c:	4b12      	ldr	r3, [pc, #72]	; (8000458 <MX_CAN_Init+0x68>)
 800040e:	22c0      	movs	r2, #192	; 0xc0
 8000410:	0312      	lsls	r2, r2, #12
 8000412:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000414:	4b10      	ldr	r3, [pc, #64]	; (8000458 <MX_CAN_Init+0x68>)
 8000416:	2280      	movs	r2, #128	; 0x80
 8000418:	0352      	lsls	r2, r2, #13
 800041a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800041c:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <MX_CAN_Init+0x68>)
 800041e:	2200      	movs	r2, #0
 8000420:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000422:	4b0d      	ldr	r3, [pc, #52]	; (8000458 <MX_CAN_Init+0x68>)
 8000424:	2200      	movs	r2, #0
 8000426:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000428:	4b0b      	ldr	r3, [pc, #44]	; (8000458 <MX_CAN_Init+0x68>)
 800042a:	2200      	movs	r2, #0
 800042c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800042e:	4b0a      	ldr	r3, [pc, #40]	; (8000458 <MX_CAN_Init+0x68>)
 8000430:	2200      	movs	r2, #0
 8000432:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000434:	4b08      	ldr	r3, [pc, #32]	; (8000458 <MX_CAN_Init+0x68>)
 8000436:	2200      	movs	r2, #0
 8000438:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800043a:	4b07      	ldr	r3, [pc, #28]	; (8000458 <MX_CAN_Init+0x68>)
 800043c:	2200      	movs	r2, #0
 800043e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000440:	4b05      	ldr	r3, [pc, #20]	; (8000458 <MX_CAN_Init+0x68>)
 8000442:	0018      	movs	r0, r3
 8000444:	f000 ff16 	bl	8001274 <HAL_CAN_Init>
 8000448:	1e03      	subs	r3, r0, #0
 800044a:	d001      	beq.n	8000450 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800044c:	f000 f9ce 	bl	80007ec <Error_Handler>
  }

}
 8000450:	46c0      	nop			; (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	200003e4 	.word	0x200003e4
 800045c:	40006400 	.word	0x40006400

08000460 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b08a      	sub	sp, #40	; 0x28
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000468:	2314      	movs	r3, #20
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	0018      	movs	r0, r3
 800046e:	2314      	movs	r3, #20
 8000470:	001a      	movs	r2, r3
 8000472:	2100      	movs	r1, #0
 8000474:	f003 fe42 	bl	80040fc <memset>
  if(canHandle->Instance==CAN)
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a1d      	ldr	r2, [pc, #116]	; (80004f4 <HAL_CAN_MspInit+0x94>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d133      	bne.n	80004ea <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000482:	4b1d      	ldr	r3, [pc, #116]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 8000484:	69da      	ldr	r2, [r3, #28]
 8000486:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 8000488:	2180      	movs	r1, #128	; 0x80
 800048a:	0489      	lsls	r1, r1, #18
 800048c:	430a      	orrs	r2, r1
 800048e:	61da      	str	r2, [r3, #28]
 8000490:	4b19      	ldr	r3, [pc, #100]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 8000492:	69da      	ldr	r2, [r3, #28]
 8000494:	2380      	movs	r3, #128	; 0x80
 8000496:	049b      	lsls	r3, r3, #18
 8000498:	4013      	ands	r3, r2
 800049a:	613b      	str	r3, [r7, #16]
 800049c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800049e:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 80004a0:	695a      	ldr	r2, [r3, #20]
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	0289      	lsls	r1, r1, #10
 80004a8:	430a      	orrs	r2, r1
 80004aa:	615a      	str	r2, [r3, #20]
 80004ac:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <HAL_CAN_MspInit+0x98>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	029b      	lsls	r3, r3, #10
 80004b4:	4013      	ands	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80004ba:	2114      	movs	r1, #20
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	22c0      	movs	r2, #192	; 0xc0
 80004c0:	0152      	lsls	r2, r2, #5
 80004c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c4:	187b      	adds	r3, r7, r1
 80004c6:	2202      	movs	r2, #2
 80004c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2200      	movs	r2, #0
 80004ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d0:	187b      	adds	r3, r7, r1
 80004d2:	2203      	movs	r2, #3
 80004d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2204      	movs	r2, #4
 80004da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	187a      	adds	r2, r7, r1
 80004de:	2390      	movs	r3, #144	; 0x90
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	0011      	movs	r1, r2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 f977 	bl	80017d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b00a      	add	sp, #40	; 0x28
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	40006400 	.word	0x40006400
 80004f8:	40021000 	.word	0x40021000

080004fc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000502:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_DMA_Init+0x38>)
 8000504:	695a      	ldr	r2, [r3, #20]
 8000506:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <MX_DMA_Init+0x38>)
 8000508:	2101      	movs	r1, #1
 800050a:	430a      	orrs	r2, r1
 800050c:	615a      	str	r2, [r3, #20]
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <MX_DMA_Init+0x38>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	2201      	movs	r2, #1
 8000514:	4013      	ands	r3, r2
 8000516:	607b      	str	r3, [r7, #4]
 8000518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2103      	movs	r1, #3
 800051e:	2009      	movs	r0, #9
 8000520:	f001 f82e 	bl	8001580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000524:	2009      	movs	r0, #9
 8000526:	f001 f840 	bl	80015aa <HAL_NVIC_EnableIRQ>

}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	b002      	add	sp, #8
 8000530:	bd80      	pop	{r7, pc}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	40021000 	.word	0x40021000

08000538 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	4a06      	ldr	r2, [pc, #24]	; (8000560 <vApplicationGetIdleTaskMemory+0x28>)
 8000548:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	4a05      	ldr	r2, [pc, #20]	; (8000564 <vApplicationGetIdleTaskMemory+0x2c>)
 800054e:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2264      	movs	r2, #100	; 0x64
 8000554:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	b004      	add	sp, #16
 800055c:	bd80      	pop	{r7, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	20000028 	.word	0x20000028
 8000564:	20000078 	.word	0x20000078

08000568 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000568:	b5b0      	push	{r4, r5, r7, lr}
 800056a:	b08e      	sub	sp, #56	; 0x38
 800056c:	af00      	add	r7, sp, #0
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 100,
 800056e:	211c      	movs	r1, #28
 8000570:	187b      	adds	r3, r7, r1
 8000572:	4a11      	ldr	r2, [pc, #68]	; (80005b8 <MX_FREERTOS_Init+0x50>)
 8000574:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000576:	c331      	stmia	r3!, {r0, r4, r5}
 8000578:	ca31      	ldmia	r2!, {r0, r4, r5}
 800057a:	c331      	stmia	r3!, {r0, r4, r5}
 800057c:	6812      	ldr	r2, [r2, #0]
 800057e:	601a      	str	r2, [r3, #0]
			defaultTaskBuffer, &defaultTaskControlBlock);
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2100      	movs	r1, #0
 8000584:	0018      	movs	r0, r3
 8000586:	f002 ff6c 	bl	8003462 <osThreadCreate>
 800058a:	0002      	movs	r2, r0
 800058c:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <MX_FREERTOS_Init+0x54>)
 800058e:	601a      	str	r2, [r3, #0]

	/* definition and creation of Control */
	osThreadStaticDef(Control, StartControl, osPriorityRealtime, 0, 100,
 8000590:	003b      	movs	r3, r7
 8000592:	4a0b      	ldr	r2, [pc, #44]	; (80005c0 <MX_FREERTOS_Init+0x58>)
 8000594:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000596:	c313      	stmia	r3!, {r0, r1, r4}
 8000598:	ca13      	ldmia	r2!, {r0, r1, r4}
 800059a:	c313      	stmia	r3!, {r0, r1, r4}
 800059c:	6812      	ldr	r2, [r2, #0]
 800059e:	601a      	str	r2, [r3, #0]
			myTask02Buffer, &myTask02ControlBlock);
	ControlHandle = osThreadCreate(osThread(Control), NULL);
 80005a0:	003b      	movs	r3, r7
 80005a2:	2100      	movs	r1, #0
 80005a4:	0018      	movs	r0, r3
 80005a6:	f002 ff5c 	bl	8003462 <osThreadCreate>
 80005aa:	0002      	movs	r2, r0
 80005ac:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <MX_FREERTOS_Init+0x5c>)
 80005ae:	601a      	str	r2, [r3, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b00e      	add	sp, #56	; 0x38
 80005b6:	bdb0      	pop	{r4, r5, r7, pc}
 80005b8:	08004130 	.word	0x08004130
 80005bc:	2000045c 	.word	0x2000045c
 80005c0:	08004154 	.word	0x08004154
 80005c4:	20000460 	.word	0x20000460

080005c8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	TickType_t xPreviousWakeTime = xTaskGetTickCount();
 80005d0:	f003 fa76 	bl	8003ac0 <xTaskGetTickCount>
 80005d4:	0003      	movs	r3, r0
 80005d6:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for (;;) {
		vTaskDelayUntil(&xPreviousWakeTime, 100); //10k/100=100Hz
 80005d8:	230c      	movs	r3, #12
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	2164      	movs	r1, #100	; 0x64
 80005de:	0018      	movs	r0, r3
 80005e0:	f003 f92c 	bl	800383c <vTaskDelayUntil>
 80005e4:	e7f8      	b.n	80005d8 <StartDefaultTask+0x10>

080005e6 <StartControl>:
 * @brief Function implementing the Control thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartControl */
void StartControl(void const *argument) {
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b084      	sub	sp, #16
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartControl */
	TickType_t pxPreviousWakeTime = xTaskGetTickCount();
 80005ee:	f003 fa67 	bl	8003ac0 <xTaskGetTickCount>
 80005f2:	0003      	movs	r3, r0
 80005f4:	60fb      	str	r3, [r7, #12]
	Enc_Start(); //init encoder
 80005f6:	f000 fb6b 	bl	8000cd0 <Enc_Start>
	/* Infinite loop */
	for (;;) {
		vTaskDelayUntil(&pxPreviousWakeTime, 1); //10k/5=2kHz
 80005fa:	230c      	movs	r3, #12
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	2101      	movs	r1, #1
 8000600:	0018      	movs	r0, r3
 8000602:	f003 f91b 	bl	800383c <vTaskDelayUntil>
 8000606:	e7f8      	b.n	80005fa <StartControl+0x14>

08000608 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b089      	sub	sp, #36	; 0x24
 800060c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060e:	240c      	movs	r4, #12
 8000610:	193b      	adds	r3, r7, r4
 8000612:	0018      	movs	r0, r3
 8000614:	2314      	movs	r3, #20
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f003 fd6f 	bl	80040fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061e:	4b33      	ldr	r3, [pc, #204]	; (80006ec <MX_GPIO_Init+0xe4>)
 8000620:	695a      	ldr	r2, [r3, #20]
 8000622:	4b32      	ldr	r3, [pc, #200]	; (80006ec <MX_GPIO_Init+0xe4>)
 8000624:	2180      	movs	r1, #128	; 0x80
 8000626:	0289      	lsls	r1, r1, #10
 8000628:	430a      	orrs	r2, r1
 800062a:	615a      	str	r2, [r3, #20]
 800062c:	4b2f      	ldr	r3, [pc, #188]	; (80006ec <MX_GPIO_Init+0xe4>)
 800062e:	695a      	ldr	r2, [r3, #20]
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	029b      	lsls	r3, r3, #10
 8000634:	4013      	ands	r3, r2
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063a:	4b2c      	ldr	r3, [pc, #176]	; (80006ec <MX_GPIO_Init+0xe4>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b2b      	ldr	r3, [pc, #172]	; (80006ec <MX_GPIO_Init+0xe4>)
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	02c9      	lsls	r1, r1, #11
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b28      	ldr	r3, [pc, #160]	; (80006ec <MX_GPIO_Init+0xe4>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	02db      	lsls	r3, r3, #11
 8000650:	4013      	ands	r3, r2
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2_Pin|PA15_Pin, GPIO_PIN_RESET);
 8000656:	4926      	ldr	r1, [pc, #152]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000658:	2390      	movs	r3, #144	; 0x90
 800065a:	05db      	lsls	r3, r3, #23
 800065c:	2200      	movs	r2, #0
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fa22 	bl	8001aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RA_BK_Pin|LD5_11_Pin|LD4_10_Pin|LD3_9_Pin 
 8000664:	23fc      	movs	r3, #252	; 0xfc
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	4822      	ldr	r0, [pc, #136]	; (80006f4 <MX_GPIO_Init+0xec>)
 800066a:	2200      	movs	r2, #0
 800066c:	0019      	movs	r1, r3
 800066e:	f001 fa1b 	bl	8001aa8 <HAL_GPIO_WritePin>
                          |LD2_8_Pin|LD1_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = PA2_Pin|PA15_Pin;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000676:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	193b      	adds	r3, r7, r4
 800067a:	2201      	movs	r2, #1
 800067c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	193b      	adds	r3, r7, r4
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000684:	193b      	adds	r3, r7, r4
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	193a      	adds	r2, r7, r4
 800068c:	2390      	movs	r3, #144	; 0x90
 800068e:	05db      	lsls	r3, r3, #23
 8000690:	0011      	movs	r1, r2
 8000692:	0018      	movs	r0, r3
 8000694:	f001 f8a0 	bl	80017d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SW4_Pin|SW3_Pin|SW2_Pin;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	22e0      	movs	r2, #224	; 0xe0
 800069c:	00d2      	lsls	r2, r2, #3
 800069e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2200      	movs	r2, #0
 80006a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006a6:	193b      	adds	r3, r7, r4
 80006a8:	2201      	movs	r2, #1
 80006aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ac:	193a      	adds	r2, r7, r4
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	0011      	movs	r1, r2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f001 f88f 	bl	80017d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin */
  GPIO_InitStruct.Pin = RA_BK_Pin|LD5_11_Pin|LD4_10_Pin|LD3_9_Pin 
 80006ba:	0021      	movs	r1, r4
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	22fc      	movs	r2, #252	; 0xfc
 80006c0:	0052      	lsls	r2, r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
                          |LD2_8_Pin|LD1_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2201      	movs	r2, #1
 80006c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	4a06      	ldr	r2, [pc, #24]	; (80006f4 <MX_GPIO_Init+0xec>)
 80006da:	0019      	movs	r1, r3
 80006dc:	0010      	movs	r0, r2
 80006de:	f001 f87b 	bl	80017d8 <HAL_GPIO_Init>

}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	b009      	add	sp, #36	; 0x24
 80006e8:	bd90      	pop	{r4, r7, pc}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	40021000 	.word	0x40021000
 80006f0:	00008004 	.word	0x00008004
 80006f4:	48000400 	.word	0x48000400

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fc:	f000 fb3c 	bl	8000d78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000700:	f000 f811 	bl	8000726 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000704:	f7ff ff80 	bl	8000608 <MX_GPIO_Init>
  MX_DMA_Init();
 8000708:	f7ff fef8 	bl	80004fc <MX_DMA_Init>
  MX_ADC_Init();
 800070c:	f7ff fd88 	bl	8000220 <MX_ADC_Init>
  MX_CAN_Init();
 8000710:	f7ff fe6e 	bl	80003f0 <MX_CAN_Init>
  MX_TIM2_Init();
 8000714:	f000 f92a 	bl	800096c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000718:	f000 f97c 	bl	8000a14 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 800071c:	f7ff ff24 	bl	8000568 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000720:	f002 fe97 	bl	8003452 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000724:	e7fe      	b.n	8000724 <main+0x2c>

08000726 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000726:	b590      	push	{r4, r7, lr}
 8000728:	b093      	sub	sp, #76	; 0x4c
 800072a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072c:	2414      	movs	r4, #20
 800072e:	193b      	adds	r3, r7, r4
 8000730:	0018      	movs	r0, r3
 8000732:	2334      	movs	r3, #52	; 0x34
 8000734:	001a      	movs	r2, r3
 8000736:	2100      	movs	r1, #0
 8000738:	f003 fce0 	bl	80040fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	0018      	movs	r0, r3
 8000740:	2310      	movs	r3, #16
 8000742:	001a      	movs	r2, r3
 8000744:	2100      	movs	r1, #0
 8000746:	f003 fcd9 	bl	80040fc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800074a:	0021      	movs	r1, r4
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2212      	movs	r2, #18
 8000750:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2201      	movs	r2, #1
 8000756:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2201      	movs	r2, #1
 800075c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2210      	movs	r2, #16
 8000762:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2210      	movs	r2, #16
 8000768:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2202      	movs	r2, #2
 800076e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2280      	movs	r2, #128	; 0x80
 8000774:	0212      	lsls	r2, r2, #8
 8000776:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2280      	movs	r2, #128	; 0x80
 800077c:	0352      	lsls	r2, r2, #13
 800077e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	187b      	adds	r3, r7, r1
 8000788:	0018      	movs	r0, r3
 800078a:	f001 f9ab 	bl	8001ae4 <HAL_RCC_OscConfig>
 800078e:	1e03      	subs	r3, r0, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000792:	f000 f82b 	bl	80007ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2207      	movs	r2, #7
 800079a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2202      	movs	r2, #2
 80007a0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2101      	movs	r1, #1
 80007b2:	0018      	movs	r0, r3
 80007b4:	f001 fd1c 	bl	80021f0 <HAL_RCC_ClockConfig>
 80007b8:	1e03      	subs	r3, r0, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007bc:	f000 f816 	bl	80007ec <Error_Handler>
  }
}
 80007c0:	46c0      	nop			; (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b013      	add	sp, #76	; 0x4c
 80007c6:	bd90      	pop	{r4, r7, pc}

080007c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a04      	ldr	r2, [pc, #16]	; (80007e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d101      	bne.n	80007de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007da:	f000 fae1 	bl	8000da0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	46bd      	mov	sp, r7
 80007e2:	b002      	add	sp, #8
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	40014800 	.word	0x40014800

080007ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <HAL_MspInit+0x50>)
 8000800:	699a      	ldr	r2, [r3, #24]
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <HAL_MspInit+0x50>)
 8000804:	2101      	movs	r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	619a      	str	r2, [r3, #24]
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <HAL_MspInit+0x50>)
 800080c:	699b      	ldr	r3, [r3, #24]
 800080e:	2201      	movs	r2, #1
 8000810:	4013      	ands	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <HAL_MspInit+0x50>)
 8000818:	69da      	ldr	r2, [r3, #28]
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <HAL_MspInit+0x50>)
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	0549      	lsls	r1, r1, #21
 8000820:	430a      	orrs	r2, r1
 8000822:	61da      	str	r2, [r3, #28]
 8000824:	4b08      	ldr	r3, [pc, #32]	; (8000848 <HAL_MspInit+0x50>)
 8000826:	69da      	ldr	r2, [r3, #28]
 8000828:	2380      	movs	r3, #128	; 0x80
 800082a:	055b      	lsls	r3, r3, #21
 800082c:	4013      	ands	r3, r2
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000832:	2302      	movs	r3, #2
 8000834:	425b      	negs	r3, r3
 8000836:	2200      	movs	r2, #0
 8000838:	2103      	movs	r1, #3
 800083a:	0018      	movs	r0, r3
 800083c:	f000 fea0 	bl	8001580 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000840:	46c0      	nop			; (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b002      	add	sp, #8
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08a      	sub	sp, #40	; 0x28
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0); 
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2200      	movs	r2, #0
 8000860:	0019      	movs	r1, r3
 8000862:	2016      	movs	r0, #22
 8000864:	f000 fe8c 	bl	8001580 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn); 
 8000868:	2016      	movs	r0, #22
 800086a:	f000 fe9e 	bl	80015aa <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800086e:	4b21      	ldr	r3, [pc, #132]	; (80008f4 <HAL_InitTick+0xa8>)
 8000870:	699a      	ldr	r2, [r3, #24]
 8000872:	4b20      	ldr	r3, [pc, #128]	; (80008f4 <HAL_InitTick+0xa8>)
 8000874:	2180      	movs	r1, #128	; 0x80
 8000876:	02c9      	lsls	r1, r1, #11
 8000878:	430a      	orrs	r2, r1
 800087a:	619a      	str	r2, [r3, #24]
 800087c:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <HAL_InitTick+0xa8>)
 800087e:	699a      	ldr	r2, [r3, #24]
 8000880:	2380      	movs	r3, #128	; 0x80
 8000882:	02db      	lsls	r3, r3, #11
 8000884:	4013      	ands	r3, r2
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800088a:	230c      	movs	r3, #12
 800088c:	18fa      	adds	r2, r7, r3
 800088e:	2310      	movs	r3, #16
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	0011      	movs	r1, r2
 8000894:	0018      	movs	r0, r3
 8000896:	f001 fe23 	bl	80024e0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800089a:	f001 fe0b 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 800089e:	0003      	movs	r3, r0
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80008a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a4:	4914      	ldr	r1, [pc, #80]	; (80008f8 <HAL_InitTick+0xac>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f7ff fc2e 	bl	8000108 <__udivsi3>
 80008ac:	0003      	movs	r3, r0
 80008ae:	3b01      	subs	r3, #1
 80008b0:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_InitTick+0xb0>)
 80008b4:	4a12      	ldr	r2, [pc, #72]	; (8000900 <HAL_InitTick+0xb4>)
 80008b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000 / 1000) - 1;
 80008b8:	4b10      	ldr	r3, [pc, #64]	; (80008fc <HAL_InitTick+0xb0>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	; (8000904 <HAL_InitTick+0xb8>)
 80008bc:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <HAL_InitTick+0xb0>)
 80008c0:	6a3a      	ldr	r2, [r7, #32]
 80008c2:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 80008c4:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <HAL_InitTick+0xb0>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ca:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <HAL_InitTick+0xb0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 80008d0:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <HAL_InitTick+0xb0>)
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 fe2e 	bl	8002534 <HAL_TIM_Base_Init>
 80008d8:	1e03      	subs	r3, r0, #0
 80008da:	d105      	bne.n	80008e8 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <HAL_InitTick+0xb0>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 fe54 	bl	800258c <HAL_TIM_Base_Start_IT>
 80008e4:	0003      	movs	r3, r0
 80008e6:	e000      	b.n	80008ea <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80008e8:	2301      	movs	r3, #1
}
 80008ea:	0018      	movs	r0, r3
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b00a      	add	sp, #40	; 0x28
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	40021000 	.word	0x40021000
 80008f8:	000f4240 	.word	0x000f4240
 80008fc:	200007d4 	.word	0x200007d4
 8000900:	40014800 	.word	0x40014800
 8000904:	000003e7 	.word	0x000003e7

08000908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800090c:	46c0      	nop			; (mov r8, r8)
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000916:	e7fe      	b.n	8000916 <HardFault_Handler+0x4>

08000918 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 800091c:	4b03      	ldr	r3, [pc, #12]	; (800092c <DMA1_Channel1_IRQHandler+0x14>)
 800091e:	0018      	movs	r0, r3
 8000920:	f000 fe9c 	bl	800165c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	20000360 	.word	0x20000360

08000930 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000934:	4b03      	ldr	r3, [pc, #12]	; (8000944 <TIM3_IRQHandler+0x14>)
 8000936:	0018      	movs	r0, r3
 8000938:	f001 ff49 	bl	80027ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800093c:	46c0      	nop			; (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	20000814 	.word	0x20000814

08000948 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800094c:	4b03      	ldr	r3, [pc, #12]	; (800095c <TIM17_IRQHandler+0x14>)
 800094e:	0018      	movs	r0, r3
 8000950:	f001 ff3d 	bl	80027ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8000954:	46c0      	nop			; (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	200007d4 	.word	0x200007d4

08000960 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
//  TIM_Encoder_InitTypeDef sConfig = {0};
//  TIM_MasterConfigTypeDef sMasterConfig = {0};

	htim2.Instance = TIM2;
 8000970:	4b25      	ldr	r3, [pc, #148]	; (8000a08 <MX_TIM2_Init+0x9c>)
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	05d2      	lsls	r2, r2, #23
 8000976:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000978:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <MX_TIM2_Init+0x9c>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <MX_TIM2_Init+0x9c>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffffffff;
 8000984:	4b20      	ldr	r3, [pc, #128]	; (8000a08 <MX_TIM2_Init+0x9c>)
 8000986:	2201      	movs	r2, #1
 8000988:	4252      	negs	r2, r2
 800098a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098c:	4b1e      	ldr	r3, [pc, #120]	; (8000a08 <MX_TIM2_Init+0x9c>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000992:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <MX_TIM2_Init+0x9c>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000998:	4b1c      	ldr	r3, [pc, #112]	; (8000a0c <MX_TIM2_Init+0xa0>)
 800099a:	2203      	movs	r2, #3
 800099c:	601a      	str	r2, [r3, #0]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800099e:	4b1b      	ldr	r3, [pc, #108]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009a4:	4b19      	ldr	r3, [pc, #100]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	609a      	str	r2, [r3, #8]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009aa:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	60da      	str	r2, [r3, #12]
	sConfig.IC1Filter = 3;
 80009b0:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009b2:	2203      	movs	r2, #3
 80009b4:	611a      	str	r2, [r3, #16]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009bc:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009be:	2201      	movs	r2, #1
 80009c0:	619a      	str	r2, [r3, #24]
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009c2:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	61da      	str	r2, [r3, #28]
	sConfig.IC2Filter = 3;
 80009c8:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009ca:	2203      	movs	r2, #3
 80009cc:	621a      	str	r2, [r3, #32]
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 80009ce:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <MX_TIM2_Init+0xa0>)
 80009d0:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <MX_TIM2_Init+0x9c>)
 80009d2:	0011      	movs	r1, r2
 80009d4:	0018      	movs	r0, r3
 80009d6:	f001 fe2f 	bl	8002638 <HAL_TIM_Encoder_Init>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM2_Init+0x76>
		Error_Handler();
 80009de:	f7ff ff05 	bl	80007ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <MX_TIM2_Init+0xa4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_TIM2_Init+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80009ee:	4a08      	ldr	r2, [pc, #32]	; (8000a10 <MX_TIM2_Init+0xa4>)
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <MX_TIM2_Init+0x9c>)
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f002 fcab 	bl	8003350 <HAL_TIMEx_MasterConfigSynchronization>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM2_Init+0x96>
			!= HAL_OK) {
		Error_Handler();
 80009fe:	f7ff fef5 	bl	80007ec <Error_Handler>
	}

}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000854 	.word	0x20000854
 8000a0c:	2000022c 	.word	0x2000022c
 8000a10:	20000208 	.word	0x20000208

08000a14 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
//  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
//  TIM_MasterConfigTypeDef sMasterConfig = {0};
//  TIM_OC_InitTypeDef sConfigOC = {0};

	htim3.Instance = TIM3;
 8000a18:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a1a:	4a3e      	ldr	r2, [pc, #248]	; (8000b14 <MX_TIM3_Init+0x100>)
 8000a1c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8000a1e:	4b3c      	ldr	r3, [pc, #240]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a24:	4b3a      	ldr	r3, [pc, #232]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 8000a2a:	4b39      	ldr	r3, [pc, #228]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a2c:	4a3a      	ldr	r2, [pc, #232]	; (8000b18 <MX_TIM3_Init+0x104>)
 8000a2e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a30:	4b37      	ldr	r3, [pc, #220]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a36:	4b36      	ldr	r3, [pc, #216]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a38:	2280      	movs	r2, #128	; 0x80
 8000a3a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000a3c:	4b34      	ldr	r3, [pc, #208]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f001 fd78 	bl	8002534 <HAL_TIM_Base_Init>
 8000a44:	1e03      	subs	r3, r0, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM3_Init+0x38>
		Error_Handler();
 8000a48:	f7ff fed0 	bl	80007ec <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a4c:	4b33      	ldr	r3, [pc, #204]	; (8000b1c <MX_TIM3_Init+0x108>)
 8000a4e:	2280      	movs	r2, #128	; 0x80
 8000a50:	0152      	lsls	r2, r2, #5
 8000a52:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000a54:	4a31      	ldr	r2, [pc, #196]	; (8000b1c <MX_TIM3_Init+0x108>)
 8000a56:	4b2e      	ldr	r3, [pc, #184]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f002 f886 	bl	8002b6c <HAL_TIM_ConfigClockSource>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM3_Init+0x54>
		Error_Handler();
 8000a64:	f7ff fec2 	bl	80007ec <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000a68:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f001 fdb0 	bl	80025d0 <HAL_TIM_PWM_Init>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM3_Init+0x64>
		Error_Handler();
 8000a74:	f7ff feba 	bl	80007ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a78:	4b29      	ldr	r3, [pc, #164]	; (8000b20 <MX_TIM3_Init+0x10c>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7e:	4b28      	ldr	r3, [pc, #160]	; (8000b20 <MX_TIM3_Init+0x10c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000a84:	4a26      	ldr	r2, [pc, #152]	; (8000b20 <MX_TIM3_Init+0x10c>)
 8000a86:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000a88:	0011      	movs	r1, r2
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f002 fc60 	bl	8003350 <HAL_TIMEx_MasterConfigSynchronization>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM3_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8000a94:	f7ff feaa 	bl	80007ec <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a98:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000a9a:	2260      	movs	r2, #96	; 0x60
 8000a9c:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8000a9e:	4b21      	ldr	r3, [pc, #132]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000aaa:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000aac:	2204      	movs	r2, #4
 8000aae:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8000ab0:	491c      	ldr	r1, [pc, #112]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 ffa0 	bl	80029fc <HAL_TIM_PWM_ConfigChannel>
 8000abc:	1e03      	subs	r3, r0, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8000ac0:	f7ff fe94 	bl	80007ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8000ac4:	4917      	ldr	r1, [pc, #92]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000ac6:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000ac8:	2204      	movs	r2, #4
 8000aca:	0018      	movs	r0, r3
 8000acc:	f001 ff96 	bl	80029fc <HAL_TIM_PWM_ConfigChannel>
 8000ad0:	1e03      	subs	r3, r0, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM3_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8000ad4:	f7ff fe8a 	bl	80007ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8000ad8:	4912      	ldr	r1, [pc, #72]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000ada:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000adc:	2208      	movs	r2, #8
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 ff8c 	bl	80029fc <HAL_TIM_PWM_ConfigChannel>
 8000ae4:	1e03      	subs	r3, r0, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8000ae8:	f7ff fe80 	bl	80007ec <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 8000aec:	490d      	ldr	r1, [pc, #52]	; (8000b24 <MX_TIM3_Init+0x110>)
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000af0:	220c      	movs	r2, #12
 8000af2:	0018      	movs	r0, r3
 8000af4:	f001 ff82 	bl	80029fc <HAL_TIM_PWM_ConfigChannel>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM3_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 8000afc:	f7ff fe76 	bl	80007ec <Error_Handler>
	}
	HAL_TIM_MspPostInit(&htim3);
 8000b00:	4b03      	ldr	r3, [pc, #12]	; (8000b10 <MX_TIM3_Init+0xfc>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f000 f880 	bl	8000c08 <HAL_TIM_MspPostInit>

}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	20000814 	.word	0x20000814
 8000b14:	40000400 	.word	0x40000400
 8000b18:	000003e7 	.word	0x000003e7
 8000b1c:	20000250 	.word	0x20000250
 8000b20:	20000208 	.word	0x20000208
 8000b24:	20000210 	.word	0x20000210

08000b28 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *tim_encoderHandle) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	; 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000b30:	2314      	movs	r3, #20
 8000b32:	18fb      	adds	r3, r7, r3
 8000b34:	0018      	movs	r0, r3
 8000b36:	2314      	movs	r3, #20
 8000b38:	001a      	movs	r2, r3
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	f003 fade 	bl	80040fc <memset>
	if (tim_encoderHandle->Instance == TIM2) {
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	05db      	lsls	r3, r3, #23
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d130      	bne.n	8000bae <HAL_TIM_Encoder_MspInit+0x86>
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* TIM2 clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b4e:	69da      	ldr	r2, [r3, #28]
 8000b50:	4b19      	ldr	r3, [pc, #100]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b52:	2101      	movs	r1, #1
 8000b54:	430a      	orrs	r2, r1
 8000b56:	61da      	str	r2, [r3, #28]
 8000b58:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
 8000b62:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b66:	695a      	ldr	r2, [r3, #20]
 8000b68:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	0289      	lsls	r1, r1, #10
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	615a      	str	r2, [r3, #20]
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <HAL_TIM_Encoder_MspInit+0x90>)
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	2380      	movs	r3, #128	; 0x80
 8000b78:	029b      	lsls	r3, r3, #10
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
		/**TIM2 GPIO Configuration
		 PA0     ------> TIM2_CH1
		 PA1     ------> TIM2_CH2
		 */
		GPIO_InitStruct.Pin = ENC_A_Pin | ENC_B_Pin;
 8000b80:	2114      	movs	r1, #20
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2203      	movs	r2, #3
 8000b86:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	2200      	movs	r2, #0
 8000b98:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	187a      	adds	r2, r7, r1
 8000ba2:	2390      	movs	r3, #144	; 0x90
 8000ba4:	05db      	lsls	r3, r3, #23
 8000ba6:	0011      	movs	r1, r2
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f000 fe15 	bl	80017d8 <HAL_GPIO_Init>

		/* USER CODE BEGIN TIM2_MspInit 1 */

		/* USER CODE END TIM2_MspInit 1 */
	}
}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b00a      	add	sp, #40	; 0x28
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	40021000 	.word	0x40021000

08000bbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]

	if (tim_baseHandle->Instance == TIM3) {
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	; (8000c00 <HAL_TIM_Base_MspInit+0x44>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d113      	bne.n	8000bf6 <HAL_TIM_Base_MspInit+0x3a>
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* TIM3 clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000bce:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <HAL_TIM_Base_MspInit+0x48>)
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <HAL_TIM_Base_MspInit+0x48>)
 8000bd4:	2102      	movs	r1, #2
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	61da      	str	r2, [r3, #28]
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <HAL_TIM_Base_MspInit+0x48>)
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	2202      	movs	r2, #2
 8000be0:	4013      	ands	r3, r2
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2103      	movs	r1, #3
 8000bea:	2010      	movs	r0, #16
 8000bec:	f000 fcc8 	bl	8001580 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bf0:	2010      	movs	r0, #16
 8000bf2:	f000 fcda 	bl	80015aa <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b004      	add	sp, #16
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	40000400 	.word	0x40000400
 8000c04:	40021000 	.word	0x40021000

08000c08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *timHandle) {
 8000c08:	b590      	push	{r4, r7, lr}
 8000c0a:	b08b      	sub	sp, #44	; 0x2c
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c10:	2314      	movs	r3, #20
 8000c12:	18fb      	adds	r3, r7, r3
 8000c14:	0018      	movs	r0, r3
 8000c16:	2314      	movs	r3, #20
 8000c18:	001a      	movs	r2, r3
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	f003 fa6e 	bl	80040fc <memset>
	if (timHandle->Instance == TIM3) {
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a27      	ldr	r2, [pc, #156]	; (8000cc4 <HAL_TIM_MspPostInit+0xbc>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d148      	bne.n	8000cbc <HAL_TIM_MspPostInit+0xb4>
		/* USER CODE BEGIN TIM3_MspPostInit 0 */

		/* USER CODE END TIM3_MspPostInit 0 */

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	4b27      	ldr	r3, [pc, #156]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c2c:	695a      	ldr	r2, [r3, #20]
 8000c2e:	4b26      	ldr	r3, [pc, #152]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c30:	2180      	movs	r1, #128	; 0x80
 8000c32:	0289      	lsls	r1, r1, #10
 8000c34:	430a      	orrs	r2, r1
 8000c36:	615a      	str	r2, [r3, #20]
 8000c38:	4b23      	ldr	r3, [pc, #140]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c3a:	695a      	ldr	r2, [r3, #20]
 8000c3c:	2380      	movs	r3, #128	; 0x80
 8000c3e:	029b      	lsls	r3, r3, #10
 8000c40:	4013      	ands	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
 8000c44:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c46:	4b20      	ldr	r3, [pc, #128]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c48:	695a      	ldr	r2, [r3, #20]
 8000c4a:	4b1f      	ldr	r3, [pc, #124]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c4c:	2180      	movs	r1, #128	; 0x80
 8000c4e:	02c9      	lsls	r1, r1, #11
 8000c50:	430a      	orrs	r2, r1
 8000c52:	615a      	str	r2, [r3, #20]
 8000c54:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <HAL_TIM_MspPostInit+0xc0>)
 8000c56:	695a      	ldr	r2, [r3, #20]
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	02db      	lsls	r3, r3, #11
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
		 PA6     ------> TIM3_CH1
		 PA7     ------> TIM3_CH2
		 PB0     ------> TIM3_CH3
		 PB1     ------> TIM3_CH4
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000c62:	2414      	movs	r4, #20
 8000c64:	193b      	adds	r3, r7, r4
 8000c66:	22c0      	movs	r2, #192	; 0xc0
 8000c68:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	193b      	adds	r3, r7, r4
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	193b      	adds	r3, r7, r4
 8000c78:	2200      	movs	r2, #0
 8000c7a:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000c7c:	193b      	adds	r3, r7, r4
 8000c7e:	2201      	movs	r2, #1
 8000c80:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	193a      	adds	r2, r7, r4
 8000c84:	2390      	movs	r3, #144	; 0x90
 8000c86:	05db      	lsls	r3, r3, #23
 8000c88:	0011      	movs	r1, r2
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f000 fda4 	bl	80017d8 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000c90:	0021      	movs	r1, r4
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	2203      	movs	r2, #3
 8000c96:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	2202      	movs	r2, #2
 8000c9c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	187b      	adds	r3, r7, r1
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000caa:	187b      	adds	r3, r7, r1
 8000cac:	2201      	movs	r2, #1
 8000cae:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	4a06      	ldr	r2, [pc, #24]	; (8000ccc <HAL_TIM_MspPostInit+0xc4>)
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	0010      	movs	r0, r2
 8000cb8:	f000 fd8e 	bl	80017d8 <HAL_GPIO_Init>
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b00b      	add	sp, #44	; 0x2c
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	40000400 	.word	0x40000400
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	48000400 	.word	0x48000400

08000cd0 <Enc_Start>:
	TIM_CHANNEL_3 | TIM_CHANNEL_4) != HAL_OK)
		Error_Handler();
	if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3 | TIM_CHANNEL_4) != HAL_OK)
		Error_Handler();
}
void Enc_Start() {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <Enc_Start+0x1c>)
 8000cd6:	213c      	movs	r1, #60	; 0x3c
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f001 fd41 	bl	8002760 <HAL_TIM_Encoder_Start>
	TIM2->CNT=0x7fffffff;
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	05db      	lsls	r3, r3, #23
 8000ce2:	4a03      	ldr	r2, [pc, #12]	; (8000cf0 <Enc_Start+0x20>)
 8000ce4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000854 	.word	0x20000854
 8000cf0:	7fffffff 	.word	0x7fffffff

08000cf4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf4:	4813      	ldr	r0, [pc, #76]	; (8000d44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf6:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000cf8:	4813      	ldr	r0, [pc, #76]	; (8000d48 <LoopForever+0x6>)
    LDR R1, [R0]
 8000cfa:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000cfc:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000cfe:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <LoopForever+0xa>)
    CMP R1, R2
 8000d00:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000d02:	d105      	bne.n	8000d10 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000d04:	4812      	ldr	r0, [pc, #72]	; (8000d50 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000d06:	4913      	ldr	r1, [pc, #76]	; (8000d54 <LoopForever+0x12>)
    STR R1, [R0]
 8000d08:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000d0a:	4813      	ldr	r0, [pc, #76]	; (8000d58 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000d0c:	4913      	ldr	r1, [pc, #76]	; (8000d5c <LoopForever+0x1a>)
    STR R1, [R0]
 8000d0e:	6001      	str	r1, [r0, #0]

08000d10 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d10:	4813      	ldr	r0, [pc, #76]	; (8000d60 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000d12:	4914      	ldr	r1, [pc, #80]	; (8000d64 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000d14:	4a14      	ldr	r2, [pc, #80]	; (8000d68 <LoopForever+0x26>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d18:	e002      	b.n	8000d20 <LoopCopyDataInit>

08000d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d1e:	3304      	adds	r3, #4

08000d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d24:	d3f9      	bcc.n	8000d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d26:	4a11      	ldr	r2, [pc, #68]	; (8000d6c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000d28:	4c11      	ldr	r4, [pc, #68]	; (8000d70 <LoopForever+0x2e>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d2c:	e001      	b.n	8000d32 <LoopFillZerobss>

08000d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d30:	3204      	adds	r2, #4

08000d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d34:	d3fb      	bcc.n	8000d2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d36:	f7ff fe13 	bl	8000960 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000d3a:	f003 f9bb 	bl	80040b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d3e:	f7ff fcdb 	bl	80006f8 <main>

08000d42 <LoopForever>:

LoopForever:
    b LoopForever
 8000d42:	e7fe      	b.n	8000d42 <LoopForever>
  ldr   r0, =_estack
 8000d44:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000d48:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000d4c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000d50:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000d54:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000d58:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000d5c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000d60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d64:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d68:	080041b8 	.word	0x080041b8
  ldr r2, =_sbss
 8000d6c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d70:	20000898 	.word	0x20000898

08000d74 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d74:	e7fe      	b.n	8000d74 <ADC1_IRQHandler>
	...

08000d78 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d7c:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <HAL_Init+0x24>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_Init+0x24>)
 8000d82:	2110      	movs	r1, #16
 8000d84:	430a      	orrs	r2, r1
 8000d86:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff fd5f 	bl	800084c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d8e:	f7ff fd33 	bl	80007f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d92:	2300      	movs	r3, #0
}
 8000d94:	0018      	movs	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40022000 	.word	0x40022000

08000da0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <HAL_IncTick+0x1c>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	001a      	movs	r2, r3
 8000daa:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <HAL_IncTick+0x20>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	18d2      	adds	r2, r2, r3
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <HAL_IncTick+0x20>)
 8000db2:	601a      	str	r2, [r3, #0]
}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	20000004 	.word	0x20000004
 8000dc0:	20000894 	.word	0x20000894

08000dc4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc8:	4b02      	ldr	r3, [pc, #8]	; (8000dd4 <HAL_GetTick+0x10>)
 8000dca:	681b      	ldr	r3, [r3, #0]
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	20000894 	.word	0x20000894

08000dd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000de0:	230f      	movs	r3, #15
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d101      	bne.n	8000df6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e125      	b.n	8001042 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10a      	bne.n	8000e14 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2234      	movs	r2, #52	; 0x34
 8000e08:	2100      	movs	r1, #0
 8000e0a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f7ff fa7c 	bl	800030c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e18:	2210      	movs	r2, #16
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d000      	beq.n	8000e20 <HAL_ADC_Init+0x48>
 8000e1e:	e103      	b.n	8001028 <HAL_ADC_Init+0x250>
 8000e20:	230f      	movs	r3, #15
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d000      	beq.n	8000e2c <HAL_ADC_Init+0x54>
 8000e2a:	e0fd      	b.n	8001028 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	2204      	movs	r2, #4
 8000e34:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000e36:	d000      	beq.n	8000e3a <HAL_ADC_Init+0x62>
 8000e38:	e0f6      	b.n	8001028 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e3e:	4a83      	ldr	r2, [pc, #524]	; (800104c <HAL_ADC_Init+0x274>)
 8000e40:	4013      	ands	r3, r2
 8000e42:	2202      	movs	r2, #2
 8000e44:	431a      	orrs	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	2203      	movs	r2, #3
 8000e52:	4013      	ands	r3, r2
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d112      	bne.n	8000e7e <HAL_ADC_Init+0xa6>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4013      	ands	r3, r2
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d009      	beq.n	8000e7a <HAL_ADC_Init+0xa2>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	2380      	movs	r3, #128	; 0x80
 8000e6e:	021b      	lsls	r3, r3, #8
 8000e70:	401a      	ands	r2, r3
 8000e72:	2380      	movs	r3, #128	; 0x80
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d101      	bne.n	8000e7e <HAL_ADC_Init+0xa6>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e000      	b.n	8000e80 <HAL_ADC_Init+0xa8>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d116      	bne.n	8000eb2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	2218      	movs	r2, #24
 8000e8c:	4393      	bics	r3, r2
 8000e8e:	0019      	movs	r1, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	691b      	ldr	r3, [r3, #16]
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	0899      	lsrs	r1, r3, #2
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	68da      	ldr	r2, [r3, #12]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4964      	ldr	r1, [pc, #400]	; (8001050 <HAL_ADC_Init+0x278>)
 8000ebe:	400a      	ands	r2, r1
 8000ec0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	7e1b      	ldrb	r3, [r3, #24]
 8000ec6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	7e5b      	ldrb	r3, [r3, #25]
 8000ecc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ece:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	7e9b      	ldrb	r3, [r3, #26]
 8000ed4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000ed6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d002      	beq.n	8000ee6 <HAL_ADC_Init+0x10e>
 8000ee0:	2380      	movs	r3, #128	; 0x80
 8000ee2:	015b      	lsls	r3, r3, #5
 8000ee4:	e000      	b.n	8000ee8 <HAL_ADC_Init+0x110>
 8000ee6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ee8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000eee:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d101      	bne.n	8000efc <HAL_ADC_Init+0x124>
 8000ef8:	2304      	movs	r3, #4
 8000efa:	e000      	b.n	8000efe <HAL_ADC_Init+0x126>
 8000efc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000efe:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2124      	movs	r1, #36	; 0x24
 8000f04:	5c5b      	ldrb	r3, [r3, r1]
 8000f06:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000f08:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	7edb      	ldrb	r3, [r3, #27]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d115      	bne.n	8000f44 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	7e9b      	ldrb	r3, [r3, #26]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d105      	bne.n	8000f2c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	2280      	movs	r2, #128	; 0x80
 8000f24:	0252      	lsls	r2, r2, #9
 8000f26:	4313      	orrs	r3, r2
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	e00b      	b.n	8000f44 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f30:	2220      	movs	r2, #32
 8000f32:	431a      	orrs	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	69da      	ldr	r2, [r3, #28]
 8000f48:	23c2      	movs	r3, #194	; 0xc2
 8000f4a:	33ff      	adds	r3, #255	; 0xff
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d007      	beq.n	8000f60 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68d9      	ldr	r1, [r3, #12]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	055b      	lsls	r3, r3, #21
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d01b      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d017      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d013      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f90:	2b03      	cmp	r3, #3
 8000f92:	d00f      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d00b      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa0:	2b05      	cmp	r3, #5
 8000fa2:	d007      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa8:	2b06      	cmp	r3, #6
 8000faa:	d003      	beq.n	8000fb4 <HAL_ADC_Init+0x1dc>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb0:	2b07      	cmp	r3, #7
 8000fb2:	d112      	bne.n	8000fda <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	695a      	ldr	r2, [r3, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2107      	movs	r1, #7
 8000fc0:	438a      	bics	r2, r1
 8000fc2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6959      	ldr	r1, [r3, #20]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fce:	2207      	movs	r2, #7
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	4a1c      	ldr	r2, [pc, #112]	; (8001054 <HAL_ADC_Init+0x27c>)
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	68ba      	ldr	r2, [r7, #8]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d10b      	bne.n	8001002 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	4393      	bics	r3, r2
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001000:	e01c      	b.n	800103c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001006:	2212      	movs	r2, #18
 8001008:	4393      	bics	r3, r2
 800100a:	2210      	movs	r2, #16
 800100c:	431a      	orrs	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001016:	2201      	movs	r2, #1
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800101e:	230f      	movs	r3, #15
 8001020:	18fb      	adds	r3, r7, r3
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001026:	e009      	b.n	800103c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102c:	2210      	movs	r2, #16
 800102e:	431a      	orrs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001034:	230f      	movs	r3, #15
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800103c:	230f      	movs	r3, #15
 800103e:	18fb      	adds	r3, r7, r3
 8001040:	781b      	ldrb	r3, [r3, #0]
}
 8001042:	0018      	movs	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	b004      	add	sp, #16
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	fffffefd 	.word	0xfffffefd
 8001050:	fffe0219 	.word	0xfffe0219
 8001054:	833fffe7 	.word	0x833fffe7

08001058 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001062:	230f      	movs	r3, #15
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	2200      	movs	r2, #0
 8001068:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001072:	2380      	movs	r3, #128	; 0x80
 8001074:	055b      	lsls	r3, r3, #21
 8001076:	429a      	cmp	r2, r3
 8001078:	d011      	beq.n	800109e <HAL_ADC_ConfigChannel+0x46>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800107e:	2b01      	cmp	r3, #1
 8001080:	d00d      	beq.n	800109e <HAL_ADC_ConfigChannel+0x46>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001086:	2b02      	cmp	r3, #2
 8001088:	d009      	beq.n	800109e <HAL_ADC_ConfigChannel+0x46>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800108e:	2b03      	cmp	r3, #3
 8001090:	d005      	beq.n	800109e <HAL_ADC_ConfigChannel+0x46>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001096:	2b04      	cmp	r3, #4
 8001098:	d001      	beq.n	800109e <HAL_ADC_ConfigChannel+0x46>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2234      	movs	r2, #52	; 0x34
 80010a2:	5c9b      	ldrb	r3, [r3, r2]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d101      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x54>
 80010a8:	2302      	movs	r3, #2
 80010aa:	e0d0      	b.n	800124e <HAL_ADC_ConfigChannel+0x1f6>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2234      	movs	r2, #52	; 0x34
 80010b0:	2101      	movs	r1, #1
 80010b2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	2204      	movs	r2, #4
 80010bc:	4013      	ands	r3, r2
 80010be:	d000      	beq.n	80010c2 <HAL_ADC_ConfigChannel+0x6a>
 80010c0:	e0b4      	b.n	800122c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	4a64      	ldr	r2, [pc, #400]	; (8001258 <HAL_ADC_ConfigChannel+0x200>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d100      	bne.n	80010ce <HAL_ADC_ConfigChannel+0x76>
 80010cc:	e082      	b.n	80011d4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2201      	movs	r2, #1
 80010da:	409a      	lsls	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	055b      	lsls	r3, r3, #21
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d037      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d033      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d02f      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001104:	2b03      	cmp	r3, #3
 8001106:	d02b      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800110c:	2b04      	cmp	r3, #4
 800110e:	d027      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001114:	2b05      	cmp	r3, #5
 8001116:	d023      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111c:	2b06      	cmp	r3, #6
 800111e:	d01f      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001124:	2b07      	cmp	r3, #7
 8001126:	d01b      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	2107      	movs	r1, #7
 8001134:	400b      	ands	r3, r1
 8001136:	429a      	cmp	r2, r3
 8001138:	d012      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	695a      	ldr	r2, [r3, #20]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2107      	movs	r1, #7
 8001146:	438a      	bics	r2, r1
 8001148:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	6959      	ldr	r1, [r3, #20]
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	2207      	movs	r2, #7
 8001156:	401a      	ands	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	430a      	orrs	r2, r1
 800115e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b10      	cmp	r3, #16
 8001166:	d007      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x120>
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b11      	cmp	r3, #17
 800116e:	d003      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x120>
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b12      	cmp	r3, #18
 8001176:	d163      	bne.n	8001240 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001178:	4b38      	ldr	r3, [pc, #224]	; (800125c <HAL_ADC_ConfigChannel+0x204>)
 800117a:	6819      	ldr	r1, [r3, #0]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b10      	cmp	r3, #16
 8001182:	d009      	beq.n	8001198 <HAL_ADC_ConfigChannel+0x140>
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b11      	cmp	r3, #17
 800118a:	d102      	bne.n	8001192 <HAL_ADC_ConfigChannel+0x13a>
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	03db      	lsls	r3, r3, #15
 8001190:	e004      	b.n	800119c <HAL_ADC_ConfigChannel+0x144>
 8001192:	2380      	movs	r3, #128	; 0x80
 8001194:	045b      	lsls	r3, r3, #17
 8001196:	e001      	b.n	800119c <HAL_ADC_ConfigChannel+0x144>
 8001198:	2380      	movs	r3, #128	; 0x80
 800119a:	041b      	lsls	r3, r3, #16
 800119c:	4a2f      	ldr	r2, [pc, #188]	; (800125c <HAL_ADC_ConfigChannel+0x204>)
 800119e:	430b      	orrs	r3, r1
 80011a0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b10      	cmp	r3, #16
 80011a8:	d14a      	bne.n	8001240 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011aa:	4b2d      	ldr	r3, [pc, #180]	; (8001260 <HAL_ADC_ConfigChannel+0x208>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	492d      	ldr	r1, [pc, #180]	; (8001264 <HAL_ADC_ConfigChannel+0x20c>)
 80011b0:	0018      	movs	r0, r3
 80011b2:	f7fe ffa9 	bl	8000108 <__udivsi3>
 80011b6:	0003      	movs	r3, r0
 80011b8:	001a      	movs	r2, r3
 80011ba:	0013      	movs	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	189b      	adds	r3, r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80011c4:	e002      	b.n	80011cc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f9      	bne.n	80011c6 <HAL_ADC_ConfigChannel+0x16e>
 80011d2:	e035      	b.n	8001240 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2101      	movs	r1, #1
 80011e0:	4099      	lsls	r1, r3
 80011e2:	000b      	movs	r3, r1
 80011e4:	43d9      	mvns	r1, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	400a      	ands	r2, r1
 80011ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b10      	cmp	r3, #16
 80011f4:	d007      	beq.n	8001206 <HAL_ADC_ConfigChannel+0x1ae>
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b11      	cmp	r3, #17
 80011fc:	d003      	beq.n	8001206 <HAL_ADC_ConfigChannel+0x1ae>
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b12      	cmp	r3, #18
 8001204:	d11c      	bne.n	8001240 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <HAL_ADC_ConfigChannel+0x204>)
 8001208:	6819      	ldr	r1, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b10      	cmp	r3, #16
 8001210:	d007      	beq.n	8001222 <HAL_ADC_ConfigChannel+0x1ca>
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b11      	cmp	r3, #17
 8001218:	d101      	bne.n	800121e <HAL_ADC_ConfigChannel+0x1c6>
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <HAL_ADC_ConfigChannel+0x210>)
 800121c:	e002      	b.n	8001224 <HAL_ADC_ConfigChannel+0x1cc>
 800121e:	4b13      	ldr	r3, [pc, #76]	; (800126c <HAL_ADC_ConfigChannel+0x214>)
 8001220:	e000      	b.n	8001224 <HAL_ADC_ConfigChannel+0x1cc>
 8001222:	4b13      	ldr	r3, [pc, #76]	; (8001270 <HAL_ADC_ConfigChannel+0x218>)
 8001224:	4a0d      	ldr	r2, [pc, #52]	; (800125c <HAL_ADC_ConfigChannel+0x204>)
 8001226:	400b      	ands	r3, r1
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e009      	b.n	8001240 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001230:	2220      	movs	r2, #32
 8001232:	431a      	orrs	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001238:	230f      	movs	r3, #15
 800123a:	18fb      	adds	r3, r7, r3
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2234      	movs	r2, #52	; 0x34
 8001244:	2100      	movs	r1, #0
 8001246:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001248:	230f      	movs	r3, #15
 800124a:	18fb      	adds	r3, r7, r3
 800124c:	781b      	ldrb	r3, [r3, #0]
}
 800124e:	0018      	movs	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	b004      	add	sp, #16
 8001254:	bd80      	pop	{r7, pc}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	00001001 	.word	0x00001001
 800125c:	40012708 	.word	0x40012708
 8001260:	20000000 	.word	0x20000000
 8001264:	000f4240 	.word	0x000f4240
 8001268:	ffbfffff 	.word	0xffbfffff
 800126c:	feffffff 	.word	0xfeffffff
 8001270:	ff7fffff 	.word	0xff7fffff

08001274 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e0f0      	b.n	8001468 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2220      	movs	r2, #32
 800128a:	5c9b      	ldrb	r3, [r3, r2]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	d103      	bne.n	800129a <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff f8e3 	bl	8000460 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2102      	movs	r1, #2
 80012a6:	438a      	bics	r2, r1
 80012a8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012aa:	f7ff fd8b 	bl	8000dc4 <HAL_GetTick>
 80012ae:	0003      	movs	r3, r0
 80012b0:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80012b2:	e013      	b.n	80012dc <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012b4:	f7ff fd86 	bl	8000dc4 <HAL_GetTick>
 80012b8:	0002      	movs	r2, r0
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b0a      	cmp	r3, #10
 80012c0:	d90c      	bls.n	80012dc <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	0292      	lsls	r2, r2, #10
 80012ca:	431a      	orrs	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2220      	movs	r2, #32
 80012d4:	2105      	movs	r1, #5
 80012d6:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e0c5      	b.n	8001468 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2202      	movs	r2, #2
 80012e4:	4013      	ands	r3, r2
 80012e6:	d1e5      	bne.n	80012b4 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2101      	movs	r1, #1
 80012f4:	430a      	orrs	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012f8:	f7ff fd64 	bl	8000dc4 <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001300:	e013      	b.n	800132a <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001302:	f7ff fd5f 	bl	8000dc4 <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b0a      	cmp	r3, #10
 800130e:	d90c      	bls.n	800132a <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	2280      	movs	r2, #128	; 0x80
 8001316:	0292      	lsls	r2, r2, #10
 8001318:	431a      	orrs	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2220      	movs	r2, #32
 8001322:	2105      	movs	r1, #5
 8001324:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e09e      	b.n	8001468 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	4013      	ands	r3, r2
 8001334:	d0e5      	beq.n	8001302 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7e1b      	ldrb	r3, [r3, #24]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d108      	bne.n	8001350 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2180      	movs	r1, #128	; 0x80
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	e007      	b.n	8001360 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2180      	movs	r1, #128	; 0x80
 800135c:	438a      	bics	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7e5b      	ldrb	r3, [r3, #25]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d108      	bne.n	800137a <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2140      	movs	r1, #64	; 0x40
 8001374:	430a      	orrs	r2, r1
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	e007      	b.n	800138a <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2140      	movs	r1, #64	; 0x40
 8001386:	438a      	bics	r2, r1
 8001388:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7e9b      	ldrb	r3, [r3, #26]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d108      	bne.n	80013a4 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2120      	movs	r1, #32
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	e007      	b.n	80013b4 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2120      	movs	r1, #32
 80013b0:	438a      	bics	r2, r1
 80013b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	7edb      	ldrb	r3, [r3, #27]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d108      	bne.n	80013ce <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2110      	movs	r1, #16
 80013c8:	438a      	bics	r2, r1
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	e007      	b.n	80013de <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2110      	movs	r1, #16
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	7f1b      	ldrb	r3, [r3, #28]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d108      	bne.n	80013f8 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2108      	movs	r1, #8
 80013f2:	430a      	orrs	r2, r1
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	e007      	b.n	8001408 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2108      	movs	r1, #8
 8001404:	438a      	bics	r2, r1
 8001406:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7f5b      	ldrb	r3, [r3, #29]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d108      	bne.n	8001422 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2104      	movs	r1, #4
 800141c:	430a      	orrs	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	e007      	b.n	8001432 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2104      	movs	r1, #4
 800142e:	438a      	bics	r2, r1
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	431a      	orrs	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	691b      	ldr	r3, [r3, #16]
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	431a      	orrs	r2, r3
 8001448:	0011      	movs	r1, r2
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	1e5a      	subs	r2, r3, #1
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	430a      	orrs	r2, r1
 8001456:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2220      	movs	r2, #32
 8001462:	2101      	movs	r1, #1
 8001464:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001466:	2300      	movs	r3, #0
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b004      	add	sp, #16
 800146e:	bd80      	pop	{r7, pc}

08001470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	0002      	movs	r2, r0
 8001478:	1dfb      	adds	r3, r7, #7
 800147a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800147c:	1dfb      	adds	r3, r7, #7
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b7f      	cmp	r3, #127	; 0x7f
 8001482:	d809      	bhi.n	8001498 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001484:	1dfb      	adds	r3, r7, #7
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	001a      	movs	r2, r3
 800148a:	231f      	movs	r3, #31
 800148c:	401a      	ands	r2, r3
 800148e:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <__NVIC_EnableIRQ+0x30>)
 8001490:	2101      	movs	r1, #1
 8001492:	4091      	lsls	r1, r2
 8001494:	000a      	movs	r2, r1
 8001496:	601a      	str	r2, [r3, #0]
  }
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	b002      	add	sp, #8
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	e000e100 	.word	0xe000e100

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	0002      	movs	r2, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	1dfb      	adds	r3, r7, #7
 80014b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b7f      	cmp	r3, #127	; 0x7f
 80014b8:	d828      	bhi.n	800150c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ba:	4a2f      	ldr	r2, [pc, #188]	; (8001578 <__NVIC_SetPriority+0xd4>)
 80014bc:	1dfb      	adds	r3, r7, #7
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	089b      	lsrs	r3, r3, #2
 80014c4:	33c0      	adds	r3, #192	; 0xc0
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	589b      	ldr	r3, [r3, r2]
 80014ca:	1dfa      	adds	r2, r7, #7
 80014cc:	7812      	ldrb	r2, [r2, #0]
 80014ce:	0011      	movs	r1, r2
 80014d0:	2203      	movs	r2, #3
 80014d2:	400a      	ands	r2, r1
 80014d4:	00d2      	lsls	r2, r2, #3
 80014d6:	21ff      	movs	r1, #255	; 0xff
 80014d8:	4091      	lsls	r1, r2
 80014da:	000a      	movs	r2, r1
 80014dc:	43d2      	mvns	r2, r2
 80014de:	401a      	ands	r2, r3
 80014e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	019b      	lsls	r3, r3, #6
 80014e6:	22ff      	movs	r2, #255	; 0xff
 80014e8:	401a      	ands	r2, r3
 80014ea:	1dfb      	adds	r3, r7, #7
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	0018      	movs	r0, r3
 80014f0:	2303      	movs	r3, #3
 80014f2:	4003      	ands	r3, r0
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014f8:	481f      	ldr	r0, [pc, #124]	; (8001578 <__NVIC_SetPriority+0xd4>)
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	089b      	lsrs	r3, r3, #2
 8001502:	430a      	orrs	r2, r1
 8001504:	33c0      	adds	r3, #192	; 0xc0
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800150a:	e031      	b.n	8001570 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800150c:	4a1b      	ldr	r2, [pc, #108]	; (800157c <__NVIC_SetPriority+0xd8>)
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	0019      	movs	r1, r3
 8001514:	230f      	movs	r3, #15
 8001516:	400b      	ands	r3, r1
 8001518:	3b08      	subs	r3, #8
 800151a:	089b      	lsrs	r3, r3, #2
 800151c:	3306      	adds	r3, #6
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	18d3      	adds	r3, r2, r3
 8001522:	3304      	adds	r3, #4
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	1dfa      	adds	r2, r7, #7
 8001528:	7812      	ldrb	r2, [r2, #0]
 800152a:	0011      	movs	r1, r2
 800152c:	2203      	movs	r2, #3
 800152e:	400a      	ands	r2, r1
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	21ff      	movs	r1, #255	; 0xff
 8001534:	4091      	lsls	r1, r2
 8001536:	000a      	movs	r2, r1
 8001538:	43d2      	mvns	r2, r2
 800153a:	401a      	ands	r2, r3
 800153c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	019b      	lsls	r3, r3, #6
 8001542:	22ff      	movs	r2, #255	; 0xff
 8001544:	401a      	ands	r2, r3
 8001546:	1dfb      	adds	r3, r7, #7
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	0018      	movs	r0, r3
 800154c:	2303      	movs	r3, #3
 800154e:	4003      	ands	r3, r0
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001554:	4809      	ldr	r0, [pc, #36]	; (800157c <__NVIC_SetPriority+0xd8>)
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	001c      	movs	r4, r3
 800155c:	230f      	movs	r3, #15
 800155e:	4023      	ands	r3, r4
 8001560:	3b08      	subs	r3, #8
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	430a      	orrs	r2, r1
 8001566:	3306      	adds	r3, #6
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	18c3      	adds	r3, r0, r3
 800156c:	3304      	adds	r3, #4
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	46c0      	nop			; (mov r8, r8)
 8001572:	46bd      	mov	sp, r7
 8001574:	b003      	add	sp, #12
 8001576:	bd90      	pop	{r4, r7, pc}
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	210f      	movs	r1, #15
 800158c:	187b      	adds	r3, r7, r1
 800158e:	1c02      	adds	r2, r0, #0
 8001590:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	187b      	adds	r3, r7, r1
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	b25b      	sxtb	r3, r3
 800159a:	0011      	movs	r1, r2
 800159c:	0018      	movs	r0, r3
 800159e:	f7ff ff81 	bl	80014a4 <__NVIC_SetPriority>
}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b004      	add	sp, #16
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	0002      	movs	r2, r0
 80015b2:	1dfb      	adds	r3, r7, #7
 80015b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b25b      	sxtb	r3, r3
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff ff57 	bl	8001470 <__NVIC_EnableIRQ>
}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b002      	add	sp, #8
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e036      	b.n	8001650 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2221      	movs	r2, #33	; 0x21
 80015e6:	2102      	movs	r1, #2
 80015e8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <HAL_DMA_Init+0x8c>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001602:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800160e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800161a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	69db      	ldr	r3, [r3, #28]
 8001620:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	4313      	orrs	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	0018      	movs	r0, r3
 8001634:	f000 f8b4 	bl	80017a0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2221      	movs	r2, #33	; 0x21
 8001642:	2101      	movs	r1, #1
 8001644:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2220      	movs	r2, #32
 800164a:	2100      	movs	r1, #0
 800164c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
}  
 8001650:	0018      	movs	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	b004      	add	sp, #16
 8001656:	bd80      	pop	{r7, pc}
 8001658:	ffffc00f 	.word	0xffffc00f

0800165c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	2204      	movs	r2, #4
 800167a:	409a      	lsls	r2, r3
 800167c:	0013      	movs	r3, r2
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	4013      	ands	r3, r2
 8001682:	d024      	beq.n	80016ce <HAL_DMA_IRQHandler+0x72>
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	2204      	movs	r2, #4
 8001688:	4013      	ands	r3, r2
 800168a:	d020      	beq.n	80016ce <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2220      	movs	r2, #32
 8001694:	4013      	ands	r3, r2
 8001696:	d107      	bne.n	80016a8 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2104      	movs	r1, #4
 80016a4:	438a      	bics	r2, r1
 80016a6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b0:	2104      	movs	r1, #4
 80016b2:	4091      	lsls	r1, r2
 80016b4:	000a      	movs	r2, r1
 80016b6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d100      	bne.n	80016c2 <HAL_DMA_IRQHandler+0x66>
 80016c0:	e06a      	b.n	8001798 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	0010      	movs	r0, r2
 80016ca:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80016cc:	e064      	b.n	8001798 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d2:	2202      	movs	r2, #2
 80016d4:	409a      	lsls	r2, r3
 80016d6:	0013      	movs	r3, r2
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4013      	ands	r3, r2
 80016dc:	d02b      	beq.n	8001736 <HAL_DMA_IRQHandler+0xda>
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	2202      	movs	r2, #2
 80016e2:	4013      	ands	r3, r2
 80016e4:	d027      	beq.n	8001736 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2220      	movs	r2, #32
 80016ee:	4013      	ands	r3, r2
 80016f0:	d10b      	bne.n	800170a <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	210a      	movs	r1, #10
 80016fe:	438a      	bics	r2, r1
 8001700:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2221      	movs	r2, #33	; 0x21
 8001706:	2101      	movs	r1, #1
 8001708:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001712:	2102      	movs	r1, #2
 8001714:	4091      	lsls	r1, r2
 8001716:	000a      	movs	r2, r1
 8001718:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2220      	movs	r2, #32
 800171e:	2100      	movs	r1, #0
 8001720:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001726:	2b00      	cmp	r3, #0
 8001728:	d036      	beq.n	8001798 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	0010      	movs	r0, r2
 8001732:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001734:	e030      	b.n	8001798 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	2208      	movs	r2, #8
 800173c:	409a      	lsls	r2, r3
 800173e:	0013      	movs	r3, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	4013      	ands	r3, r2
 8001744:	d028      	beq.n	8001798 <HAL_DMA_IRQHandler+0x13c>
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2208      	movs	r2, #8
 800174a:	4013      	ands	r3, r2
 800174c:	d024      	beq.n	8001798 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	210e      	movs	r1, #14
 800175a:	438a      	bics	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001766:	2101      	movs	r1, #1
 8001768:	4091      	lsls	r1, r2
 800176a:	000a      	movs	r2, r1
 800176c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2221      	movs	r2, #33	; 0x21
 8001778:	2101      	movs	r1, #1
 800177a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2220      	movs	r2, #32
 8001780:	2100      	movs	r1, #0
 8001782:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	0010      	movs	r0, r2
 8001794:	4798      	blx	r3
    }
   }
}  
 8001796:	e7ff      	b.n	8001798 <HAL_DMA_IRQHandler+0x13c>
 8001798:	46c0      	nop			; (mov r8, r8)
 800179a:	46bd      	mov	sp, r7
 800179c:	b004      	add	sp, #16
 800179e:	bd80      	pop	{r7, pc}

080017a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <DMA_CalcBaseAndBitshift+0x30>)
 80017ae:	4694      	mov	ip, r2
 80017b0:	4463      	add	r3, ip
 80017b2:	2114      	movs	r1, #20
 80017b4:	0018      	movs	r0, r3
 80017b6:	f7fe fca7 	bl	8000108 <__udivsi3>
 80017ba:	0003      	movs	r3, r0
 80017bc:	009a      	lsls	r2, r3, #2
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a03      	ldr	r2, [pc, #12]	; (80017d4 <DMA_CalcBaseAndBitshift+0x34>)
 80017c6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80017c8:	46c0      	nop			; (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b002      	add	sp, #8
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	bffdfff8 	.word	0xbffdfff8
 80017d4:	40020000 	.word	0x40020000

080017d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e6:	e149      	b.n	8001a7c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2101      	movs	r1, #1
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4091      	lsls	r1, r2
 80017f2:	000a      	movs	r2, r1
 80017f4:	4013      	ands	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d100      	bne.n	8001800 <HAL_GPIO_Init+0x28>
 80017fe:	e13a      	b.n	8001a76 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d003      	beq.n	8001810 <HAL_GPIO_Init+0x38>
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b12      	cmp	r3, #18
 800180e:	d123      	bne.n	8001858 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	08da      	lsrs	r2, r3, #3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3208      	adds	r2, #8
 8001818:	0092      	lsls	r2, r2, #2
 800181a:	58d3      	ldr	r3, [r2, r3]
 800181c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2207      	movs	r2, #7
 8001822:	4013      	ands	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	220f      	movs	r2, #15
 8001828:	409a      	lsls	r2, r3
 800182a:	0013      	movs	r3, r2
 800182c:	43da      	mvns	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	691a      	ldr	r2, [r3, #16]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	2107      	movs	r1, #7
 800183c:	400b      	ands	r3, r1
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	409a      	lsls	r2, r3
 8001842:	0013      	movs	r3, r2
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	08da      	lsrs	r2, r3, #3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3208      	adds	r2, #8
 8001852:	0092      	lsls	r2, r2, #2
 8001854:	6939      	ldr	r1, [r7, #16]
 8001856:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	2203      	movs	r2, #3
 8001864:	409a      	lsls	r2, r3
 8001866:	0013      	movs	r3, r2
 8001868:	43da      	mvns	r2, r3
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	4013      	ands	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2203      	movs	r2, #3
 8001876:	401a      	ands	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	409a      	lsls	r2, r3
 800187e:	0013      	movs	r3, r2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d00b      	beq.n	80018ac <HAL_GPIO_Init+0xd4>
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d007      	beq.n	80018ac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018a0:	2b11      	cmp	r3, #17
 80018a2:	d003      	beq.n	80018ac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b12      	cmp	r3, #18
 80018aa:	d130      	bne.n	800190e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	2203      	movs	r2, #3
 80018b8:	409a      	lsls	r2, r3
 80018ba:	0013      	movs	r3, r2
 80018bc:	43da      	mvns	r2, r3
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	4013      	ands	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	409a      	lsls	r2, r3
 80018ce:	0013      	movs	r3, r2
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018e2:	2201      	movs	r2, #1
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	409a      	lsls	r2, r3
 80018e8:	0013      	movs	r3, r2
 80018ea:	43da      	mvns	r2, r3
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	091b      	lsrs	r3, r3, #4
 80018f8:	2201      	movs	r2, #1
 80018fa:	401a      	ands	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	409a      	lsls	r2, r3
 8001900:	0013      	movs	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	2203      	movs	r2, #3
 800191a:	409a      	lsls	r2, r3
 800191c:	0013      	movs	r3, r2
 800191e:	43da      	mvns	r2, r3
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	409a      	lsls	r2, r3
 8001930:	0013      	movs	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	2380      	movs	r3, #128	; 0x80
 8001944:	055b      	lsls	r3, r3, #21
 8001946:	4013      	ands	r3, r2
 8001948:	d100      	bne.n	800194c <HAL_GPIO_Init+0x174>
 800194a:	e094      	b.n	8001a76 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194c:	4b51      	ldr	r3, [pc, #324]	; (8001a94 <HAL_GPIO_Init+0x2bc>)
 800194e:	699a      	ldr	r2, [r3, #24]
 8001950:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <HAL_GPIO_Init+0x2bc>)
 8001952:	2101      	movs	r1, #1
 8001954:	430a      	orrs	r2, r1
 8001956:	619a      	str	r2, [r3, #24]
 8001958:	4b4e      	ldr	r3, [pc, #312]	; (8001a94 <HAL_GPIO_Init+0x2bc>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	2201      	movs	r2, #1
 800195e:	4013      	ands	r3, r2
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001964:	4a4c      	ldr	r2, [pc, #304]	; (8001a98 <HAL_GPIO_Init+0x2c0>)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	3302      	adds	r3, #2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	589b      	ldr	r3, [r3, r2]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2203      	movs	r2, #3
 8001976:	4013      	ands	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	220f      	movs	r2, #15
 800197c:	409a      	lsls	r2, r3
 800197e:	0013      	movs	r3, r2
 8001980:	43da      	mvns	r2, r3
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	2390      	movs	r3, #144	; 0x90
 800198c:	05db      	lsls	r3, r3, #23
 800198e:	429a      	cmp	r2, r3
 8001990:	d00d      	beq.n	80019ae <HAL_GPIO_Init+0x1d6>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a41      	ldr	r2, [pc, #260]	; (8001a9c <HAL_GPIO_Init+0x2c4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d007      	beq.n	80019aa <HAL_GPIO_Init+0x1d2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a40      	ldr	r2, [pc, #256]	; (8001aa0 <HAL_GPIO_Init+0x2c8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d101      	bne.n	80019a6 <HAL_GPIO_Init+0x1ce>
 80019a2:	2302      	movs	r3, #2
 80019a4:	e004      	b.n	80019b0 <HAL_GPIO_Init+0x1d8>
 80019a6:	2305      	movs	r3, #5
 80019a8:	e002      	b.n	80019b0 <HAL_GPIO_Init+0x1d8>
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <HAL_GPIO_Init+0x1d8>
 80019ae:	2300      	movs	r3, #0
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	2103      	movs	r1, #3
 80019b4:	400a      	ands	r2, r1
 80019b6:	0092      	lsls	r2, r2, #2
 80019b8:	4093      	lsls	r3, r2
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019c0:	4935      	ldr	r1, [pc, #212]	; (8001a98 <HAL_GPIO_Init+0x2c0>)
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	089b      	lsrs	r3, r3, #2
 80019c6:	3302      	adds	r3, #2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019ce:	4b35      	ldr	r3, [pc, #212]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	43da      	mvns	r2, r3
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	4013      	ands	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	2380      	movs	r3, #128	; 0x80
 80019e4:	025b      	lsls	r3, r3, #9
 80019e6:	4013      	ands	r3, r2
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019f2:	4b2c      	ldr	r3, [pc, #176]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80019f8:	4b2a      	ldr	r3, [pc, #168]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	43da      	mvns	r2, r3
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	4013      	ands	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685a      	ldr	r2, [r3, #4]
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	029b      	lsls	r3, r3, #10
 8001a10:	4013      	ands	r3, r2
 8001a12:	d003      	beq.n	8001a1c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001a14:	693a      	ldr	r2, [r7, #16]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a1c:	4b21      	ldr	r3, [pc, #132]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a22:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	2380      	movs	r3, #128	; 0x80
 8001a38:	035b      	lsls	r3, r3, #13
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d003      	beq.n	8001a46 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	43da      	mvns	r2, r3
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	039b      	lsls	r3, r3, #14
 8001a64:	4013      	ands	r3, r2
 8001a66:	d003      	beq.n	8001a70 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_GPIO_Init+0x2cc>)
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	40da      	lsrs	r2, r3
 8001a84:	1e13      	subs	r3, r2, #0
 8001a86:	d000      	beq.n	8001a8a <HAL_GPIO_Init+0x2b2>
 8001a88:	e6ae      	b.n	80017e8 <HAL_GPIO_Init+0x10>
  } 
}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b006      	add	sp, #24
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000
 8001a9c:	48000400 	.word	0x48000400
 8001aa0:	48000800 	.word	0x48000800
 8001aa4:	40010400 	.word	0x40010400

08001aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	0008      	movs	r0, r1
 8001ab2:	0011      	movs	r1, r2
 8001ab4:	1cbb      	adds	r3, r7, #2
 8001ab6:	1c02      	adds	r2, r0, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
 8001aba:	1c7b      	adds	r3, r7, #1
 8001abc:	1c0a      	adds	r2, r1, #0
 8001abe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac0:	1c7b      	adds	r3, r7, #1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ac8:	1cbb      	adds	r3, r7, #2
 8001aca:	881a      	ldrh	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ad0:	e003      	b.n	8001ada <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ad2:	1cbb      	adds	r3, r7, #2
 8001ad4:	881a      	ldrh	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d102      	bne.n	8001af8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	f000 fb76 	bl	80021e4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2201      	movs	r2, #1
 8001afe:	4013      	ands	r3, r2
 8001b00:	d100      	bne.n	8001b04 <HAL_RCC_OscConfig+0x20>
 8001b02:	e08e      	b.n	8001c22 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b04:	4bc5      	ldr	r3, [pc, #788]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	220c      	movs	r2, #12
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d00e      	beq.n	8001b2e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b10:	4bc2      	ldr	r3, [pc, #776]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	220c      	movs	r2, #12
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d117      	bne.n	8001b4c <HAL_RCC_OscConfig+0x68>
 8001b1c:	4bbf      	ldr	r3, [pc, #764]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	23c0      	movs	r3, #192	; 0xc0
 8001b22:	025b      	lsls	r3, r3, #9
 8001b24:	401a      	ands	r2, r3
 8001b26:	2380      	movs	r3, #128	; 0x80
 8001b28:	025b      	lsls	r3, r3, #9
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d10e      	bne.n	8001b4c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2e:	4bbb      	ldr	r3, [pc, #748]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	029b      	lsls	r3, r3, #10
 8001b36:	4013      	ands	r3, r2
 8001b38:	d100      	bne.n	8001b3c <HAL_RCC_OscConfig+0x58>
 8001b3a:	e071      	b.n	8001c20 <HAL_RCC_OscConfig+0x13c>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d000      	beq.n	8001b46 <HAL_RCC_OscConfig+0x62>
 8001b44:	e06c      	b.n	8001c20 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	f000 fb4c 	bl	80021e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d107      	bne.n	8001b64 <HAL_RCC_OscConfig+0x80>
 8001b54:	4bb1      	ldr	r3, [pc, #708]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4bb0      	ldr	r3, [pc, #704]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b5a:	2180      	movs	r1, #128	; 0x80
 8001b5c:	0249      	lsls	r1, r1, #9
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	e02f      	b.n	8001bc4 <HAL_RCC_OscConfig+0xe0>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10c      	bne.n	8001b86 <HAL_RCC_OscConfig+0xa2>
 8001b6c:	4bab      	ldr	r3, [pc, #684]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4baa      	ldr	r3, [pc, #680]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b72:	49ab      	ldr	r1, [pc, #684]	; (8001e20 <HAL_RCC_OscConfig+0x33c>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	4ba8      	ldr	r3, [pc, #672]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	4ba7      	ldr	r3, [pc, #668]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b7e:	49a9      	ldr	r1, [pc, #676]	; (8001e24 <HAL_RCC_OscConfig+0x340>)
 8001b80:	400a      	ands	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	e01e      	b.n	8001bc4 <HAL_RCC_OscConfig+0xe0>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b05      	cmp	r3, #5
 8001b8c:	d10e      	bne.n	8001bac <HAL_RCC_OscConfig+0xc8>
 8001b8e:	4ba3      	ldr	r3, [pc, #652]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4ba2      	ldr	r3, [pc, #648]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b94:	2180      	movs	r1, #128	; 0x80
 8001b96:	02c9      	lsls	r1, r1, #11
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	4b9f      	ldr	r3, [pc, #636]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	4b9e      	ldr	r3, [pc, #632]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001ba2:	2180      	movs	r1, #128	; 0x80
 8001ba4:	0249      	lsls	r1, r1, #9
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xe0>
 8001bac:	4b9b      	ldr	r3, [pc, #620]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b9a      	ldr	r3, [pc, #616]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001bb2:	499b      	ldr	r1, [pc, #620]	; (8001e20 <HAL_RCC_OscConfig+0x33c>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	4b98      	ldr	r3, [pc, #608]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b97      	ldr	r3, [pc, #604]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001bbe:	4999      	ldr	r1, [pc, #612]	; (8001e24 <HAL_RCC_OscConfig+0x340>)
 8001bc0:	400a      	ands	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d014      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff f8fa 	bl	8000dc4 <HAL_GetTick>
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bd6:	f7ff f8f5 	bl	8000dc4 <HAL_GetTick>
 8001bda:	0002      	movs	r2, r0
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b64      	cmp	r3, #100	; 0x64
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e2fd      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be8:	4b8c      	ldr	r3, [pc, #560]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	029b      	lsls	r3, r3, #10
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0xf2>
 8001bf4:	e015      	b.n	8001c22 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf6:	f7ff f8e5 	bl	8000dc4 <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c00:	f7ff f8e0 	bl	8000dc4 <HAL_GetTick>
 8001c04:	0002      	movs	r2, r0
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	; 0x64
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e2e8      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c12:	4b82      	ldr	r3, [pc, #520]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	029b      	lsls	r3, r3, #10
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x11c>
 8001c1e:	e000      	b.n	8001c22 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c20:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d100      	bne.n	8001c2e <HAL_RCC_OscConfig+0x14a>
 8001c2c:	e06c      	b.n	8001d08 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c2e:	4b7b      	ldr	r3, [pc, #492]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	220c      	movs	r2, #12
 8001c34:	4013      	ands	r3, r2
 8001c36:	d00e      	beq.n	8001c56 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c38:	4b78      	ldr	r3, [pc, #480]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	220c      	movs	r2, #12
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d11f      	bne.n	8001c84 <HAL_RCC_OscConfig+0x1a0>
 8001c44:	4b75      	ldr	r3, [pc, #468]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	23c0      	movs	r3, #192	; 0xc0
 8001c4a:	025b      	lsls	r3, r3, #9
 8001c4c:	401a      	ands	r2, r3
 8001c4e:	2380      	movs	r3, #128	; 0x80
 8001c50:	021b      	lsls	r3, r3, #8
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d116      	bne.n	8001c84 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c56:	4b71      	ldr	r3, [pc, #452]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d005      	beq.n	8001c6c <HAL_RCC_OscConfig+0x188>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d001      	beq.n	8001c6c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e2bb      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6c:	4b6b      	ldr	r3, [pc, #428]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	22f8      	movs	r2, #248	; 0xf8
 8001c72:	4393      	bics	r3, r2
 8001c74:	0019      	movs	r1, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	00da      	lsls	r2, r3, #3
 8001c7c:	4b67      	ldr	r3, [pc, #412]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	e041      	b.n	8001d08 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d024      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8c:	4b63      	ldr	r3, [pc, #396]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b62      	ldr	r3, [pc, #392]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001c92:	2101      	movs	r1, #1
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff f894 	bl	8000dc4 <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff f88f 	bl	8000dc4 <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e297      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	4b59      	ldr	r3, [pc, #356]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2202      	movs	r2, #2
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d0f1      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	4b57      	ldr	r3, [pc, #348]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	22f8      	movs	r2, #248	; 0xf8
 8001cc4:	4393      	bics	r3, r2
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00da      	lsls	r2, r3, #3
 8001cce:	4b53      	ldr	r3, [pc, #332]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	e018      	b.n	8001d08 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd6:	4b51      	ldr	r3, [pc, #324]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	4b50      	ldr	r3, [pc, #320]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001cdc:	2101      	movs	r1, #1
 8001cde:	438a      	bics	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff f86f 	bl	8000dc4 <HAL_GetTick>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cec:	f7ff f86a 	bl	8000dc4 <HAL_GetTick>
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e272      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cfe:	4b47      	ldr	r3, [pc, #284]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2202      	movs	r2, #2
 8001d04:	4013      	ands	r3, r2
 8001d06:	d1f1      	bne.n	8001cec <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2208      	movs	r2, #8
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d036      	beq.n	8001d80 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d019      	beq.n	8001d4e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d1a:	4b40      	ldr	r3, [pc, #256]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d1e:	4b3f      	ldr	r3, [pc, #252]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d26:	f7ff f84d 	bl	8000dc4 <HAL_GetTick>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff f848 	bl	8000dc4 <HAL_GetTick>
 8001d34:	0002      	movs	r2, r0
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e250      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d42:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d46:	2202      	movs	r2, #2
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d0f1      	beq.n	8001d30 <HAL_RCC_OscConfig+0x24c>
 8001d4c:	e018      	b.n	8001d80 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d4e:	4b33      	ldr	r3, [pc, #204]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d52:	4b32      	ldr	r3, [pc, #200]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d54:	2101      	movs	r1, #1
 8001d56:	438a      	bics	r2, r1
 8001d58:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f833 	bl	8000dc4 <HAL_GetTick>
 8001d5e:	0003      	movs	r3, r0
 8001d60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff f82e 	bl	8000dc4 <HAL_GetTick>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e236      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d76:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d1f1      	bne.n	8001d64 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2204      	movs	r2, #4
 8001d86:	4013      	ands	r3, r2
 8001d88:	d100      	bne.n	8001d8c <HAL_RCC_OscConfig+0x2a8>
 8001d8a:	e0b5      	b.n	8001ef8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8c:	231f      	movs	r3, #31
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d94:	4b21      	ldr	r3, [pc, #132]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	055b      	lsls	r3, r3, #21
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d111      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da0:	4b1e      	ldr	r3, [pc, #120]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001da2:	69da      	ldr	r2, [r3, #28]
 8001da4:	4b1d      	ldr	r3, [pc, #116]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001da6:	2180      	movs	r1, #128	; 0x80
 8001da8:	0549      	lsls	r1, r1, #21
 8001daa:	430a      	orrs	r2, r1
 8001dac:	61da      	str	r2, [r3, #28]
 8001dae:	4b1b      	ldr	r3, [pc, #108]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001db0:	69da      	ldr	r2, [r3, #28]
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	055b      	lsls	r3, r3, #21
 8001db6:	4013      	ands	r3, r2
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001dbc:	231f      	movs	r3, #31
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc4:	4b18      	ldr	r3, [pc, #96]	; (8001e28 <HAL_RCC_OscConfig+0x344>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d11a      	bne.n	8001e06 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dd0:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <HAL_RCC_OscConfig+0x344>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <HAL_RCC_OscConfig+0x344>)
 8001dd6:	2180      	movs	r1, #128	; 0x80
 8001dd8:	0049      	lsls	r1, r1, #1
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dde:	f7fe fff1 	bl	8000dc4 <HAL_GetTick>
 8001de2:	0003      	movs	r3, r0
 8001de4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de8:	f7fe ffec 	bl	8000dc4 <HAL_GetTick>
 8001dec:	0002      	movs	r2, r0
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e1f4      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_RCC_OscConfig+0x344>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	d0f0      	beq.n	8001de8 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d10e      	bne.n	8001e2c <HAL_RCC_OscConfig+0x348>
 8001e0e:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001e10:	6a1a      	ldr	r2, [r3, #32]
 8001e12:	4b02      	ldr	r3, [pc, #8]	; (8001e1c <HAL_RCC_OscConfig+0x338>)
 8001e14:	2101      	movs	r1, #1
 8001e16:	430a      	orrs	r2, r1
 8001e18:	621a      	str	r2, [r3, #32]
 8001e1a:	e035      	b.n	8001e88 <HAL_RCC_OscConfig+0x3a4>
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	fffeffff 	.word	0xfffeffff
 8001e24:	fffbffff 	.word	0xfffbffff
 8001e28:	40007000 	.word	0x40007000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d10c      	bne.n	8001e4e <HAL_RCC_OscConfig+0x36a>
 8001e34:	4bca      	ldr	r3, [pc, #808]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e36:	6a1a      	ldr	r2, [r3, #32]
 8001e38:	4bc9      	ldr	r3, [pc, #804]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	621a      	str	r2, [r3, #32]
 8001e40:	4bc7      	ldr	r3, [pc, #796]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e42:	6a1a      	ldr	r2, [r3, #32]
 8001e44:	4bc6      	ldr	r3, [pc, #792]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e46:	2104      	movs	r1, #4
 8001e48:	438a      	bics	r2, r1
 8001e4a:	621a      	str	r2, [r3, #32]
 8001e4c:	e01c      	b.n	8001e88 <HAL_RCC_OscConfig+0x3a4>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x38c>
 8001e56:	4bc2      	ldr	r3, [pc, #776]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e58:	6a1a      	ldr	r2, [r3, #32]
 8001e5a:	4bc1      	ldr	r3, [pc, #772]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e5c:	2104      	movs	r1, #4
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	621a      	str	r2, [r3, #32]
 8001e62:	4bbf      	ldr	r3, [pc, #764]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e64:	6a1a      	ldr	r2, [r3, #32]
 8001e66:	4bbe      	ldr	r3, [pc, #760]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e68:	2101      	movs	r1, #1
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	621a      	str	r2, [r3, #32]
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_OscConfig+0x3a4>
 8001e70:	4bbb      	ldr	r3, [pc, #748]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e72:	6a1a      	ldr	r2, [r3, #32]
 8001e74:	4bba      	ldr	r3, [pc, #744]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e76:	2101      	movs	r1, #1
 8001e78:	438a      	bics	r2, r1
 8001e7a:	621a      	str	r2, [r3, #32]
 8001e7c:	4bb8      	ldr	r3, [pc, #736]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e7e:	6a1a      	ldr	r2, [r3, #32]
 8001e80:	4bb7      	ldr	r3, [pc, #732]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001e82:	2104      	movs	r1, #4
 8001e84:	438a      	bics	r2, r1
 8001e86:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d014      	beq.n	8001eba <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e90:	f7fe ff98 	bl	8000dc4 <HAL_GetTick>
 8001e94:	0003      	movs	r3, r0
 8001e96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e98:	e009      	b.n	8001eae <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e9a:	f7fe ff93 	bl	8000dc4 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	4aaf      	ldr	r2, [pc, #700]	; (8002164 <HAL_RCC_OscConfig+0x680>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e19a      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eae:	4bac      	ldr	r3, [pc, #688]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d0f0      	beq.n	8001e9a <HAL_RCC_OscConfig+0x3b6>
 8001eb8:	e013      	b.n	8001ee2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eba:	f7fe ff83 	bl	8000dc4 <HAL_GetTick>
 8001ebe:	0003      	movs	r3, r0
 8001ec0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	e009      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f7fe ff7e 	bl	8000dc4 <HAL_GetTick>
 8001ec8:	0002      	movs	r2, r0
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	4aa5      	ldr	r2, [pc, #660]	; (8002164 <HAL_RCC_OscConfig+0x680>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e185      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed8:	4ba1      	ldr	r3, [pc, #644]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	2202      	movs	r2, #2
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d1f0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ee2:	231f      	movs	r3, #31
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d105      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eec:	4b9c      	ldr	r3, [pc, #624]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001eee:	69da      	ldr	r2, [r3, #28]
 8001ef0:	4b9b      	ldr	r3, [pc, #620]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001ef2:	499d      	ldr	r1, [pc, #628]	; (8002168 <HAL_RCC_OscConfig+0x684>)
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2210      	movs	r2, #16
 8001efe:	4013      	ands	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d12a      	bne.n	8001f60 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f0a:	4b95      	ldr	r3, [pc, #596]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f0e:	4b94      	ldr	r3, [pc, #592]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f10:	2104      	movs	r1, #4
 8001f12:	430a      	orrs	r2, r1
 8001f14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f16:	4b92      	ldr	r3, [pc, #584]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f1a:	4b91      	ldr	r3, [pc, #580]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f22:	f7fe ff4f 	bl	8000dc4 <HAL_GetTick>
 8001f26:	0003      	movs	r3, r0
 8001f28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f2c:	f7fe ff4a 	bl	8000dc4 <HAL_GetTick>
 8001f30:	0002      	movs	r2, r0
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e152      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f3e:	4b88      	ldr	r3, [pc, #544]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f42:	2202      	movs	r2, #2
 8001f44:	4013      	ands	r3, r2
 8001f46:	d0f1      	beq.n	8001f2c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f48:	4b85      	ldr	r3, [pc, #532]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f4c:	22f8      	movs	r2, #248	; 0xf8
 8001f4e:	4393      	bics	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	00da      	lsls	r2, r3, #3
 8001f58:	4b81      	ldr	r3, [pc, #516]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f5e:	e034      	b.n	8001fca <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	3305      	adds	r3, #5
 8001f66:	d111      	bne.n	8001f8c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f68:	4b7d      	ldr	r3, [pc, #500]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f6c:	4b7c      	ldr	r3, [pc, #496]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f6e:	2104      	movs	r1, #4
 8001f70:	438a      	bics	r2, r1
 8001f72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f74:	4b7a      	ldr	r3, [pc, #488]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f78:	22f8      	movs	r2, #248	; 0xf8
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	00da      	lsls	r2, r3, #3
 8001f84:	4b76      	ldr	r3, [pc, #472]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	635a      	str	r2, [r3, #52]	; 0x34
 8001f8a:	e01e      	b.n	8001fca <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f8c:	4b74      	ldr	r3, [pc, #464]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f90:	4b73      	ldr	r3, [pc, #460]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f92:	2104      	movs	r1, #4
 8001f94:	430a      	orrs	r2, r1
 8001f96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001f98:	4b71      	ldr	r3, [pc, #452]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f9c:	4b70      	ldr	r3, [pc, #448]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	438a      	bics	r2, r1
 8001fa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa4:	f7fe ff0e 	bl	8000dc4 <HAL_GetTick>
 8001fa8:	0003      	movs	r3, r0
 8001faa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fac:	e008      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fae:	f7fe ff09 	bl	8000dc4 <HAL_GetTick>
 8001fb2:	0002      	movs	r2, r0
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e111      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fc0:	4b67      	ldr	r3, [pc, #412]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d1f1      	bne.n	8001fae <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2220      	movs	r2, #32
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d05c      	beq.n	800208e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001fd4:	4b62      	ldr	r3, [pc, #392]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	220c      	movs	r2, #12
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b0c      	cmp	r3, #12
 8001fde:	d00e      	beq.n	8001ffe <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001fe0:	4b5f      	ldr	r3, [pc, #380]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	220c      	movs	r2, #12
 8001fe6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d114      	bne.n	8002016 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001fec:	4b5c      	ldr	r3, [pc, #368]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8001fee:	685a      	ldr	r2, [r3, #4]
 8001ff0:	23c0      	movs	r3, #192	; 0xc0
 8001ff2:	025b      	lsls	r3, r3, #9
 8001ff4:	401a      	ands	r2, r3
 8001ff6:	23c0      	movs	r3, #192	; 0xc0
 8001ff8:	025b      	lsls	r3, r3, #9
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d10b      	bne.n	8002016 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001ffe:	4b58      	ldr	r3, [pc, #352]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002000:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002002:	2380      	movs	r3, #128	; 0x80
 8002004:	025b      	lsls	r3, r3, #9
 8002006:	4013      	ands	r3, r2
 8002008:	d040      	beq.n	800208c <HAL_RCC_OscConfig+0x5a8>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d03c      	beq.n	800208c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e0e6      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d01b      	beq.n	8002056 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800201e:	4b50      	ldr	r3, [pc, #320]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002020:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002022:	4b4f      	ldr	r3, [pc, #316]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002024:	2180      	movs	r1, #128	; 0x80
 8002026:	0249      	lsls	r1, r1, #9
 8002028:	430a      	orrs	r2, r1
 800202a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202c:	f7fe feca 	bl	8000dc4 <HAL_GetTick>
 8002030:	0003      	movs	r3, r0
 8002032:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002036:	f7fe fec5 	bl	8000dc4 <HAL_GetTick>
 800203a:	0002      	movs	r2, r0
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e0cd      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002048:	4b45      	ldr	r3, [pc, #276]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800204a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800204c:	2380      	movs	r3, #128	; 0x80
 800204e:	025b      	lsls	r3, r3, #9
 8002050:	4013      	ands	r3, r2
 8002052:	d0f0      	beq.n	8002036 <HAL_RCC_OscConfig+0x552>
 8002054:	e01b      	b.n	800208e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002056:	4b42      	ldr	r3, [pc, #264]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002058:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800205a:	4b41      	ldr	r3, [pc, #260]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800205c:	4943      	ldr	r1, [pc, #268]	; (800216c <HAL_RCC_OscConfig+0x688>)
 800205e:	400a      	ands	r2, r1
 8002060:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002062:	f7fe feaf 	bl	8000dc4 <HAL_GetTick>
 8002066:	0003      	movs	r3, r0
 8002068:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800206c:	f7fe feaa 	bl	8000dc4 <HAL_GetTick>
 8002070:	0002      	movs	r2, r0
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0b2      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800207e:	4b38      	ldr	r3, [pc, #224]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002080:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002082:	2380      	movs	r3, #128	; 0x80
 8002084:	025b      	lsls	r3, r3, #9
 8002086:	4013      	ands	r3, r2
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x588>
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800208c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002092:	2b00      	cmp	r3, #0
 8002094:	d100      	bne.n	8002098 <HAL_RCC_OscConfig+0x5b4>
 8002096:	e0a4      	b.n	80021e2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002098:	4b31      	ldr	r3, [pc, #196]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	220c      	movs	r2, #12
 800209e:	4013      	ands	r3, r2
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	d100      	bne.n	80020a6 <HAL_RCC_OscConfig+0x5c2>
 80020a4:	e078      	b.n	8002198 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d14c      	bne.n	8002148 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ae:	4b2c      	ldr	r3, [pc, #176]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020b4:	492e      	ldr	r1, [pc, #184]	; (8002170 <HAL_RCC_OscConfig+0x68c>)
 80020b6:	400a      	ands	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7fe fe83 	bl	8000dc4 <HAL_GetTick>
 80020be:	0003      	movs	r3, r0
 80020c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c4:	f7fe fe7e 	bl	8000dc4 <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e086      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d6:	4b22      	ldr	r3, [pc, #136]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	049b      	lsls	r3, r3, #18
 80020de:	4013      	ands	r3, r2
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e2:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e6:	220f      	movs	r2, #15
 80020e8:	4393      	bics	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020f2:	430a      	orrs	r2, r1
 80020f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020f6:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4a1e      	ldr	r2, [pc, #120]	; (8002174 <HAL_RCC_OscConfig+0x690>)
 80020fc:	4013      	ands	r3, r2
 80020fe:	0019      	movs	r1, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	431a      	orrs	r2, r3
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800210c:	430a      	orrs	r2, r1
 800210e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002110:	4b13      	ldr	r3, [pc, #76]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 8002116:	2180      	movs	r1, #128	; 0x80
 8002118:	0449      	lsls	r1, r1, #17
 800211a:	430a      	orrs	r2, r1
 800211c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211e:	f7fe fe51 	bl	8000dc4 <HAL_GetTick>
 8002122:	0003      	movs	r3, r0
 8002124:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002128:	f7fe fe4c 	bl	8000dc4 <HAL_GetTick>
 800212c:	0002      	movs	r2, r0
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e054      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800213a:	4b09      	ldr	r3, [pc, #36]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	049b      	lsls	r3, r3, #18
 8002142:	4013      	ands	r3, r2
 8002144:	d0f0      	beq.n	8002128 <HAL_RCC_OscConfig+0x644>
 8002146:	e04c      	b.n	80021e2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <HAL_RCC_OscConfig+0x67c>)
 800214e:	4908      	ldr	r1, [pc, #32]	; (8002170 <HAL_RCC_OscConfig+0x68c>)
 8002150:	400a      	ands	r2, r1
 8002152:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002154:	f7fe fe36 	bl	8000dc4 <HAL_GetTick>
 8002158:	0003      	movs	r3, r0
 800215a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800215c:	e015      	b.n	800218a <HAL_RCC_OscConfig+0x6a6>
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	40021000 	.word	0x40021000
 8002164:	00001388 	.word	0x00001388
 8002168:	efffffff 	.word	0xefffffff
 800216c:	fffeffff 	.word	0xfffeffff
 8002170:	feffffff 	.word	0xfeffffff
 8002174:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002178:	f7fe fe24 	bl	8000dc4 <HAL_GetTick>
 800217c:	0002      	movs	r2, r0
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e02c      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800218a:	4b18      	ldr	r3, [pc, #96]	; (80021ec <HAL_RCC_OscConfig+0x708>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	049b      	lsls	r3, r3, #18
 8002192:	4013      	ands	r3, r2
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x694>
 8002196:	e024      	b.n	80021e2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e01f      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021a4:	4b11      	ldr	r3, [pc, #68]	; (80021ec <HAL_RCC_OscConfig+0x708>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80021aa:	4b10      	ldr	r3, [pc, #64]	; (80021ec <HAL_RCC_OscConfig+0x708>)
 80021ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ae:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021b0:	697a      	ldr	r2, [r7, #20]
 80021b2:	23c0      	movs	r3, #192	; 0xc0
 80021b4:	025b      	lsls	r3, r3, #9
 80021b6:	401a      	ands	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021bc:	429a      	cmp	r2, r3
 80021be:	d10e      	bne.n	80021de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	220f      	movs	r2, #15
 80021c4:	401a      	ands	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d107      	bne.n	80021de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	23f0      	movs	r3, #240	; 0xf0
 80021d2:	039b      	lsls	r3, r3, #14
 80021d4:	401a      	ands	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021da:	429a      	cmp	r2, r3
 80021dc:	d001      	beq.n	80021e2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e000      	b.n	80021e4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	0018      	movs	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b008      	add	sp, #32
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40021000 	.word	0x40021000

080021f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e0bf      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002204:	4b61      	ldr	r3, [pc, #388]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2201      	movs	r2, #1
 800220a:	4013      	ands	r3, r2
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d911      	bls.n	8002236 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002212:	4b5e      	ldr	r3, [pc, #376]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2201      	movs	r2, #1
 8002218:	4393      	bics	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	4b5b      	ldr	r3, [pc, #364]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002224:	4b59      	ldr	r3, [pc, #356]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2201      	movs	r2, #1
 800222a:	4013      	ands	r3, r2
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	429a      	cmp	r2, r3
 8002230:	d001      	beq.n	8002236 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e0a6      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2202      	movs	r2, #2
 800223c:	4013      	ands	r3, r2
 800223e:	d015      	beq.n	800226c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2204      	movs	r2, #4
 8002246:	4013      	ands	r3, r2
 8002248:	d006      	beq.n	8002258 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800224a:	4b51      	ldr	r3, [pc, #324]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	4b50      	ldr	r3, [pc, #320]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002250:	21e0      	movs	r1, #224	; 0xe0
 8002252:	00c9      	lsls	r1, r1, #3
 8002254:	430a      	orrs	r2, r1
 8002256:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002258:	4b4d      	ldr	r3, [pc, #308]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	22f0      	movs	r2, #240	; 0xf0
 800225e:	4393      	bics	r3, r2
 8002260:	0019      	movs	r1, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	4b4a      	ldr	r3, [pc, #296]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002268:	430a      	orrs	r2, r1
 800226a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2201      	movs	r2, #1
 8002272:	4013      	ands	r3, r2
 8002274:	d04c      	beq.n	8002310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227e:	4b44      	ldr	r3, [pc, #272]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	2380      	movs	r3, #128	; 0x80
 8002284:	029b      	lsls	r3, r3, #10
 8002286:	4013      	ands	r3, r2
 8002288:	d120      	bne.n	80022cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e07a      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002296:	4b3e      	ldr	r3, [pc, #248]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	2380      	movs	r3, #128	; 0x80
 800229c:	049b      	lsls	r3, r3, #18
 800229e:	4013      	ands	r3, r2
 80022a0:	d114      	bne.n	80022cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e06e      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d107      	bne.n	80022be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80022ae:	4b38      	ldr	r3, [pc, #224]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 80022b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	025b      	lsls	r3, r3, #9
 80022b6:	4013      	ands	r3, r2
 80022b8:	d108      	bne.n	80022cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e062      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022be:	4b34      	ldr	r3, [pc, #208]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2202      	movs	r2, #2
 80022c4:	4013      	ands	r3, r2
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e05b      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022cc:	4b30      	ldr	r3, [pc, #192]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2203      	movs	r2, #3
 80022d2:	4393      	bics	r3, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	4b2d      	ldr	r3, [pc, #180]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e0:	f7fe fd70 	bl	8000dc4 <HAL_GetTick>
 80022e4:	0003      	movs	r3, r0
 80022e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e8:	e009      	b.n	80022fe <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ea:	f7fe fd6b 	bl	8000dc4 <HAL_GetTick>
 80022ee:	0002      	movs	r2, r0
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	4a27      	ldr	r2, [pc, #156]	; (8002394 <HAL_RCC_ClockConfig+0x1a4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e042      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fe:	4b24      	ldr	r3, [pc, #144]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	220c      	movs	r2, #12
 8002304:	401a      	ands	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	429a      	cmp	r2, r3
 800230e:	d1ec      	bne.n	80022ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002310:	4b1e      	ldr	r3, [pc, #120]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2201      	movs	r2, #1
 8002316:	4013      	ands	r3, r2
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d211      	bcs.n	8002342 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2201      	movs	r2, #1
 8002324:	4393      	bics	r3, r2
 8002326:	0019      	movs	r1, r3
 8002328:	4b18      	ldr	r3, [pc, #96]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 800232a:	683a      	ldr	r2, [r7, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002330:	4b16      	ldr	r3, [pc, #88]	; (800238c <HAL_RCC_ClockConfig+0x19c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2201      	movs	r2, #1
 8002336:	4013      	ands	r3, r2
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d001      	beq.n	8002342 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e020      	b.n	8002384 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2204      	movs	r2, #4
 8002348:	4013      	ands	r3, r2
 800234a:	d009      	beq.n	8002360 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800234c:	4b10      	ldr	r3, [pc, #64]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_RCC_ClockConfig+0x1a8>)
 8002352:	4013      	ands	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 800235c:	430a      	orrs	r2, r1
 800235e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002360:	f000 f820 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
 8002364:	0001      	movs	r1, r0
 8002366:	4b0a      	ldr	r3, [pc, #40]	; (8002390 <HAL_RCC_ClockConfig+0x1a0>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	091b      	lsrs	r3, r3, #4
 800236c:	220f      	movs	r2, #15
 800236e:	4013      	ands	r3, r2
 8002370:	4a0a      	ldr	r2, [pc, #40]	; (800239c <HAL_RCC_ClockConfig+0x1ac>)
 8002372:	5cd3      	ldrb	r3, [r2, r3]
 8002374:	000a      	movs	r2, r1
 8002376:	40da      	lsrs	r2, r3
 8002378:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <HAL_RCC_ClockConfig+0x1b0>)
 800237a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800237c:	2000      	movs	r0, #0
 800237e:	f7fe fa65 	bl	800084c <HAL_InitTick>
  
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	0018      	movs	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	b004      	add	sp, #16
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40022000 	.word	0x40022000
 8002390:	40021000 	.word	0x40021000
 8002394:	00001388 	.word	0x00001388
 8002398:	fffff8ff 	.word	0xfffff8ff
 800239c:	08004198 	.word	0x08004198
 80023a0:	20000000 	.word	0x20000000

080023a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023a4:	b590      	push	{r4, r7, lr}
 80023a6:	b08f      	sub	sp, #60	; 0x3c
 80023a8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80023aa:	2314      	movs	r3, #20
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	4a37      	ldr	r2, [pc, #220]	; (800248c <HAL_RCC_GetSysClockFreq+0xe8>)
 80023b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80023b2:	c313      	stmia	r3!, {r0, r1, r4}
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	4a35      	ldr	r2, [pc, #212]	; (8002490 <HAL_RCC_GetSysClockFreq+0xec>)
 80023bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80023be:	c313      	stmia	r3!, {r0, r1, r4}
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023c8:	2300      	movs	r3, #0
 80023ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80023cc:	2300      	movs	r3, #0
 80023ce:	637b      	str	r3, [r7, #52]	; 0x34
 80023d0:	2300      	movs	r3, #0
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80023d8:	4b2e      	ldr	r3, [pc, #184]	; (8002494 <HAL_RCC_GetSysClockFreq+0xf0>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e0:	220c      	movs	r2, #12
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b08      	cmp	r3, #8
 80023e6:	d006      	beq.n	80023f6 <HAL_RCC_GetSysClockFreq+0x52>
 80023e8:	2b0c      	cmp	r3, #12
 80023ea:	d043      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0xd0>
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d144      	bne.n	800247a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023f0:	4b29      	ldr	r3, [pc, #164]	; (8002498 <HAL_RCC_GetSysClockFreq+0xf4>)
 80023f2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023f4:	e044      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80023f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f8:	0c9b      	lsrs	r3, r3, #18
 80023fa:	220f      	movs	r2, #15
 80023fc:	4013      	ands	r3, r2
 80023fe:	2214      	movs	r2, #20
 8002400:	18ba      	adds	r2, r7, r2
 8002402:	5cd3      	ldrb	r3, [r2, r3]
 8002404:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002406:	4b23      	ldr	r3, [pc, #140]	; (8002494 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240a:	220f      	movs	r2, #15
 800240c:	4013      	ands	r3, r2
 800240e:	1d3a      	adds	r2, r7, #4
 8002410:	5cd3      	ldrb	r3, [r2, r3]
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002414:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002416:	23c0      	movs	r3, #192	; 0xc0
 8002418:	025b      	lsls	r3, r3, #9
 800241a:	401a      	ands	r2, r3
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	025b      	lsls	r3, r3, #9
 8002420:	429a      	cmp	r2, r3
 8002422:	d109      	bne.n	8002438 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002426:	481c      	ldr	r0, [pc, #112]	; (8002498 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002428:	f7fd fe6e 	bl	8000108 <__udivsi3>
 800242c:	0003      	movs	r3, r0
 800242e:	001a      	movs	r2, r3
 8002430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002432:	4353      	muls	r3, r2
 8002434:	637b      	str	r3, [r7, #52]	; 0x34
 8002436:	e01a      	b.n	800246e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002438:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800243a:	23c0      	movs	r3, #192	; 0xc0
 800243c:	025b      	lsls	r3, r3, #9
 800243e:	401a      	ands	r2, r3
 8002440:	23c0      	movs	r3, #192	; 0xc0
 8002442:	025b      	lsls	r3, r3, #9
 8002444:	429a      	cmp	r2, r3
 8002446:	d109      	bne.n	800245c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002448:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800244a:	4814      	ldr	r0, [pc, #80]	; (800249c <HAL_RCC_GetSysClockFreq+0xf8>)
 800244c:	f7fd fe5c 	bl	8000108 <__udivsi3>
 8002450:	0003      	movs	r3, r0
 8002452:	001a      	movs	r2, r3
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	4353      	muls	r3, r2
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
 800245a:	e008      	b.n	800246e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800245c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800245e:	480e      	ldr	r0, [pc, #56]	; (8002498 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002460:	f7fd fe52 	bl	8000108 <__udivsi3>
 8002464:	0003      	movs	r3, r0
 8002466:	001a      	movs	r2, r3
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	4353      	muls	r3, r2
 800246c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800246e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002470:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002472:	e005      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002476:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002478:	e002      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800247a:	4b07      	ldr	r3, [pc, #28]	; (8002498 <HAL_RCC_GetSysClockFreq+0xf4>)
 800247c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800247e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002482:	0018      	movs	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	b00f      	add	sp, #60	; 0x3c
 8002488:	bd90      	pop	{r4, r7, pc}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	08004170 	.word	0x08004170
 8002490:	08004180 	.word	0x08004180
 8002494:	40021000 	.word	0x40021000
 8002498:	007a1200 	.word	0x007a1200
 800249c:	02dc6c00 	.word	0x02dc6c00

080024a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a4:	4b02      	ldr	r3, [pc, #8]	; (80024b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80024a6:	681b      	ldr	r3, [r3, #0]
}
 80024a8:	0018      	movs	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	20000000 	.word	0x20000000

080024b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80024b8:	f7ff fff2 	bl	80024a0 <HAL_RCC_GetHCLKFreq>
 80024bc:	0001      	movs	r1, r0
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	0a1b      	lsrs	r3, r3, #8
 80024c4:	2207      	movs	r2, #7
 80024c6:	4013      	ands	r3, r2
 80024c8:	4a04      	ldr	r2, [pc, #16]	; (80024dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	40d9      	lsrs	r1, r3
 80024ce:	000b      	movs	r3, r1
}    
 80024d0:	0018      	movs	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	40021000 	.word	0x40021000
 80024dc:	080041a8 	.word	0x080041a8

080024e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2207      	movs	r2, #7
 80024ee:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024f0:	4b0e      	ldr	r3, [pc, #56]	; (800252c <HAL_RCC_GetClockConfig+0x4c>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2203      	movs	r2, #3
 80024f6:	401a      	ands	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <HAL_RCC_GetClockConfig+0x4c>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	22f0      	movs	r2, #240	; 0xf0
 8002502:	401a      	ands	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002508:	4b08      	ldr	r3, [pc, #32]	; (800252c <HAL_RCC_GetClockConfig+0x4c>)
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	23e0      	movs	r3, #224	; 0xe0
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	401a      	ands	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <HAL_RCC_GetClockConfig+0x50>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2201      	movs	r2, #1
 800251c:	401a      	ands	r2, r3
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	601a      	str	r2, [r3, #0]
}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b002      	add	sp, #8
 8002528:	bd80      	pop	{r7, pc}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	40021000 	.word	0x40021000
 8002530:	40022000 	.word	0x40022000

08002534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e01e      	b.n	8002584 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	223d      	movs	r2, #61	; 0x3d
 800254a:	5c9b      	ldrb	r3, [r3, r2]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d107      	bne.n	8002562 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	223c      	movs	r2, #60	; 0x3c
 8002556:	2100      	movs	r1, #0
 8002558:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	0018      	movs	r0, r3
 800255e:	f7fe fb2d 	bl	8000bbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	223d      	movs	r2, #61	; 0x3d
 8002566:	2102      	movs	r1, #2
 8002568:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3304      	adds	r3, #4
 8002572:	0019      	movs	r1, r3
 8002574:	0010      	movs	r0, r2
 8002576:	f000 fbd7 	bl	8002d28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	223d      	movs	r2, #61	; 0x3d
 800257e:	2101      	movs	r1, #1
 8002580:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	0018      	movs	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	b002      	add	sp, #8
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2101      	movs	r1, #1
 80025a0:	430a      	orrs	r2, r1
 80025a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2207      	movs	r2, #7
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d007      	beq.n	80025c6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2101      	movs	r1, #1
 80025c2:	430a      	orrs	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	0018      	movs	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b004      	add	sp, #16
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e01e      	b.n	8002620 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	223d      	movs	r2, #61	; 0x3d
 80025e6:	5c9b      	ldrb	r3, [r3, r2]
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d107      	bne.n	80025fe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	223c      	movs	r2, #60	; 0x3c
 80025f2:	2100      	movs	r1, #0
 80025f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	0018      	movs	r0, r3
 80025fa:	f000 f815 	bl	8002628 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	223d      	movs	r2, #61	; 0x3d
 8002602:	2102      	movs	r1, #2
 8002604:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3304      	adds	r3, #4
 800260e:	0019      	movs	r1, r3
 8002610:	0010      	movs	r0, r2
 8002612:	f000 fb89 	bl	8002d28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	223d      	movs	r2, #61	; 0x3d
 800261a:	2101      	movs	r1, #1
 800261c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	0018      	movs	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	b002      	add	sp, #8
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002630:	46c0      	nop			; (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b002      	add	sp, #8
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e07c      	b.n	8002746 <HAL_TIM_Encoder_Init+0x10e>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	223d      	movs	r2, #61	; 0x3d
 8002650:	5c9b      	ldrb	r3, [r3, r2]
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d107      	bne.n	8002668 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	223c      	movs	r2, #60	; 0x3c
 800265c:	2100      	movs	r1, #0
 800265e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f7fe fa60 	bl	8000b28 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	223d      	movs	r2, #61	; 0x3d
 800266c:	2102      	movs	r1, #2
 800266e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4935      	ldr	r1, [pc, #212]	; (8002750 <HAL_TIM_Encoder_Init+0x118>)
 800267c:	400a      	ands	r2, r1
 800267e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3304      	adds	r3, #4
 8002688:	0019      	movs	r1, r3
 800268a:	0010      	movs	r0, r2
 800268c:	f000 fb4c 	bl	8002d28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4a27      	ldr	r2, [pc, #156]	; (8002754 <HAL_TIM_Encoder_Init+0x11c>)
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	021b      	lsls	r3, r3, #8
 80026c4:	4313      	orrs	r3, r2
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4a22      	ldr	r2, [pc, #136]	; (8002758 <HAL_TIM_Encoder_Init+0x120>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4a21      	ldr	r2, [pc, #132]	; (800275c <HAL_TIM_Encoder_Init+0x124>)
 80026d8:	4013      	ands	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	4313      	orrs	r3, r2
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	011a      	lsls	r2, r3, #4
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	031b      	lsls	r3, r3, #12
 80026fa:	4313      	orrs	r3, r2
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4313      	orrs	r3, r2
 8002700:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2222      	movs	r2, #34	; 0x22
 8002706:	4393      	bics	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2288      	movs	r2, #136	; 0x88
 800270e:	4393      	bics	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	4313      	orrs	r3, r2
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	4313      	orrs	r3, r2
 8002722:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	223d      	movs	r2, #61	; 0x3d
 8002740:	2101      	movs	r1, #1
 8002742:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	b006      	add	sp, #24
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	ffffbff8 	.word	0xffffbff8
 8002754:	fffffcfc 	.word	0xfffffcfc
 8002758:	fffff3f3 	.word	0xfffff3f3
 800275c:	ffff0f0f 	.word	0xffff0f0f

08002760 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <HAL_TIM_Encoder_Start+0x16>
 8002770:	2b04      	cmp	r3, #4
 8002772:	d008      	beq.n	8002786 <HAL_TIM_Encoder_Start+0x26>
 8002774:	e00f      	b.n	8002796 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2201      	movs	r2, #1
 800277c:	2100      	movs	r1, #0
 800277e:	0018      	movs	r0, r3
 8002780:	f000 fdc2 	bl	8003308 <TIM_CCxChannelCmd>
      break;
 8002784:	e016      	b.n	80027b4 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2201      	movs	r2, #1
 800278c:	2104      	movs	r1, #4
 800278e:	0018      	movs	r0, r3
 8002790:	f000 fdba 	bl	8003308 <TIM_CCxChannelCmd>
      break;
 8002794:	e00e      	b.n	80027b4 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2201      	movs	r2, #1
 800279c:	2100      	movs	r1, #0
 800279e:	0018      	movs	r0, r3
 80027a0:	f000 fdb2 	bl	8003308 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2201      	movs	r2, #1
 80027aa:	2104      	movs	r1, #4
 80027ac:	0018      	movs	r0, r3
 80027ae:	f000 fdab 	bl	8003308 <TIM_CCxChannelCmd>
      break;
 80027b2:	46c0      	nop			; (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2101      	movs	r1, #1
 80027c0:	430a      	orrs	r2, r1
 80027c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	0018      	movs	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b002      	add	sp, #8
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	2202      	movs	r2, #2
 80027de:	4013      	ands	r3, r2
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d124      	bne.n	800282e <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	2202      	movs	r2, #2
 80027ec:	4013      	ands	r3, r2
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d11d      	bne.n	800282e <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2203      	movs	r2, #3
 80027f8:	4252      	negs	r2, r2
 80027fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	2203      	movs	r2, #3
 800280a:	4013      	ands	r3, r2
 800280c:	d004      	beq.n	8002818 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	0018      	movs	r0, r3
 8002812:	f000 fa71 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002816:	e007      	b.n	8002828 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	0018      	movs	r0, r3
 800281c:	f000 fa64 	bl	8002ce8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	0018      	movs	r0, r3
 8002824:	f000 fa70 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	2204      	movs	r2, #4
 8002836:	4013      	ands	r3, r2
 8002838:	2b04      	cmp	r3, #4
 800283a:	d125      	bne.n	8002888 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	2204      	movs	r2, #4
 8002844:	4013      	ands	r3, r2
 8002846:	2b04      	cmp	r3, #4
 8002848:	d11e      	bne.n	8002888 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2205      	movs	r2, #5
 8002850:	4252      	negs	r2, r2
 8002852:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	699a      	ldr	r2, [r3, #24]
 8002860:	23c0      	movs	r3, #192	; 0xc0
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4013      	ands	r3, r2
 8002866:	d004      	beq.n	8002872 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	0018      	movs	r0, r3
 800286c:	f000 fa44 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002870:	e007      	b.n	8002882 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0018      	movs	r0, r3
 8002876:	f000 fa37 	bl	8002ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 fa43 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	2208      	movs	r2, #8
 8002890:	4013      	ands	r3, r2
 8002892:	2b08      	cmp	r3, #8
 8002894:	d124      	bne.n	80028e0 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	2208      	movs	r2, #8
 800289e:	4013      	ands	r3, r2
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d11d      	bne.n	80028e0 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2209      	movs	r2, #9
 80028aa:	4252      	negs	r2, r2
 80028ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2204      	movs	r2, #4
 80028b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	2203      	movs	r2, #3
 80028bc:	4013      	ands	r3, r2
 80028be:	d004      	beq.n	80028ca <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	0018      	movs	r0, r3
 80028c4:	f000 fa18 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 80028c8:	e007      	b.n	80028da <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f000 fa0b 	bl	8002ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	0018      	movs	r0, r3
 80028d6:	f000 fa17 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2210      	movs	r2, #16
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b10      	cmp	r3, #16
 80028ec:	d125      	bne.n	800293a <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	2210      	movs	r2, #16
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b10      	cmp	r3, #16
 80028fa:	d11e      	bne.n	800293a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2211      	movs	r2, #17
 8002902:	4252      	negs	r2, r2
 8002904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2208      	movs	r2, #8
 800290a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	69da      	ldr	r2, [r3, #28]
 8002912:	23c0      	movs	r3, #192	; 0xc0
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4013      	ands	r3, r2
 8002918:	d004      	beq.n	8002924 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	0018      	movs	r0, r3
 800291e:	f000 f9eb 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002922:	e007      	b.n	8002934 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	0018      	movs	r0, r3
 8002928:	f000 f9de 	bl	8002ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	0018      	movs	r0, r3
 8002930:	f000 f9ea 	bl	8002d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	2201      	movs	r2, #1
 8002942:	4013      	ands	r3, r2
 8002944:	2b01      	cmp	r3, #1
 8002946:	d10f      	bne.n	8002968 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	2201      	movs	r2, #1
 8002950:	4013      	ands	r3, r2
 8002952:	2b01      	cmp	r3, #1
 8002954:	d108      	bne.n	8002968 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2202      	movs	r2, #2
 800295c:	4252      	negs	r2, r2
 800295e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	0018      	movs	r0, r3
 8002964:	f7fd ff30 	bl	80007c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	2280      	movs	r2, #128	; 0x80
 8002970:	4013      	ands	r3, r2
 8002972:	2b80      	cmp	r3, #128	; 0x80
 8002974:	d10f      	bne.n	8002996 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	2280      	movs	r2, #128	; 0x80
 800297e:	4013      	ands	r3, r2
 8002980:	2b80      	cmp	r3, #128	; 0x80
 8002982:	d108      	bne.n	8002996 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2281      	movs	r2, #129	; 0x81
 800298a:	4252      	negs	r2, r2
 800298c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	0018      	movs	r0, r3
 8002992:	f000 fd3d 	bl	8003410 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	2240      	movs	r2, #64	; 0x40
 800299e:	4013      	ands	r3, r2
 80029a0:	2b40      	cmp	r3, #64	; 0x40
 80029a2:	d10f      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	2240      	movs	r2, #64	; 0x40
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b40      	cmp	r3, #64	; 0x40
 80029b0:	d108      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2241      	movs	r2, #65	; 0x41
 80029b8:	4252      	negs	r2, r2
 80029ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	0018      	movs	r0, r3
 80029c0:	f000 f9aa 	bl	8002d18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	2220      	movs	r2, #32
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d10f      	bne.n	80029f2 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2220      	movs	r2, #32
 80029da:	4013      	ands	r3, r2
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d108      	bne.n	80029f2 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2221      	movs	r2, #33	; 0x21
 80029e6:	4252      	negs	r2, r2
 80029e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	0018      	movs	r0, r3
 80029ee:	f000 fd07 	bl	8003400 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b002      	add	sp, #8
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	223c      	movs	r2, #60	; 0x3c
 8002a0c:	5c9b      	ldrb	r3, [r3, r2]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d101      	bne.n	8002a16 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002a12:	2302      	movs	r3, #2
 8002a14:	e0a4      	b.n	8002b60 <HAL_TIM_PWM_ConfigChannel+0x164>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	223c      	movs	r2, #60	; 0x3c
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	223d      	movs	r2, #61	; 0x3d
 8002a22:	2102      	movs	r1, #2
 8002a24:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d029      	beq.n	8002a80 <HAL_TIM_PWM_ConfigChannel+0x84>
 8002a2c:	d802      	bhi.n	8002a34 <HAL_TIM_PWM_ConfigChannel+0x38>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002a32:	e08c      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d046      	beq.n	8002ac6 <HAL_TIM_PWM_ConfigChannel+0xca>
 8002a38:	2b0c      	cmp	r3, #12
 8002a3a:	d065      	beq.n	8002b08 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8002a3c:	e087      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	0011      	movs	r1, r2
 8002a46:	0018      	movs	r0, r3
 8002a48:	f000 f9e4 	bl	8002e14 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699a      	ldr	r2, [r3, #24]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2108      	movs	r1, #8
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699a      	ldr	r2, [r3, #24]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2104      	movs	r1, #4
 8002a68:	438a      	bics	r2, r1
 8002a6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6999      	ldr	r1, [r3, #24]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	691a      	ldr	r2, [r3, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	619a      	str	r2, [r3, #24]
      break;
 8002a7e:	e066      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	0011      	movs	r1, r2
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 fa41 	bl	8002f10 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	699a      	ldr	r2, [r3, #24]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2180      	movs	r1, #128	; 0x80
 8002a9a:	0109      	lsls	r1, r1, #4
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	492f      	ldr	r1, [pc, #188]	; (8002b68 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002aac:	400a      	ands	r2, r1
 8002aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6999      	ldr	r1, [r3, #24]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	021a      	lsls	r2, r3, #8
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	619a      	str	r2, [r3, #24]
      break;
 8002ac4:	e043      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	0011      	movs	r1, r2
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fa9c 	bl	800300c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	69da      	ldr	r2, [r3, #28]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2108      	movs	r1, #8
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	69da      	ldr	r2, [r3, #28]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2104      	movs	r1, #4
 8002af0:	438a      	bics	r2, r1
 8002af2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	69d9      	ldr	r1, [r3, #28]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	61da      	str	r2, [r3, #28]
      break;
 8002b06:	e022      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	0011      	movs	r1, r2
 8002b10:	0018      	movs	r0, r3
 8002b12:	f000 fafb 	bl	800310c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	69da      	ldr	r2, [r3, #28]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2180      	movs	r1, #128	; 0x80
 8002b22:	0109      	lsls	r1, r1, #4
 8002b24:	430a      	orrs	r2, r1
 8002b26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	69da      	ldr	r2, [r3, #28]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	490d      	ldr	r1, [pc, #52]	; (8002b68 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002b34:	400a      	ands	r2, r1
 8002b36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	69d9      	ldr	r1, [r3, #28]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	021a      	lsls	r2, r3, #8
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	61da      	str	r2, [r3, #28]
      break;
 8002b4c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	223d      	movs	r2, #61	; 0x3d
 8002b52:	2101      	movs	r1, #1
 8002b54:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	223c      	movs	r2, #60	; 0x3c
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	0018      	movs	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b004      	add	sp, #16
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	fffffbff 	.word	0xfffffbff

08002b6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	223c      	movs	r2, #60	; 0x3c
 8002b7a:	5c9b      	ldrb	r3, [r3, r2]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <HAL_TIM_ConfigClockSource+0x18>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e0ab      	b.n	8002cdc <HAL_TIM_ConfigClockSource+0x170>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	223c      	movs	r2, #60	; 0x3c
 8002b88:	2101      	movs	r1, #1
 8002b8a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	223d      	movs	r2, #61	; 0x3d
 8002b90:	2102      	movs	r1, #2
 8002b92:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2277      	movs	r2, #119	; 0x77
 8002ba0:	4393      	bics	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4a4f      	ldr	r2, [pc, #316]	; (8002ce4 <HAL_TIM_ConfigClockSource+0x178>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b40      	cmp	r3, #64	; 0x40
 8002bba:	d100      	bne.n	8002bbe <HAL_TIM_ConfigClockSource+0x52>
 8002bbc:	e06b      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x12a>
 8002bbe:	d80e      	bhi.n	8002bde <HAL_TIM_ConfigClockSource+0x72>
 8002bc0:	2b10      	cmp	r3, #16
 8002bc2:	d100      	bne.n	8002bc6 <HAL_TIM_ConfigClockSource+0x5a>
 8002bc4:	e077      	b.n	8002cb6 <HAL_TIM_ConfigClockSource+0x14a>
 8002bc6:	d803      	bhi.n	8002bd0 <HAL_TIM_ConfigClockSource+0x64>
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d100      	bne.n	8002bce <HAL_TIM_ConfigClockSource+0x62>
 8002bcc:	e073      	b.n	8002cb6 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002bce:	e07c      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	d100      	bne.n	8002bd6 <HAL_TIM_ConfigClockSource+0x6a>
 8002bd4:	e06f      	b.n	8002cb6 <HAL_TIM_ConfigClockSource+0x14a>
 8002bd6:	2b30      	cmp	r3, #48	; 0x30
 8002bd8:	d100      	bne.n	8002bdc <HAL_TIM_ConfigClockSource+0x70>
 8002bda:	e06c      	b.n	8002cb6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002bdc:	e075      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002bde:	2b70      	cmp	r3, #112	; 0x70
 8002be0:	d00e      	beq.n	8002c00 <HAL_TIM_ConfigClockSource+0x94>
 8002be2:	d804      	bhi.n	8002bee <HAL_TIM_ConfigClockSource+0x82>
 8002be4:	2b50      	cmp	r3, #80	; 0x50
 8002be6:	d036      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0xea>
 8002be8:	2b60      	cmp	r3, #96	; 0x60
 8002bea:	d044      	beq.n	8002c76 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002bec:	e06d      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002bee:	2280      	movs	r2, #128	; 0x80
 8002bf0:	0152      	lsls	r2, r2, #5
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d068      	beq.n	8002cc8 <HAL_TIM_ConfigClockSource+0x15c>
 8002bf6:	2280      	movs	r2, #128	; 0x80
 8002bf8:	0192      	lsls	r2, r2, #6
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d017      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002bfe:	e064      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6818      	ldr	r0, [r3, #0]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	6899      	ldr	r1, [r3, #8]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f000 fb5a 	bl	80032c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2277      	movs	r2, #119	; 0x77
 8002c20:	4313      	orrs	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	609a      	str	r2, [r3, #8]
      break;
 8002c2c:	e04d      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	6899      	ldr	r1, [r3, #8]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	f000 fb43 	bl	80032c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2180      	movs	r1, #128	; 0x80
 8002c4e:	01c9      	lsls	r1, r1, #7
 8002c50:	430a      	orrs	r2, r1
 8002c52:	609a      	str	r2, [r3, #8]
      break;
 8002c54:	e039      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6859      	ldr	r1, [r3, #4]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	001a      	movs	r2, r3
 8002c64:	f000 fab6 	bl	80031d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2150      	movs	r1, #80	; 0x50
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f000 fb10 	bl	8003294 <TIM_ITRx_SetConfig>
      break;
 8002c74:	e029      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6859      	ldr	r1, [r3, #4]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	001a      	movs	r2, r3
 8002c84:	f000 fad4 	bl	8003230 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2160      	movs	r1, #96	; 0x60
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f000 fb00 	bl	8003294 <TIM_ITRx_SetConfig>
      break;
 8002c94:	e019      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6818      	ldr	r0, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	6859      	ldr	r1, [r3, #4]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	001a      	movs	r2, r3
 8002ca4:	f000 fa96 	bl	80031d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2140      	movs	r1, #64	; 0x40
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f000 faf0 	bl	8003294 <TIM_ITRx_SetConfig>
      break;
 8002cb4:	e009      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	0010      	movs	r0, r2
 8002cc2:	f000 fae7 	bl	8003294 <TIM_ITRx_SetConfig>
      break;
 8002cc6:	e000      	b.n	8002cca <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8002cc8:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	223d      	movs	r2, #61	; 0x3d
 8002cce:	2101      	movs	r1, #1
 8002cd0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	223c      	movs	r2, #60	; 0x3c
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	0018      	movs	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b004      	add	sp, #16
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	ffff00ff 	.word	0xffff00ff

08002ce8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cf0:	46c0      	nop			; (mov r8, r8)
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b002      	add	sp, #8
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d00:	46c0      	nop			; (mov r8, r8)
 8002d02:	46bd      	mov	sp, r7
 8002d04:	b002      	add	sp, #8
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d10:	46c0      	nop			; (mov r8, r8)
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b002      	add	sp, #8
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d20:	46c0      	nop			; (mov r8, r8)
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b002      	add	sp, #8
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a30      	ldr	r2, [pc, #192]	; (8002dfc <TIM_Base_SetConfig+0xd4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d008      	beq.n	8002d52 <TIM_Base_SetConfig+0x2a>
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	2380      	movs	r3, #128	; 0x80
 8002d44:	05db      	lsls	r3, r3, #23
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d003      	beq.n	8002d52 <TIM_Base_SetConfig+0x2a>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a2c      	ldr	r2, [pc, #176]	; (8002e00 <TIM_Base_SetConfig+0xd8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d108      	bne.n	8002d64 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2270      	movs	r2, #112	; 0x70
 8002d56:	4393      	bics	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a25      	ldr	r2, [pc, #148]	; (8002dfc <TIM_Base_SetConfig+0xd4>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d014      	beq.n	8002d96 <TIM_Base_SetConfig+0x6e>
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	2380      	movs	r3, #128	; 0x80
 8002d70:	05db      	lsls	r3, r3, #23
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d00f      	beq.n	8002d96 <TIM_Base_SetConfig+0x6e>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a21      	ldr	r2, [pc, #132]	; (8002e00 <TIM_Base_SetConfig+0xd8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d00b      	beq.n	8002d96 <TIM_Base_SetConfig+0x6e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a20      	ldr	r2, [pc, #128]	; (8002e04 <TIM_Base_SetConfig+0xdc>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d007      	beq.n	8002d96 <TIM_Base_SetConfig+0x6e>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a1f      	ldr	r2, [pc, #124]	; (8002e08 <TIM_Base_SetConfig+0xe0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d003      	beq.n	8002d96 <TIM_Base_SetConfig+0x6e>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a1e      	ldr	r2, [pc, #120]	; (8002e0c <TIM_Base_SetConfig+0xe4>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d108      	bne.n	8002da8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4a1d      	ldr	r2, [pc, #116]	; (8002e10 <TIM_Base_SetConfig+0xe8>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2280      	movs	r2, #128	; 0x80
 8002dac:	4393      	bics	r3, r2
 8002dae:	001a      	movs	r2, r3
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <TIM_Base_SetConfig+0xd4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d007      	beq.n	8002de6 <TIM_Base_SetConfig+0xbe>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a0b      	ldr	r2, [pc, #44]	; (8002e08 <TIM_Base_SetConfig+0xe0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d003      	beq.n	8002de6 <TIM_Base_SetConfig+0xbe>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a0a      	ldr	r2, [pc, #40]	; (8002e0c <TIM_Base_SetConfig+0xe4>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d103      	bne.n	8002dee <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	691a      	ldr	r2, [r3, #16]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2201      	movs	r2, #1
 8002df2:	615a      	str	r2, [r3, #20]
}
 8002df4:	46c0      	nop			; (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b004      	add	sp, #16
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40012c00 	.word	0x40012c00
 8002e00:	40000400 	.word	0x40000400
 8002e04:	40002000 	.word	0x40002000
 8002e08:	40014400 	.word	0x40014400
 8002e0c:	40014800 	.word	0x40014800
 8002e10:	fffffcff 	.word	0xfffffcff

08002e14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	2201      	movs	r2, #1
 8002e24:	4393      	bics	r3, r2
 8002e26:	001a      	movs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2270      	movs	r2, #112	; 0x70
 8002e42:	4393      	bics	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2203      	movs	r2, #3
 8002e4a:	4393      	bics	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	4393      	bics	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a23      	ldr	r2, [pc, #140]	; (8002efc <TIM_OC1_SetConfig+0xe8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d007      	beq.n	8002e82 <TIM_OC1_SetConfig+0x6e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a22      	ldr	r2, [pc, #136]	; (8002f00 <TIM_OC1_SetConfig+0xec>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d003      	beq.n	8002e82 <TIM_OC1_SetConfig+0x6e>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a21      	ldr	r2, [pc, #132]	; (8002f04 <TIM_OC1_SetConfig+0xf0>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d10c      	bne.n	8002e9c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2208      	movs	r2, #8
 8002e86:	4393      	bics	r3, r2
 8002e88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2204      	movs	r2, #4
 8002e98:	4393      	bics	r3, r2
 8002e9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a17      	ldr	r2, [pc, #92]	; (8002efc <TIM_OC1_SetConfig+0xe8>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d007      	beq.n	8002eb4 <TIM_OC1_SetConfig+0xa0>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a16      	ldr	r2, [pc, #88]	; (8002f00 <TIM_OC1_SetConfig+0xec>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d003      	beq.n	8002eb4 <TIM_OC1_SetConfig+0xa0>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a15      	ldr	r2, [pc, #84]	; (8002f04 <TIM_OC1_SetConfig+0xf0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d111      	bne.n	8002ed8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	4a14      	ldr	r2, [pc, #80]	; (8002f08 <TIM_OC1_SetConfig+0xf4>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	4a13      	ldr	r2, [pc, #76]	; (8002f0c <TIM_OC1_SetConfig+0xf8>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	621a      	str	r2, [r3, #32]
}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b006      	add	sp, #24
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	40012c00 	.word	0x40012c00
 8002f00:	40014400 	.word	0x40014400
 8002f04:	40014800 	.word	0x40014800
 8002f08:	fffffeff 	.word	0xfffffeff
 8002f0c:	fffffdff 	.word	0xfffffdff

08002f10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	2210      	movs	r2, #16
 8002f20:	4393      	bics	r3, r2
 8002f22:	001a      	movs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <TIM_OC2_SetConfig+0xe0>)
 8002f3e:	4013      	ands	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4a2b      	ldr	r2, [pc, #172]	; (8002ff4 <TIM_OC2_SetConfig+0xe4>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	021b      	lsls	r3, r3, #8
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	4393      	bics	r3, r2
 8002f5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a22      	ldr	r2, [pc, #136]	; (8002ff8 <TIM_OC2_SetConfig+0xe8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d10d      	bne.n	8002f8e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	2280      	movs	r2, #128	; 0x80
 8002f76:	4393      	bics	r3, r2
 8002f78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2240      	movs	r2, #64	; 0x40
 8002f8a:	4393      	bics	r3, r2
 8002f8c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a19      	ldr	r2, [pc, #100]	; (8002ff8 <TIM_OC2_SetConfig+0xe8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <TIM_OC2_SetConfig+0x96>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a18      	ldr	r2, [pc, #96]	; (8002ffc <TIM_OC2_SetConfig+0xec>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d003      	beq.n	8002fa6 <TIM_OC2_SetConfig+0x96>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a17      	ldr	r2, [pc, #92]	; (8003000 <TIM_OC2_SetConfig+0xf0>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d113      	bne.n	8002fce <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4a16      	ldr	r2, [pc, #88]	; (8003004 <TIM_OC2_SetConfig+0xf4>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	4a15      	ldr	r2, [pc, #84]	; (8003008 <TIM_OC2_SetConfig+0xf8>)
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	621a      	str	r2, [r3, #32]
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b006      	add	sp, #24
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	ffff8fff 	.word	0xffff8fff
 8002ff4:	fffffcff 	.word	0xfffffcff
 8002ff8:	40012c00 	.word	0x40012c00
 8002ffc:	40014400 	.word	0x40014400
 8003000:	40014800 	.word	0x40014800
 8003004:	fffffbff 	.word	0xfffffbff
 8003008:	fffff7ff 	.word	0xfffff7ff

0800300c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	4a33      	ldr	r2, [pc, #204]	; (80030e8 <TIM_OC3_SetConfig+0xdc>)
 800301c:	401a      	ands	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2270      	movs	r2, #112	; 0x70
 8003038:	4393      	bics	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2203      	movs	r2, #3
 8003040:	4393      	bics	r3, r2
 8003042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	4a26      	ldr	r2, [pc, #152]	; (80030ec <TIM_OC3_SetConfig+0xe0>)
 8003052:	4013      	ands	r3, r2
 8003054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	021b      	lsls	r3, r3, #8
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	4313      	orrs	r3, r2
 8003060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a22      	ldr	r2, [pc, #136]	; (80030f0 <TIM_OC3_SetConfig+0xe4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d10d      	bne.n	8003086 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	4a21      	ldr	r2, [pc, #132]	; (80030f4 <TIM_OC3_SetConfig+0xe8>)
 800306e:	4013      	ands	r3, r2
 8003070:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	4313      	orrs	r3, r2
 800307c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	4a1d      	ldr	r2, [pc, #116]	; (80030f8 <TIM_OC3_SetConfig+0xec>)
 8003082:	4013      	ands	r3, r2
 8003084:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a19      	ldr	r2, [pc, #100]	; (80030f0 <TIM_OC3_SetConfig+0xe4>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d007      	beq.n	800309e <TIM_OC3_SetConfig+0x92>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a1a      	ldr	r2, [pc, #104]	; (80030fc <TIM_OC3_SetConfig+0xf0>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d003      	beq.n	800309e <TIM_OC3_SetConfig+0x92>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a19      	ldr	r2, [pc, #100]	; (8003100 <TIM_OC3_SetConfig+0xf4>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d113      	bne.n	80030c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4a18      	ldr	r2, [pc, #96]	; (8003104 <TIM_OC3_SetConfig+0xf8>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	4a17      	ldr	r2, [pc, #92]	; (8003108 <TIM_OC3_SetConfig+0xfc>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	621a      	str	r2, [r3, #32]
}
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b006      	add	sp, #24
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	fffffeff 	.word	0xfffffeff
 80030ec:	fffffdff 	.word	0xfffffdff
 80030f0:	40012c00 	.word	0x40012c00
 80030f4:	fffff7ff 	.word	0xfffff7ff
 80030f8:	fffffbff 	.word	0xfffffbff
 80030fc:	40014400 	.word	0x40014400
 8003100:	40014800 	.word	0x40014800
 8003104:	ffffefff 	.word	0xffffefff
 8003108:	ffffdfff 	.word	0xffffdfff

0800310c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	4a26      	ldr	r2, [pc, #152]	; (80031b4 <TIM_OC4_SetConfig+0xa8>)
 800311c:	401a      	ands	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4a20      	ldr	r2, [pc, #128]	; (80031b8 <TIM_OC4_SetConfig+0xac>)
 8003138:	4013      	ands	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4a1f      	ldr	r2, [pc, #124]	; (80031bc <TIM_OC4_SetConfig+0xb0>)
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	021b      	lsls	r3, r3, #8
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4313      	orrs	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	4a1b      	ldr	r2, [pc, #108]	; (80031c0 <TIM_OC4_SetConfig+0xb4>)
 8003154:	4013      	ands	r3, r2
 8003156:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	031b      	lsls	r3, r3, #12
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a17      	ldr	r2, [pc, #92]	; (80031c4 <TIM_OC4_SetConfig+0xb8>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d007      	beq.n	800317c <TIM_OC4_SetConfig+0x70>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a16      	ldr	r2, [pc, #88]	; (80031c8 <TIM_OC4_SetConfig+0xbc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d003      	beq.n	800317c <TIM_OC4_SetConfig+0x70>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a15      	ldr	r2, [pc, #84]	; (80031cc <TIM_OC4_SetConfig+0xc0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d109      	bne.n	8003190 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	4a14      	ldr	r2, [pc, #80]	; (80031d0 <TIM_OC4_SetConfig+0xc4>)
 8003180:	4013      	ands	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	019b      	lsls	r3, r3, #6
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	621a      	str	r2, [r3, #32]
}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b006      	add	sp, #24
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	ffffefff 	.word	0xffffefff
 80031b8:	ffff8fff 	.word	0xffff8fff
 80031bc:	fffffcff 	.word	0xfffffcff
 80031c0:	ffffdfff 	.word	0xffffdfff
 80031c4:	40012c00 	.word	0x40012c00
 80031c8:	40014400 	.word	0x40014400
 80031cc:	40014800 	.word	0x40014800
 80031d0:	ffffbfff 	.word	0xffffbfff

080031d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	2201      	movs	r2, #1
 80031ec:	4393      	bics	r3, r2
 80031ee:	001a      	movs	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	22f0      	movs	r2, #240	; 0xf0
 80031fe:	4393      	bics	r3, r2
 8003200:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	4313      	orrs	r3, r2
 800320a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	220a      	movs	r2, #10
 8003210:	4393      	bics	r3, r2
 8003212:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4313      	orrs	r3, r2
 800321a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	621a      	str	r2, [r3, #32]
}
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	46bd      	mov	sp, r7
 800322c:	b006      	add	sp, #24
 800322e:	bd80      	pop	{r7, pc}

08003230 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	2210      	movs	r2, #16
 8003242:	4393      	bics	r3, r2
 8003244:	001a      	movs	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	4a0d      	ldr	r2, [pc, #52]	; (8003290 <TIM_TI2_ConfigInputStage+0x60>)
 800325a:	4013      	ands	r3, r2
 800325c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	031b      	lsls	r3, r3, #12
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	22a0      	movs	r2, #160	; 0xa0
 800326c:	4393      	bics	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	011b      	lsls	r3, r3, #4
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4313      	orrs	r3, r2
 8003278:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	621a      	str	r2, [r3, #32]
}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	46bd      	mov	sp, r7
 800328a:	b006      	add	sp, #24
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	ffff0fff 	.word	0xffff0fff

08003294 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2270      	movs	r2, #112	; 0x70
 80032a8:	4393      	bics	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	2207      	movs	r2, #7
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	609a      	str	r2, [r3, #8]
}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b004      	add	sp, #16
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	4a09      	ldr	r2, [pc, #36]	; (8003304 <TIM_ETR_SetConfig+0x3c>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	021a      	lsls	r2, r3, #8
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	46c0      	nop			; (mov r8, r8)
 80032fe:	46bd      	mov	sp, r7
 8003300:	b006      	add	sp, #24
 8003302:	bd80      	pop	{r7, pc}
 8003304:	ffff00ff 	.word	0xffff00ff

08003308 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	221f      	movs	r2, #31
 8003318:	4013      	ands	r3, r2
 800331a:	2201      	movs	r2, #1
 800331c:	409a      	lsls	r2, r3
 800331e:	0013      	movs	r3, r2
 8003320:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	43d2      	mvns	r2, r2
 800332a:	401a      	ands	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6a1a      	ldr	r2, [r3, #32]
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	211f      	movs	r1, #31
 8003338:	400b      	ands	r3, r1
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4099      	lsls	r1, r3
 800333e:	000b      	movs	r3, r1
 8003340:	431a      	orrs	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	621a      	str	r2, [r3, #32]
}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	46bd      	mov	sp, r7
 800334a:	b006      	add	sp, #24
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	223c      	movs	r2, #60	; 0x3c
 800335e:	5c9b      	ldrb	r3, [r3, r2]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003364:	2302      	movs	r3, #2
 8003366:	e042      	b.n	80033ee <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	223c      	movs	r2, #60	; 0x3c
 800336c:	2101      	movs	r1, #1
 800336e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	223d      	movs	r2, #61	; 0x3d
 8003374:	2102      	movs	r1, #2
 8003376:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2270      	movs	r2, #112	; 0x70
 800338c:	4393      	bics	r3, r2
 800338e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a14      	ldr	r2, [pc, #80]	; (80033f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00a      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	2380      	movs	r3, #128	; 0x80
 80033b2:	05db      	lsls	r3, r3, #23
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d004      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a0f      	ldr	r2, [pc, #60]	; (80033fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d10c      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2280      	movs	r2, #128	; 0x80
 80033c6:	4393      	bics	r3, r2
 80033c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	223d      	movs	r2, #61	; 0x3d
 80033e0:	2101      	movs	r1, #1
 80033e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	223c      	movs	r2, #60	; 0x3c
 80033e8:	2100      	movs	r1, #0
 80033ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	0018      	movs	r0, r3
 80033f0:	46bd      	mov	sp, r7
 80033f2:	b004      	add	sp, #16
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	46c0      	nop			; (mov r8, r8)
 80033f8:	40012c00 	.word	0x40012c00
 80033fc:	40000400 	.word	0x40000400

08003400 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003408:	46c0      	nop			; (mov r8, r8)
 800340a:	46bd      	mov	sp, r7
 800340c:	b002      	add	sp, #8
 800340e:	bd80      	pop	{r7, pc}

08003410 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003418:	46c0      	nop			; (mov r8, r8)
 800341a:	46bd      	mov	sp, r7
 800341c:	b002      	add	sp, #8
 800341e:	bd80      	pop	{r7, pc}

08003420 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	0002      	movs	r2, r0
 8003428:	1dbb      	adds	r3, r7, #6
 800342a:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003430:	1dbb      	adds	r3, r7, #6
 8003432:	2200      	movs	r2, #0
 8003434:	5e9b      	ldrsh	r3, [r3, r2]
 8003436:	2b84      	cmp	r3, #132	; 0x84
 8003438:	d006      	beq.n	8003448 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800343a:	1dbb      	adds	r3, r7, #6
 800343c:	2200      	movs	r2, #0
 800343e:	5e9a      	ldrsh	r2, [r3, r2]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	18d3      	adds	r3, r2, r3
 8003444:	3303      	adds	r3, #3
 8003446:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003448:	68fb      	ldr	r3, [r7, #12]
}
 800344a:	0018      	movs	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	b004      	add	sp, #16
 8003450:	bd80      	pop	{r7, pc}

08003452 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003456:	f000 fa4d 	bl	80038f4 <vTaskStartScheduler>
  
  return osOK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	0018      	movs	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003462:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003464:	b089      	sub	sp, #36	; 0x24
 8003466:	af04      	add	r7, sp, #16
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685c      	ldr	r4, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681d      	ldr	r5, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691e      	ldr	r6, [r3, #16]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2208      	movs	r2, #8
 800347c:	5e9b      	ldrsh	r3, [r3, r2]
 800347e:	0018      	movs	r0, r3
 8003480:	f7ff ffce 	bl	8003420 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695a      	ldr	r2, [r3, #20]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800348c:	6839      	ldr	r1, [r7, #0]
 800348e:	9302      	str	r3, [sp, #8]
 8003490:	9201      	str	r2, [sp, #4]
 8003492:	9000      	str	r0, [sp, #0]
 8003494:	000b      	movs	r3, r1
 8003496:	0032      	movs	r2, r6
 8003498:	0029      	movs	r1, r5
 800349a:	0020      	movs	r0, r4
 800349c:	f000 f8b0 	bl	8003600 <xTaskCreateStatic>
 80034a0:	0003      	movs	r3, r0
 80034a2:	60fb      	str	r3, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80034a4:	68fb      	ldr	r3, [r7, #12]
}
 80034a6:	0018      	movs	r0, r3
 80034a8:	46bd      	mov	sp, r7
 80034aa:	b005      	add	sp, #20
 80034ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034ae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3308      	adds	r3, #8
 80034ba:	001a      	movs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	4252      	negs	r2, r2
 80034c6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3308      	adds	r3, #8
 80034cc:	001a      	movs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	3308      	adds	r3, #8
 80034d6:	001a      	movs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	46bd      	mov	sp, r7
 80034e6:	b002      	add	sp, #8
 80034e8:	bd80      	pop	{r7, pc}

080034ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b082      	sub	sp, #8
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b002      	add	sp, #8
 80034fe:	bd80      	pop	{r7, pc}

08003500 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	601a      	str	r2, [r3, #0]
}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}

08003544 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	3301      	adds	r3, #1
 8003558:	d103      	bne.n	8003562 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e00c      	b.n	800357c <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3308      	adds	r3, #8
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	e002      	b.n	8003570 <vListInsert+0x2c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	60fb      	str	r3, [r7, #12]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	429a      	cmp	r2, r3
 800357a:	d2f6      	bcs.n	800356a <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	601a      	str	r2, [r3, #0]
}
 80035a8:	46c0      	nop			; (mov r8, r8)
 80035aa:	46bd      	mov	sp, r7
 80035ac:	b004      	add	sp, #16
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6892      	ldr	r2, [r2, #8]
 80035c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6852      	ldr	r2, [r2, #4]
 80035d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d103      	bne.n	80035e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	1e5a      	subs	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	0018      	movs	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	b004      	add	sp, #16
 80035fe:	bd80      	pop	{r7, pc}

08003600 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b08d      	sub	sp, #52	; 0x34
 8003604:	af04      	add	r7, sp, #16
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800360e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <xTaskCreateStatic+0x18>
 8003614:	b672      	cpsid	i
 8003616:	e7fe      	b.n	8003616 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8003618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <xTaskCreateStatic+0x22>
 800361e:	b672      	cpsid	i
 8003620:	e7fe      	b.n	8003620 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003622:	2350      	movs	r3, #80	; 0x50
 8003624:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b50      	cmp	r3, #80	; 0x50
 800362a:	d001      	beq.n	8003630 <xTaskCreateStatic+0x30>
 800362c:	b672      	cpsid	i
 800362e:	e7fe      	b.n	800362e <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003632:	2b00      	cmp	r3, #0
 8003634:	d01c      	beq.n	8003670 <xTaskCreateStatic+0x70>
 8003636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003638:	2b00      	cmp	r3, #0
 800363a:	d019      	beq.n	8003670 <xTaskCreateStatic+0x70>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800363c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363e:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003644:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003646:	683c      	ldr	r4, [r7, #0]
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	2300      	movs	r3, #0
 8003650:	9303      	str	r3, [sp, #12]
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	9302      	str	r3, [sp, #8]
 8003656:	2318      	movs	r3, #24
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	0023      	movs	r3, r4
 8003662:	f000 f80d 	bl	8003680 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	0018      	movs	r0, r3
 800366a:	f000 f883 	bl	8003774 <prvAddNewTaskToReadyList>
 800366e:	e001      	b.n	8003674 <xTaskCreateStatic+0x74>
		}
		else
		{
			xReturn = NULL;
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003674:	69bb      	ldr	r3, [r7, #24]
	}
 8003676:	0018      	movs	r0, r3
 8003678:	46bd      	mov	sp, r7
 800367a:	b009      	add	sp, #36	; 0x24
 800367c:	bd90      	pop	{r4, r7, pc}
	...

08003680 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
 800368c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800368e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4936      	ldr	r1, [pc, #216]	; (8003770 <prvInitialiseNewTask+0xf0>)
 8003696:	468c      	mov	ip, r1
 8003698:	4463      	add	r3, ip
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	18d3      	adds	r3, r2, r3
 800369e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	2207      	movs	r2, #7
 80036a4:	4393      	bics	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	2207      	movs	r2, #7
 80036ac:	4013      	ands	r3, r2
 80036ae:	d001      	beq.n	80036b4 <prvInitialiseNewTask+0x34>
 80036b0:	b672      	cpsid	i
 80036b2:	e7fe      	b.n	80036b2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e013      	b.n	80036e2 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	7818      	ldrb	r0, [r3, #0]
 80036c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036c4:	2134      	movs	r1, #52	; 0x34
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	18d3      	adds	r3, r2, r3
 80036ca:	185b      	adds	r3, r3, r1
 80036cc:	1c02      	adds	r2, r0, #0
 80036ce:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	18d3      	adds	r3, r2, r3
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d006      	beq.n	80036ea <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	3301      	adds	r3, #1
 80036e0:	617b      	str	r3, [r7, #20]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b0b      	cmp	r3, #11
 80036e6:	d9e8      	bls.n	80036ba <prvInitialiseNewTask+0x3a>
 80036e8:	e000      	b.n	80036ec <prvInitialiseNewTask+0x6c>
		{
			break;
 80036ea:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ee:	223f      	movs	r2, #63	; 0x3f
 80036f0:	2100      	movs	r1, #0
 80036f2:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d901      	bls.n	80036fe <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80036fa:	2306      	movs	r3, #6
 80036fc:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80036fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003706:	6a3a      	ldr	r2, [r7, #32]
 8003708:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 800370a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370c:	2200      	movs	r2, #0
 800370e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	3304      	adds	r3, #4
 8003714:	0018      	movs	r0, r3
 8003716:	f7ff fee8 	bl	80034ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800371a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371c:	3318      	adds	r3, #24
 800371e:	0018      	movs	r0, r3
 8003720:	f7ff fee3 	bl	80034ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003728:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	2207      	movs	r2, #7
 800372e:	1ad2      	subs	r2, r2, r3
 8003730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003732:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003736:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003738:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800373a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373c:	2200      	movs	r2, #0
 800373e:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003742:	224c      	movs	r2, #76	; 0x4c
 8003744:	2100      	movs	r1, #0
 8003746:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	68f9      	ldr	r1, [r7, #12]
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	0018      	movs	r0, r3
 8003750:	f000 fb80 	bl	8003e54 <pxPortInitialiseStack>
 8003754:	0002      	movs	r2, r0
 8003756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003758:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800375a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003764:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	46bd      	mov	sp, r7
 800376a:	b006      	add	sp, #24
 800376c:	bd80      	pop	{r7, pc}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	3fffffff 	.word	0x3fffffff

08003774 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800377c:	f000 fc00 	bl	8003f80 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003780:	4b28      	ldr	r3, [pc, #160]	; (8003824 <prvAddNewTaskToReadyList+0xb0>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	4b27      	ldr	r3, [pc, #156]	; (8003824 <prvAddNewTaskToReadyList+0xb0>)
 8003788:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800378a:	4b27      	ldr	r3, [pc, #156]	; (8003828 <prvAddNewTaskToReadyList+0xb4>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003792:	4b25      	ldr	r3, [pc, #148]	; (8003828 <prvAddNewTaskToReadyList+0xb4>)
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003798:	4b22      	ldr	r3, [pc, #136]	; (8003824 <prvAddNewTaskToReadyList+0xb0>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d110      	bne.n	80037c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80037a0:	f000 fab2 	bl	8003d08 <prvInitialiseTaskLists>
 80037a4:	e00d      	b.n	80037c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80037a6:	4b21      	ldr	r3, [pc, #132]	; (800382c <prvAddNewTaskToReadyList+0xb8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d109      	bne.n	80037c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037ae:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <prvAddNewTaskToReadyList+0xb4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d802      	bhi.n	80037c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80037bc:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <prvAddNewTaskToReadyList+0xb4>)
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80037c2:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <prvAddNewTaskToReadyList+0xbc>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	1c5a      	adds	r2, r3, #1
 80037c8:	4b19      	ldr	r3, [pc, #100]	; (8003830 <prvAddNewTaskToReadyList+0xbc>)
 80037ca:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d0:	4b18      	ldr	r3, [pc, #96]	; (8003834 <prvAddNewTaskToReadyList+0xc0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d903      	bls.n	80037e0 <prvAddNewTaskToReadyList+0x6c>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037dc:	4b15      	ldr	r3, [pc, #84]	; (8003834 <prvAddNewTaskToReadyList+0xc0>)
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e4:	0013      	movs	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	189b      	adds	r3, r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4a12      	ldr	r2, [pc, #72]	; (8003838 <prvAddNewTaskToReadyList+0xc4>)
 80037ee:	189a      	adds	r2, r3, r2
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3304      	adds	r3, #4
 80037f4:	0019      	movs	r1, r3
 80037f6:	0010      	movs	r0, r2
 80037f8:	f7ff fe82 	bl	8003500 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80037fc:	f000 fbd2 	bl	8003fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003800:	4b0a      	ldr	r3, [pc, #40]	; (800382c <prvAddNewTaskToReadyList+0xb8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003808:	4b07      	ldr	r3, [pc, #28]	; (8003828 <prvAddNewTaskToReadyList+0xb4>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003812:	429a      	cmp	r2, r3
 8003814:	d201      	bcs.n	800381a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003816:	f000 fba3 	bl	8003f60 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	46bd      	mov	sp, r7
 800381e:	b002      	add	sp, #8
 8003820:	bd80      	pop	{r7, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	20000334 	.word	0x20000334
 8003828:	20000260 	.word	0x20000260
 800382c:	20000340 	.word	0x20000340
 8003830:	20000350 	.word	0x20000350
 8003834:	2000033c 	.word	0x2000033c
 8003838:	20000264 	.word	0x20000264

0800383c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8003846:	2300      	movs	r3, #0
 8003848:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <vTaskDelayUntil+0x18>
 8003850:	b672      	cpsid	i
 8003852:	e7fe      	b.n	8003852 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <vTaskDelayUntil+0x22>
 800385a:	b672      	cpsid	i
 800385c:	e7fe      	b.n	800385c <vTaskDelayUntil+0x20>
		configASSERT( uxSchedulerSuspended == 0 );
 800385e:	4b23      	ldr	r3, [pc, #140]	; (80038ec <vTaskDelayUntil+0xb0>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <vTaskDelayUntil+0x2e>
 8003866:	b672      	cpsid	i
 8003868:	e7fe      	b.n	8003868 <vTaskDelayUntil+0x2c>

		vTaskSuspendAll();
 800386a:	f000 f891 	bl	8003990 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800386e:	4b20      	ldr	r3, [pc, #128]	; (80038f0 <vTaskDelayUntil+0xb4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	18d3      	adds	r3, r2, r3
 800387c:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	429a      	cmp	r2, r3
 8003886:	d20b      	bcs.n	80038a0 <vTaskDelayUntil+0x64>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	429a      	cmp	r2, r3
 8003890:	d211      	bcs.n	80038b6 <vTaskDelayUntil+0x7a>
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	429a      	cmp	r2, r3
 8003898:	d90d      	bls.n	80038b6 <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
 800389a:	2301      	movs	r3, #1
 800389c:	617b      	str	r3, [r7, #20]
 800389e:	e00a      	b.n	80038b6 <vTaskDelayUntil+0x7a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d303      	bcc.n	80038b2 <vTaskDelayUntil+0x76>
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d901      	bls.n	80038b6 <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
 80038b2:	2301      	movs	r3, #1
 80038b4:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d006      	beq.n	80038d0 <vTaskDelayUntil+0x94>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2100      	movs	r1, #0
 80038ca:	0018      	movs	r0, r3
 80038cc:	f000 fa7e 	bl	8003dcc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80038d0:	f000 f86a 	bl	80039a8 <xTaskResumeAll>
 80038d4:	0003      	movs	r3, r0
 80038d6:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <vTaskDelayUntil+0xa6>
		{
			portYIELD_WITHIN_API();
 80038de:	f000 fb3f 	bl	8003f60 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80038e2:	46c0      	nop			; (mov r8, r8)
 80038e4:	46bd      	mov	sp, r7
 80038e6:	b006      	add	sp, #24
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	46c0      	nop			; (mov r8, r8)
 80038ec:	2000035c 	.word	0x2000035c
 80038f0:	20000338 	.word	0x20000338

080038f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b089      	sub	sp, #36	; 0x24
 80038f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003902:	003a      	movs	r2, r7
 8003904:	1d39      	adds	r1, r7, #4
 8003906:	2308      	movs	r3, #8
 8003908:	18fb      	adds	r3, r7, r3
 800390a:	0018      	movs	r0, r3
 800390c:	f7fc fe14 	bl	8000538 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003910:	683c      	ldr	r4, [r7, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	4918      	ldr	r1, [pc, #96]	; (8003978 <vTaskStartScheduler+0x84>)
 8003918:	4818      	ldr	r0, [pc, #96]	; (800397c <vTaskStartScheduler+0x88>)
 800391a:	9202      	str	r2, [sp, #8]
 800391c:	9301      	str	r3, [sp, #4]
 800391e:	2300      	movs	r3, #0
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	2300      	movs	r3, #0
 8003924:	0022      	movs	r2, r4
 8003926:	f7ff fe6b 	bl	8003600 <xTaskCreateStatic>
 800392a:	0002      	movs	r2, r0
 800392c:	4b14      	ldr	r3, [pc, #80]	; (8003980 <vTaskStartScheduler+0x8c>)
 800392e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003930:	4b13      	ldr	r3, [pc, #76]	; (8003980 <vTaskStartScheduler+0x8c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003938:	2301      	movs	r3, #1
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	e001      	b.n	8003942 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d10d      	bne.n	8003964 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003948:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800394a:	4b0e      	ldr	r3, [pc, #56]	; (8003984 <vTaskStartScheduler+0x90>)
 800394c:	2201      	movs	r2, #1
 800394e:	4252      	negs	r2, r2
 8003950:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003952:	4b0d      	ldr	r3, [pc, #52]	; (8003988 <vTaskStartScheduler+0x94>)
 8003954:	2201      	movs	r2, #1
 8003956:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003958:	4b0c      	ldr	r3, [pc, #48]	; (800398c <vTaskStartScheduler+0x98>)
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800395e:	f000 fadb 	bl	8003f18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003962:	e004      	b.n	800396e <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	3301      	adds	r3, #1
 8003968:	d101      	bne.n	800396e <vTaskStartScheduler+0x7a>
 800396a:	b672      	cpsid	i
 800396c:	e7fe      	b.n	800396c <vTaskStartScheduler+0x78>
}
 800396e:	46c0      	nop			; (mov r8, r8)
 8003970:	46bd      	mov	sp, r7
 8003972:	b005      	add	sp, #20
 8003974:	bd90      	pop	{r4, r7, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	08004190 	.word	0x08004190
 800397c:	08003ce9 	.word	0x08003ce9
 8003980:	20000358 	.word	0x20000358
 8003984:	20000354 	.word	0x20000354
 8003988:	20000340 	.word	0x20000340
 800398c:	20000338 	.word	0x20000338

08003990 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <vTaskSuspendAll+0x14>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	4b02      	ldr	r3, [pc, #8]	; (80039a4 <vTaskSuspendAll+0x14>)
 800399c:	601a      	str	r2, [r3, #0]
}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	2000035c 	.word	0x2000035c

080039a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039b6:	4b3a      	ldr	r3, [pc, #232]	; (8003aa0 <xTaskResumeAll+0xf8>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <xTaskResumeAll+0x1a>
 80039be:	b672      	cpsid	i
 80039c0:	e7fe      	b.n	80039c0 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039c2:	f000 fadd 	bl	8003f80 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039c6:	4b36      	ldr	r3, [pc, #216]	; (8003aa0 <xTaskResumeAll+0xf8>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	1e5a      	subs	r2, r3, #1
 80039cc:	4b34      	ldr	r3, [pc, #208]	; (8003aa0 <xTaskResumeAll+0xf8>)
 80039ce:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039d0:	4b33      	ldr	r3, [pc, #204]	; (8003aa0 <xTaskResumeAll+0xf8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d15b      	bne.n	8003a90 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039d8:	4b32      	ldr	r3, [pc, #200]	; (8003aa4 <xTaskResumeAll+0xfc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d057      	beq.n	8003a90 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039e0:	e02f      	b.n	8003a42 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80039e2:	4b31      	ldr	r3, [pc, #196]	; (8003aa8 <xTaskResumeAll+0x100>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	3318      	adds	r3, #24
 80039ee:	0018      	movs	r0, r3
 80039f0:	f7ff fdde 	bl	80035b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	3304      	adds	r3, #4
 80039f8:	0018      	movs	r0, r3
 80039fa:	f7ff fdd9 	bl	80035b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a02:	4b2a      	ldr	r3, [pc, #168]	; (8003aac <xTaskResumeAll+0x104>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d903      	bls.n	8003a12 <xTaskResumeAll+0x6a>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a0e:	4b27      	ldr	r3, [pc, #156]	; (8003aac <xTaskResumeAll+0x104>)
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a16:	0013      	movs	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4a24      	ldr	r2, [pc, #144]	; (8003ab0 <xTaskResumeAll+0x108>)
 8003a20:	189a      	adds	r2, r3, r2
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	3304      	adds	r3, #4
 8003a26:	0019      	movs	r1, r3
 8003a28:	0010      	movs	r0, r2
 8003a2a:	f7ff fd69 	bl	8003500 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a32:	4b20      	ldr	r3, [pc, #128]	; (8003ab4 <xTaskResumeAll+0x10c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d302      	bcc.n	8003a42 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8003a3c:	4b1e      	ldr	r3, [pc, #120]	; (8003ab8 <xTaskResumeAll+0x110>)
 8003a3e:	2201      	movs	r2, #1
 8003a40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a42:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <xTaskResumeAll+0x100>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1cb      	bne.n	80039e2 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a50:	f000 f998 	bl	8003d84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003a54:	4b19      	ldr	r3, [pc, #100]	; (8003abc <xTaskResumeAll+0x114>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00f      	beq.n	8003a80 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a60:	f000 f83c 	bl	8003adc <xTaskIncrementTick>
 8003a64:	1e03      	subs	r3, r0, #0
 8003a66:	d002      	beq.n	8003a6e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8003a68:	4b13      	ldr	r3, [pc, #76]	; (8003ab8 <xTaskResumeAll+0x110>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f2      	bne.n	8003a60 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8003a7a:	4b10      	ldr	r3, [pc, #64]	; (8003abc <xTaskResumeAll+0x114>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a80:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <xTaskResumeAll+0x110>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a8c:	f000 fa68 	bl	8003f60 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a90:	f000 fa88 	bl	8003fa4 <vPortExitCritical>

	return xAlreadyYielded;
 8003a94:	68bb      	ldr	r3, [r7, #8]
}
 8003a96:	0018      	movs	r0, r3
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	b004      	add	sp, #16
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	2000035c 	.word	0x2000035c
 8003aa4:	20000334 	.word	0x20000334
 8003aa8:	20000320 	.word	0x20000320
 8003aac:	2000033c 	.word	0x2000033c
 8003ab0:	20000264 	.word	0x20000264
 8003ab4:	20000260 	.word	0x20000260
 8003ab8:	20000348 	.word	0x20000348
 8003abc:	20000344 	.word	0x20000344

08003ac0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003ac6:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <xTaskGetTickCount+0x18>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003acc:	687b      	ldr	r3, [r7, #4]
}
 8003ace:	0018      	movs	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b002      	add	sp, #8
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	20000338 	.word	0x20000338

08003adc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ae6:	4b4c      	ldr	r3, [pc, #304]	; (8003c18 <xTaskIncrementTick+0x13c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d000      	beq.n	8003af0 <xTaskIncrementTick+0x14>
 8003aee:	e083      	b.n	8003bf8 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003af0:	4b4a      	ldr	r3, [pc, #296]	; (8003c1c <xTaskIncrementTick+0x140>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3301      	adds	r3, #1
 8003af6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003af8:	4b48      	ldr	r3, [pc, #288]	; (8003c1c <xTaskIncrementTick+0x140>)
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d117      	bne.n	8003b34 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b04:	4b46      	ldr	r3, [pc, #280]	; (8003c20 <xTaskIncrementTick+0x144>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <xTaskIncrementTick+0x36>
 8003b0e:	b672      	cpsid	i
 8003b10:	e7fe      	b.n	8003b10 <xTaskIncrementTick+0x34>
 8003b12:	4b43      	ldr	r3, [pc, #268]	; (8003c20 <xTaskIncrementTick+0x144>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	4b42      	ldr	r3, [pc, #264]	; (8003c24 <xTaskIncrementTick+0x148>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	4b40      	ldr	r3, [pc, #256]	; (8003c20 <xTaskIncrementTick+0x144>)
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	4b40      	ldr	r3, [pc, #256]	; (8003c24 <xTaskIncrementTick+0x148>)
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	4b40      	ldr	r3, [pc, #256]	; (8003c28 <xTaskIncrementTick+0x14c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	4b3e      	ldr	r3, [pc, #248]	; (8003c28 <xTaskIncrementTick+0x14c>)
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	f000 f928 	bl	8003d84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b34:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <xTaskIncrementTick+0x150>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d34e      	bcc.n	8003bdc <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b3e:	4b38      	ldr	r3, [pc, #224]	; (8003c20 <xTaskIncrementTick+0x144>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <xTaskIncrementTick+0x70>
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e000      	b.n	8003b4e <xTaskIncrementTick+0x72>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d004      	beq.n	8003b5c <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b52:	4b36      	ldr	r3, [pc, #216]	; (8003c2c <xTaskIncrementTick+0x150>)
 8003b54:	2201      	movs	r2, #1
 8003b56:	4252      	negs	r2, r2
 8003b58:	601a      	str	r2, [r3, #0]
					break;
 8003b5a:	e03f      	b.n	8003bdc <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b5c:	4b30      	ldr	r3, [pc, #192]	; (8003c20 <xTaskIncrementTick+0x144>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d203      	bcs.n	8003b7c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b74:	4b2d      	ldr	r3, [pc, #180]	; (8003c2c <xTaskIncrementTick+0x150>)
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	601a      	str	r2, [r3, #0]
						break;
 8003b7a:	e02f      	b.n	8003bdc <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	3304      	adds	r3, #4
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7ff fd15 	bl	80035b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d004      	beq.n	8003b98 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	3318      	adds	r3, #24
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff fd0c 	bl	80035b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9c:	4b24      	ldr	r3, [pc, #144]	; (8003c30 <xTaskIncrementTick+0x154>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d903      	bls.n	8003bac <xTaskIncrementTick+0xd0>
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba8:	4b21      	ldr	r3, [pc, #132]	; (8003c30 <xTaskIncrementTick+0x154>)
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb0:	0013      	movs	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	189b      	adds	r3, r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4a1e      	ldr	r2, [pc, #120]	; (8003c34 <xTaskIncrementTick+0x158>)
 8003bba:	189a      	adds	r2, r3, r2
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	0019      	movs	r1, r3
 8003bc2:	0010      	movs	r0, r2
 8003bc4:	f7ff fc9c 	bl	8003500 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bcc:	4b1a      	ldr	r3, [pc, #104]	; (8003c38 <xTaskIncrementTick+0x15c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d3b3      	bcc.n	8003b3e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bda:	e7b0      	b.n	8003b3e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003bdc:	4b16      	ldr	r3, [pc, #88]	; (8003c38 <xTaskIncrementTick+0x15c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be2:	4914      	ldr	r1, [pc, #80]	; (8003c34 <xTaskIncrementTick+0x158>)
 8003be4:	0013      	movs	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	189b      	adds	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	585b      	ldr	r3, [r3, r1]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d907      	bls.n	8003c02 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	617b      	str	r3, [r7, #20]
 8003bf6:	e004      	b.n	8003c02 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003bf8:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <xTaskIncrementTick+0x160>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	1c5a      	adds	r2, r3, #1
 8003bfe:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <xTaskIncrementTick+0x160>)
 8003c00:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003c02:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <xTaskIncrementTick+0x164>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003c0e:	697b      	ldr	r3, [r7, #20]
}
 8003c10:	0018      	movs	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b006      	add	sp, #24
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	2000035c 	.word	0x2000035c
 8003c1c:	20000338 	.word	0x20000338
 8003c20:	20000318 	.word	0x20000318
 8003c24:	2000031c 	.word	0x2000031c
 8003c28:	2000034c 	.word	0x2000034c
 8003c2c:	20000354 	.word	0x20000354
 8003c30:	2000033c 	.word	0x2000033c
 8003c34:	20000264 	.word	0x20000264
 8003c38:	20000260 	.word	0x20000260
 8003c3c:	20000344 	.word	0x20000344
 8003c40:	20000348 	.word	0x20000348

08003c44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c4a:	4b22      	ldr	r3, [pc, #136]	; (8003cd4 <vTaskSwitchContext+0x90>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c52:	4b21      	ldr	r3, [pc, #132]	; (8003cd8 <vTaskSwitchContext+0x94>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c58:	e037      	b.n	8003cca <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8003c5a:	4b1f      	ldr	r3, [pc, #124]	; (8003cd8 <vTaskSwitchContext+0x94>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003c60:	4b1e      	ldr	r3, [pc, #120]	; (8003cdc <vTaskSwitchContext+0x98>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	607b      	str	r3, [r7, #4]
 8003c66:	e007      	b.n	8003c78 <vTaskSwitchContext+0x34>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <vTaskSwitchContext+0x2e>
 8003c6e:	b672      	cpsid	i
 8003c70:	e7fe      	b.n	8003c70 <vTaskSwitchContext+0x2c>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3b01      	subs	r3, #1
 8003c76:	607b      	str	r3, [r7, #4]
 8003c78:	4919      	ldr	r1, [pc, #100]	; (8003ce0 <vTaskSwitchContext+0x9c>)
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	0013      	movs	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	189b      	adds	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	585b      	ldr	r3, [r3, r1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0ee      	beq.n	8003c68 <vTaskSwitchContext+0x24>
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	0013      	movs	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4a12      	ldr	r2, [pc, #72]	; (8003ce0 <vTaskSwitchContext+0x9c>)
 8003c96:	189b      	adds	r3, r3, r2
 8003c98:	603b      	str	r3, [r7, #0]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	605a      	str	r2, [r3, #4]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	3308      	adds	r3, #8
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d104      	bne.n	8003cba <vTaskSwitchContext+0x76>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	605a      	str	r2, [r3, #4]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	4b08      	ldr	r3, [pc, #32]	; (8003ce4 <vTaskSwitchContext+0xa0>)
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <vTaskSwitchContext+0x98>)
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	601a      	str	r2, [r3, #0]
}
 8003cca:	46c0      	nop			; (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b002      	add	sp, #8
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	46c0      	nop			; (mov r8, r8)
 8003cd4:	2000035c 	.word	0x2000035c
 8003cd8:	20000348 	.word	0x20000348
 8003cdc:	2000033c 	.word	0x2000033c
 8003ce0:	20000264 	.word	0x20000264
 8003ce4:	20000260 	.word	0x20000260

08003ce8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cf0:	f000 f842 	bl	8003d78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003cf4:	4b03      	ldr	r3, [pc, #12]	; (8003d04 <prvIdleTask+0x1c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d9f9      	bls.n	8003cf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003cfc:	f000 f930 	bl	8003f60 <vPortYield>
		prvCheckTasksWaitingTermination();
 8003d00:	e7f6      	b.n	8003cf0 <prvIdleTask+0x8>
 8003d02:	46c0      	nop			; (mov r8, r8)
 8003d04:	20000264 	.word	0x20000264

08003d08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d0e:	2300      	movs	r3, #0
 8003d10:	607b      	str	r3, [r7, #4]
 8003d12:	e00c      	b.n	8003d2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	0013      	movs	r3, r2
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	189b      	adds	r3, r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4a10      	ldr	r2, [pc, #64]	; (8003d60 <prvInitialiseTaskLists+0x58>)
 8003d20:	189b      	adds	r3, r3, r2
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7ff fbc3 	bl	80034ae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b06      	cmp	r3, #6
 8003d32:	d9ef      	bls.n	8003d14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d34:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <prvInitialiseTaskLists+0x5c>)
 8003d36:	0018      	movs	r0, r3
 8003d38:	f7ff fbb9 	bl	80034ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d3c:	4b0a      	ldr	r3, [pc, #40]	; (8003d68 <prvInitialiseTaskLists+0x60>)
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f7ff fbb5 	bl	80034ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d44:	4b09      	ldr	r3, [pc, #36]	; (8003d6c <prvInitialiseTaskLists+0x64>)
 8003d46:	0018      	movs	r0, r3
 8003d48:	f7ff fbb1 	bl	80034ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d4c:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <prvInitialiseTaskLists+0x68>)
 8003d4e:	4a05      	ldr	r2, [pc, #20]	; (8003d64 <prvInitialiseTaskLists+0x5c>)
 8003d50:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d52:	4b08      	ldr	r3, [pc, #32]	; (8003d74 <prvInitialiseTaskLists+0x6c>)
 8003d54:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <prvInitialiseTaskLists+0x60>)
 8003d56:	601a      	str	r2, [r3, #0]
}
 8003d58:	46c0      	nop			; (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20000264 	.word	0x20000264
 8003d64:	200002f0 	.word	0x200002f0
 8003d68:	20000304 	.word	0x20000304
 8003d6c:	20000320 	.word	0x20000320
 8003d70:	20000318 	.word	0x20000318
 8003d74:	2000031c 	.word	0x2000031c

08003d78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <prvResetNextTaskUnblockTime+0x40>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <prvResetNextTaskUnblockTime+0x14>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <prvResetNextTaskUnblockTime+0x16>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d004      	beq.n	8003da8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <prvResetNextTaskUnblockTime+0x44>)
 8003da0:	2201      	movs	r2, #1
 8003da2:	4252      	negs	r2, r2
 8003da4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003da6:	e008      	b.n	8003dba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003da8:	4b06      	ldr	r3, [pc, #24]	; (8003dc4 <prvResetNextTaskUnblockTime+0x40>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	4b04      	ldr	r3, [pc, #16]	; (8003dc8 <prvResetNextTaskUnblockTime+0x44>)
 8003db8:	601a      	str	r2, [r3, #0]
}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b002      	add	sp, #8
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	20000318 	.word	0x20000318
 8003dc8:	20000354 	.word	0x20000354

08003dcc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003dd6:	4b1a      	ldr	r3, [pc, #104]	; (8003e40 <prvAddCurrentTaskToDelayedList+0x74>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ddc:	4b19      	ldr	r3, [pc, #100]	; (8003e44 <prvAddCurrentTaskToDelayedList+0x78>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3304      	adds	r3, #4
 8003de2:	0018      	movs	r0, r3
 8003de4:	f7ff fbe4 	bl	80035b0 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
		/* Calculate the time at which the task should be woken if the event
		does not occur.  This may overflow but this doesn't matter, the kernel
		will manage it correctly. */
		xTimeToWake = xConstTickCount + xTicksToWait;
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	18d3      	adds	r3, r2, r3
 8003dee:	60bb      	str	r3, [r7, #8]

		/* The list item will be inserted in wake time order. */
		listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003df0:	4b14      	ldr	r3, [pc, #80]	; (8003e44 <prvAddCurrentTaskToDelayedList+0x78>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	605a      	str	r2, [r3, #4]

		if( xTimeToWake < xConstTickCount )
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d209      	bcs.n	8003e14 <prvAddCurrentTaskToDelayedList+0x48>
		{
			/* Wake time has overflowed.  Place this item in the overflow list. */
			vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e00:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <prvAddCurrentTaskToDelayedList+0x7c>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	4b0f      	ldr	r3, [pc, #60]	; (8003e44 <prvAddCurrentTaskToDelayedList+0x78>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3304      	adds	r3, #4
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	0010      	movs	r0, r2
 8003e0e:	f7ff fb99 	bl	8003544 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003e12:	e010      	b.n	8003e36 <prvAddCurrentTaskToDelayedList+0x6a>
			vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e14:	4b0d      	ldr	r3, [pc, #52]	; (8003e4c <prvAddCurrentTaskToDelayedList+0x80>)
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <prvAddCurrentTaskToDelayedList+0x78>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	0019      	movs	r1, r3
 8003e20:	0010      	movs	r0, r2
 8003e22:	f7ff fb8f 	bl	8003544 <vListInsert>
			if( xTimeToWake < xNextTaskUnblockTime )
 8003e26:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <prvAddCurrentTaskToDelayedList+0x84>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d202      	bcs.n	8003e36 <prvAddCurrentTaskToDelayedList+0x6a>
				xNextTaskUnblockTime = xTimeToWake;
 8003e30:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <prvAddCurrentTaskToDelayedList+0x84>)
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	601a      	str	r2, [r3, #0]
}
 8003e36:	46c0      	nop			; (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b004      	add	sp, #16
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	20000338 	.word	0x20000338
 8003e44:	20000260 	.word	0x20000260
 8003e48:	2000031c 	.word	0x2000031c
 8003e4c:	20000318 	.word	0x20000318
 8003e50:	20000354 	.word	0x20000354

08003e54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	3b04      	subs	r3, #4
 8003e64:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2280      	movs	r2, #128	; 0x80
 8003e6a:	0452      	lsls	r2, r2, #17
 8003e6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	3b04      	subs	r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3b04      	subs	r3, #4
 8003e7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e80:	4a08      	ldr	r2, [pc, #32]	; (8003ea4 <pxPortInitialiseStack+0x50>)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	3b14      	subs	r3, #20
 8003e8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	3b20      	subs	r3, #32
 8003e96:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e98:	68fb      	ldr	r3, [r7, #12]
}
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b004      	add	sp, #16
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	08003ea9 	.word	0x08003ea9

08003ea8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003eb2:	4b07      	ldr	r3, [pc, #28]	; (8003ed0 <prvTaskExitError+0x28>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	d001      	beq.n	8003ebe <prvTaskExitError+0x16>
 8003eba:	b672      	cpsid	i
 8003ebc:	e7fe      	b.n	8003ebc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8003ebe:	b672      	cpsid	i
	while( ulDummy == 0 )
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0fc      	beq.n	8003ec2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003ec8:	46c0      	nop			; (mov r8, r8)
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b002      	add	sp, #8
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20000008 	.word	0x20000008

08003ed4 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
	...

08003ee0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8003ee0:	4a0b      	ldr	r2, [pc, #44]	; (8003f10 <pxCurrentTCBConst2>)
 8003ee2:	6813      	ldr	r3, [r2, #0]
 8003ee4:	6818      	ldr	r0, [r3, #0]
 8003ee6:	3020      	adds	r0, #32
 8003ee8:	f380 8809 	msr	PSP, r0
 8003eec:	2002      	movs	r0, #2
 8003eee:	f380 8814 	msr	CONTROL, r0
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8003ef8:	46ae      	mov	lr, r5
 8003efa:	bc08      	pop	{r3}
 8003efc:	bc04      	pop	{r2}
 8003efe:	b662      	cpsie	i
 8003f00:	4718      	bx	r3
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46c0      	nop			; (mov r8, r8)
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	46c0      	nop			; (mov r8, r8)
 8003f0e:	46c0      	nop			; (mov r8, r8)

08003f10 <pxCurrentTCBConst2>:
 8003f10:	20000260 	.word	0x20000260
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8003f14:	46c0      	nop			; (mov r8, r8)
 8003f16:	46c0      	nop			; (mov r8, r8)

08003f18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8003f1c:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <xPortStartScheduler+0x40>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <xPortStartScheduler+0x40>)
 8003f22:	21ff      	movs	r1, #255	; 0xff
 8003f24:	0409      	lsls	r1, r1, #16
 8003f26:	430a      	orrs	r2, r1
 8003f28:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8003f2a:	4b0b      	ldr	r3, [pc, #44]	; (8003f58 <xPortStartScheduler+0x40>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <xPortStartScheduler+0x40>)
 8003f30:	21ff      	movs	r1, #255	; 0xff
 8003f32:	0609      	lsls	r1, r1, #24
 8003f34:	430a      	orrs	r2, r1
 8003f36:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8003f38:	f000 f898 	bl	800406c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003f3c:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <xPortStartScheduler+0x44>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8003f42:	f7ff ffcd 	bl	8003ee0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003f46:	f7ff fe7d 	bl	8003c44 <vTaskSwitchContext>
	prvTaskExitError();
 8003f4a:	f7ff ffad 	bl	8003ea8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	0018      	movs	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	e000ed20 	.word	0xe000ed20
 8003f5c:	20000008 	.word	0x20000008

08003f60 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8003f64:	4b05      	ldr	r3, [pc, #20]	; (8003f7c <vPortYield+0x1c>)
 8003f66:	2280      	movs	r2, #128	; 0x80
 8003f68:	0552      	lsls	r2, r2, #21
 8003f6a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8003f6c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003f70:	f3bf 8f6f 	isb	sy
}
 8003f74:	46c0      	nop			; (mov r8, r8)
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	e000ed04 	.word	0xe000ed04

08003f80 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8003f84:	b672      	cpsid	i
    uxCriticalNesting++;
 8003f86:	4b06      	ldr	r3, [pc, #24]	; (8003fa0 <vPortEnterCritical+0x20>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	1c5a      	adds	r2, r3, #1
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <vPortEnterCritical+0x20>)
 8003f8e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8003f90:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003f94:	f3bf 8f6f 	isb	sy
}
 8003f98:	46c0      	nop			; (mov r8, r8)
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	46c0      	nop			; (mov r8, r8)
 8003fa0:	20000008 	.word	0x20000008

08003fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003fa8:	4b09      	ldr	r3, [pc, #36]	; (8003fd0 <vPortExitCritical+0x2c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <vPortExitCritical+0x10>
 8003fb0:	b672      	cpsid	i
 8003fb2:	e7fe      	b.n	8003fb2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8003fb4:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <vPortExitCritical+0x2c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	1e5a      	subs	r2, r3, #1
 8003fba:	4b05      	ldr	r3, [pc, #20]	; (8003fd0 <vPortExitCritical+0x2c>)
 8003fbc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8003fbe:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <vPortExitCritical+0x2c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d100      	bne.n	8003fc8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8003fc6:	b662      	cpsie	i
    }
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	20000008 	.word	0x20000008

08003fd4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8003fd4:	f3ef 8010 	mrs	r0, PRIMASK
 8003fd8:	b672      	cpsid	i
 8003fda:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	0018      	movs	r0, r3

08003fe0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8003fe0:	f380 8810 	msr	PRIMASK, r0
 8003fe4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8003fe6:	46c0      	nop			; (mov r8, r8)
	...

08003ff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003ff0:	f3ef 8009 	mrs	r0, PSP
 8003ff4:	4b0e      	ldr	r3, [pc, #56]	; (8004030 <pxCurrentTCBConst>)
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	3820      	subs	r0, #32
 8003ffa:	6010      	str	r0, [r2, #0]
 8003ffc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003ffe:	4644      	mov	r4, r8
 8004000:	464d      	mov	r5, r9
 8004002:	4656      	mov	r6, sl
 8004004:	465f      	mov	r7, fp
 8004006:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004008:	b508      	push	{r3, lr}
 800400a:	b672      	cpsid	i
 800400c:	f7ff fe1a 	bl	8003c44 <vTaskSwitchContext>
 8004010:	b662      	cpsie	i
 8004012:	bc0c      	pop	{r2, r3}
 8004014:	6811      	ldr	r1, [r2, #0]
 8004016:	6808      	ldr	r0, [r1, #0]
 8004018:	3010      	adds	r0, #16
 800401a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800401c:	46a0      	mov	r8, r4
 800401e:	46a9      	mov	r9, r5
 8004020:	46b2      	mov	sl, r6
 8004022:	46bb      	mov	fp, r7
 8004024:	f380 8809 	msr	PSP, r0
 8004028:	3820      	subs	r0, #32
 800402a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800402c:	4718      	bx	r3
 800402e:	46c0      	nop			; (mov r8, r8)

08004030 <pxCurrentTCBConst>:
 8004030:	20000260 	.word	0x20000260
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8004034:	46c0      	nop			; (mov r8, r8)
 8004036:	46c0      	nop			; (mov r8, r8)

08004038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800403e:	f7ff ffc9 	bl	8003fd4 <ulSetInterruptMaskFromISR>
 8004042:	0003      	movs	r3, r0
 8004044:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004046:	f7ff fd49 	bl	8003adc <xTaskIncrementTick>
 800404a:	1e03      	subs	r3, r0, #0
 800404c:	d003      	beq.n	8004056 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800404e:	4b06      	ldr	r3, [pc, #24]	; (8004068 <SysTick_Handler+0x30>)
 8004050:	2280      	movs	r2, #128	; 0x80
 8004052:	0552      	lsls	r2, r2, #21
 8004054:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	0018      	movs	r0, r3
 800405a:	f7ff ffc1 	bl	8003fe0 <vClearInterruptMaskFromISR>
}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	46bd      	mov	sp, r7
 8004062:	b002      	add	sp, #8
 8004064:	bd80      	pop	{r7, pc}
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	e000ed04 	.word	0xe000ed04

0800406c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8004070:	4b0b      	ldr	r3, [pc, #44]	; (80040a0 <prvSetupTimerInterrupt+0x34>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8004076:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <prvSetupTimerInterrupt+0x38>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800407c:	4b0a      	ldr	r3, [pc, #40]	; (80040a8 <prvSetupTimerInterrupt+0x3c>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	490a      	ldr	r1, [pc, #40]	; (80040ac <prvSetupTimerInterrupt+0x40>)
 8004082:	0018      	movs	r0, r3
 8004084:	f7fc f840 	bl	8000108 <__udivsi3>
 8004088:	0003      	movs	r3, r0
 800408a:	001a      	movs	r2, r3
 800408c:	4b08      	ldr	r3, [pc, #32]	; (80040b0 <prvSetupTimerInterrupt+0x44>)
 800408e:	3a01      	subs	r2, #1
 8004090:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8004092:	4b03      	ldr	r3, [pc, #12]	; (80040a0 <prvSetupTimerInterrupt+0x34>)
 8004094:	2207      	movs	r2, #7
 8004096:	601a      	str	r2, [r3, #0]
}
 8004098:	46c0      	nop			; (mov r8, r8)
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	e000e010 	.word	0xe000e010
 80040a4:	e000e018 	.word	0xe000e018
 80040a8:	20000000 	.word	0x20000000
 80040ac:	00002710 	.word	0x00002710
 80040b0:	e000e014 	.word	0xe000e014

080040b4 <__libc_init_array>:
 80040b4:	b570      	push	{r4, r5, r6, lr}
 80040b6:	2600      	movs	r6, #0
 80040b8:	4d0c      	ldr	r5, [pc, #48]	; (80040ec <__libc_init_array+0x38>)
 80040ba:	4c0d      	ldr	r4, [pc, #52]	; (80040f0 <__libc_init_array+0x3c>)
 80040bc:	1b64      	subs	r4, r4, r5
 80040be:	10a4      	asrs	r4, r4, #2
 80040c0:	42a6      	cmp	r6, r4
 80040c2:	d109      	bne.n	80040d8 <__libc_init_array+0x24>
 80040c4:	2600      	movs	r6, #0
 80040c6:	f000 f821 	bl	800410c <_init>
 80040ca:	4d0a      	ldr	r5, [pc, #40]	; (80040f4 <__libc_init_array+0x40>)
 80040cc:	4c0a      	ldr	r4, [pc, #40]	; (80040f8 <__libc_init_array+0x44>)
 80040ce:	1b64      	subs	r4, r4, r5
 80040d0:	10a4      	asrs	r4, r4, #2
 80040d2:	42a6      	cmp	r6, r4
 80040d4:	d105      	bne.n	80040e2 <__libc_init_array+0x2e>
 80040d6:	bd70      	pop	{r4, r5, r6, pc}
 80040d8:	00b3      	lsls	r3, r6, #2
 80040da:	58eb      	ldr	r3, [r5, r3]
 80040dc:	4798      	blx	r3
 80040de:	3601      	adds	r6, #1
 80040e0:	e7ee      	b.n	80040c0 <__libc_init_array+0xc>
 80040e2:	00b3      	lsls	r3, r6, #2
 80040e4:	58eb      	ldr	r3, [r5, r3]
 80040e6:	4798      	blx	r3
 80040e8:	3601      	adds	r6, #1
 80040ea:	e7f2      	b.n	80040d2 <__libc_init_array+0x1e>
 80040ec:	080041b0 	.word	0x080041b0
 80040f0:	080041b0 	.word	0x080041b0
 80040f4:	080041b0 	.word	0x080041b0
 80040f8:	080041b4 	.word	0x080041b4

080040fc <memset>:
 80040fc:	0003      	movs	r3, r0
 80040fe:	1812      	adds	r2, r2, r0
 8004100:	4293      	cmp	r3, r2
 8004102:	d100      	bne.n	8004106 <memset+0xa>
 8004104:	4770      	bx	lr
 8004106:	7019      	strb	r1, [r3, #0]
 8004108:	3301      	adds	r3, #1
 800410a:	e7f9      	b.n	8004100 <memset+0x4>

0800410c <_init>:
 800410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004112:	bc08      	pop	{r3}
 8004114:	469e      	mov	lr, r3
 8004116:	4770      	bx	lr

08004118 <_fini>:
 8004118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411a:	46c0      	nop			; (mov r8, r8)
 800411c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800411e:	bc08      	pop	{r3}
 8004120:	469e      	mov	lr, r3
 8004122:	4770      	bx	lr
