#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

C:/verilog_lab/Zynq_axi_7segment_SW/Zynq_axi_7segment/zynq_fsbl/fsbl_handoff.S

