

================================================================
== Vivado HLS Report for 'kernel8'
================================================================
* Date:           Fri May  7 23:35:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel8
* Solution:       original
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.580 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         4|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     193|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|     132|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     132|     250|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln7_fu_108_p2   |     *    |      3|  0|  21|          32|          32|
    |add_ln7_1_fu_98_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln7_fu_88_p2    |     +    |      0|  0|  38|          31|           4|
    |i_fu_117_p2         |     +    |      0|  0|  38|          31|           1|
    |sub_ln5_fu_73_p2    |     -    |      0|  0|  39|          10|          32|
    |icmp_ln5_fu_83_p2   |   icmp   |      0|  0|  18|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      3|  0| 193|         168|         133|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |array_r_address0  |  15|          3|   10|         30|
    |i_0_reg_61        |   9|          2|   31|         62|
    +------------------+----+-----------+-----+-----------+
    |Total             |  57|         11|   42|         98|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |array_load_reg_146  |  32|   0|   32|          0|
    |i_0_reg_61          |  31|   0|   31|          0|
    |mul_ln7_reg_151     |  32|   0|   32|          0|
    |sub_ln5_reg_133     |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 132|   0|  132|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel8   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel8   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel8   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel8   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel8   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel8   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d0        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|multiplier        |  in |   32|   ap_none  |  multiplier  |    scalar    |
|offset            |  in |   32|   ap_none  |    offset    |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %multiplier) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %offset) nounwind, !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel8_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset) nounwind" [kernel8.cpp:3]   --->   Operation 10 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%multiplier_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %multiplier) nounwind" [kernel8.cpp:3]   --->   Operation 11 'read' 'multiplier_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%sub_ln5 = sub nsw i32 1023, %offset_read" [kernel8.cpp:5]   --->   Operation 12 'sub' 'sub_ln5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "br label %1" [kernel8.cpp:5]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.21>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 6, %0 ], [ %i, %2 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i31 %i_0 to i32" [kernel8.cpp:5]   --->   Operation 15 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%icmp_ln5 = icmp slt i32 %zext_ln5, %sub_ln5" [kernel8.cpp:5]   --->   Operation 16 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %2, label %3" [kernel8.cpp:5]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "%add_ln7 = add i31 %i_0, -6" [kernel8.cpp:7]   --->   Operation 18 'add' 'add_ln7' <Predicate = (icmp_ln5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i31 %add_ln7 to i32" [kernel8.cpp:7]   --->   Operation 19 'zext' 'zext_ln7_1' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln7_1 = add i32 %zext_ln7_1, %offset_read" [kernel8.cpp:7]   --->   Operation 20 'add' 'add_ln7_1' <Predicate = (icmp_ln5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %add_ln7_1 to i64" [kernel8.cpp:7]   --->   Operation 21 'sext' 'sext_ln7' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln7" [kernel8.cpp:7]   --->   Operation 22 'getelementptr' 'array_addr' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel8.cpp:7]   --->   Operation 23 'load' 'array_load' <Predicate = (icmp_ln5)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [kernel8.cpp:9]   --->   Operation 24 'ret' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 25 [1/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel8.cpp:7]   --->   Operation 25 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 26 [1/1] (6.58ns)   --->   "%mul_ln7 = mul nsw i32 %array_load, %multiplier_read" [kernel8.cpp:7]   --->   Operation 26 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel8.cpp:6]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %i_0 to i64" [kernel8.cpp:7]   --->   Operation 28 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7" [kernel8.cpp:7]   --->   Operation 29 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.66ns)   --->   "store i32 %mul_ln7, i32* %array_addr_1, align 4" [kernel8.cpp:7]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 31 [1/1] (1.76ns)   --->   "%i = add i31 %i_0, 1" [kernel8.cpp:5]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [kernel8.cpp:5]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ multiplier]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
offset_read       (read         ) [ 001111]
multiplier_read   (read         ) [ 001111]
sub_ln5           (sub          ) [ 001111]
br_ln5            (br           ) [ 011111]
i_0               (phi          ) [ 001111]
zext_ln5          (zext         ) [ 000000]
icmp_ln5          (icmp         ) [ 001111]
br_ln5            (br           ) [ 000000]
add_ln7           (add          ) [ 000000]
zext_ln7_1        (zext         ) [ 000000]
add_ln7_1         (add          ) [ 000000]
sext_ln7          (sext         ) [ 000000]
array_addr        (getelementptr) [ 000100]
ret_ln9           (ret          ) [ 000000]
array_load        (load         ) [ 000010]
mul_ln7           (mul          ) [ 000001]
specloopname_ln6  (specloopname ) [ 000000]
zext_ln7          (zext         ) [ 000000]
array_addr_1      (getelementptr) [ 000000]
store_ln7         (store        ) [ 000000]
i                 (add          ) [ 011111]
br_ln5            (br           ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multiplier">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplier"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel8_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="offset_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="multiplier_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplier_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="array_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="10" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="1"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/2 store_ln7/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="array_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="31" slack="0"/>
<pin id="57" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/5 "/>
</bind>
</comp>

<comp id="61" class="1005" name="i_0_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="31" slack="1"/>
<pin id="63" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_0_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="31" slack="1"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sub_ln5_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln5/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="zext_ln5_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="31" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln5_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln7_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln7_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln7_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="3"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="3"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="3"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="123" class="1005" name="offset_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_read "/>
</bind>
</comp>

<comp id="128" class="1005" name="multiplier_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="multiplier_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="sub_ln5_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="array_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="1"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="array_load_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load "/>
</bind>
</comp>

<comp id="151" class="1005" name="mul_ln7_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="1"/>
<pin id="158" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="65" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="28" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="65" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="65" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="115"><net_src comp="61" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="121"><net_src comp="61" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="28" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="131"><net_src comp="34" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="136"><net_src comp="73" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="144"><net_src comp="40" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="149"><net_src comp="47" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="154"><net_src comp="108" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="159"><net_src comp="117" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {5 }
 - Input state : 
	Port: kernel8 : array_r | {2 3 }
	Port: kernel8 : multiplier | {1 }
	Port: kernel8 : offset | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln5 : 1
		icmp_ln5 : 2
		br_ln5 : 3
		add_ln7 : 1
		zext_ln7_1 : 2
		add_ln7_1 : 3
		sext_ln7 : 4
		array_addr : 5
		array_load : 6
	State 3
	State 4
	State 5
		array_addr_1 : 1
		store_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        add_ln7_fu_88       |    0    |    0    |    38   |
|    add   |       add_ln7_1_fu_98      |    0    |    0    |    39   |
|          |          i_fu_117          |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        sub_ln5_fu_73       |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln7_fu_108       |    3    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln5_fu_83       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|   read   |   offset_read_read_fu_28   |    0    |    0    |    0    |
|          | multiplier_read_read_fu_34 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       zext_ln5_fu_79       |    0    |    0    |    0    |
|   zext   |      zext_ln7_1_fu_94      |    0    |    0    |    0    |
|          |       zext_ln7_fu_112      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |       sext_ln7_fu_103      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   193   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   array_addr_reg_141  |   10   |
|   array_load_reg_146  |   32   |
|       i_0_reg_61      |   31   |
|       i_reg_156       |   31   |
|    mul_ln7_reg_151    |   32   |
|multiplier_read_reg_128|   32   |
|  offset_read_reg_123  |   32   |
|    sub_ln5_reg_133    |   32   |
+-----------------------+--------+
|         Total         |   232  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   3  |  10  |   30   ||    15   |
|    i_0_reg_61    |  p0  |   2  |  31  |   62   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||  2.1905 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   193  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   24   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   232  |   217  |
+-----------+--------+--------+--------+--------+
