{
    "nl": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/51-openroad-fillinsertion/picorv32.nl.v",
    "pnl": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/51-openroad-fillinsertion/picorv32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/52-odb-cellfrequencytables/picorv32.def",
    "lef": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/58-magic-writelef/picorv32.lef",
    "openroad-lef": null,
    "odb": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/52-odb-cellfrequencytables/picorv32.odb",
    "sdc": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/51-openroad-fillinsertion/picorv32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_tt_025C_1v80/picorv32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_ss_100C_1v60/picorv32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_ff_n40C_1v95/picorv32__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_tt_025C_1v80/picorv32__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_ss_100C_1v60/picorv32__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_ff_n40C_1v95/picorv32__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_tt_025C_1v80/picorv32__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_ss_100C_1v60/picorv32__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_ff_n40C_1v95/picorv32__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/53-openroad-rcx/nom/picorv32.nom.spef",
        "min_*": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/53-openroad-rcx/min/picorv32.min.spef",
        "max_*": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/53-openroad-rcx/max/picorv32.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_tt_025C_1v80/picorv32__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_ss_100C_1v60/picorv32__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/nom_ff_n40C_1v95/picorv32__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_tt_025C_1v80/picorv32__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_ss_100C_1v60/picorv32__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/min_ff_n40C_1v95/picorv32__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_tt_025C_1v80/picorv32__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_ss_100C_1v60/picorv32__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/54-openroad-stapostpnr/max_ff_n40C_1v95/picorv32__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/56-magic-streamout/picorv32.mag",
    "gds": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/56-magic-streamout/picorv32.gds",
    "mag_gds": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/56-magic-streamout/picorv32.magic.gds",
    "klayout_gds": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/57-klayout-streamout/picorv32.klayout.gds",
    "json_h": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/05-yosys-jsonheader/picorv32.h.json",
    "vh": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/28-odb-writeverilogheader/picorv32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 33,
        "design__inferred_latch__count": 0,
        "design__instance__count": 11904,
        "design__instance__area": 111608,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 110,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
        "power__internal__total": 0.005575203336775303,
        "power__switching__total": 0.004394412040710449,
        "power__leakage__total": 1.286391437815837e-07,
        "power__total": 0.009969743900001049,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4970751728700565,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.5096914146118011,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32145365057439057,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 13.192968868568354,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321454,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.599686,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 96,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 110,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6887999254818284,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.7088434484460707,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8558520800972644,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 8.439219339996818,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.855852,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.439219,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 110,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4151888117493574,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.42485413611934186,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12191770160734763,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.732396941601934,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.121918,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.667025,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 104,
        "design__max_fanout_violation__count": 110,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": -0.40804646927418836,
        "clock__skew__worst_setup": 0.4163100260136364,
        "timing__hold__ws": 0.11731971282082254,
        "timing__setup__ws": 8.101493039067972,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.11732,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 8.101493,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 432.36 443.08",
        "design__core__bbox": "5.52 10.88 426.42 429.76",
        "design__io": 411,
        "design__die__area": 191570,
        "design__core__area": 176307,
        "design__instance__count__stdcell": 11904,
        "design__instance__area__stdcell": 111608,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.633035,
        "design__instance__utilization__stdcell": 0.633035,
        "design__instance__count__class:buffer": 40,
        "design__instance__count__class:inverter": 56,
        "design__instance__count__class:sequential_cell": 1597,
        "design__instance__count__class:multi_input_combinational_cell": 5013,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 9789,
        "design__instance__count__class:tap_cell": 2496,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 409,
        "design__io__hpwl": 52793711,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 311185,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 2273,
        "design__instance__count__class:clock_buffer": 186,
        "design__instance__count__class:clock_inverter": 129,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 1271,
        "antenna__violating__nets": 22,
        "antenna__violating__pins": 26,
        "route__antenna_violation__count": 22,
        "antenna_diodes_count": 114,
        "design__instance__count__class:antenna_cell": 114,
        "route__net": 9249,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 5483,
        "route__wirelength__iter:1": 373428,
        "route__drc_errors__iter:2": 2618,
        "route__wirelength__iter:2": 370553,
        "route__drc_errors__iter:3": 2565,
        "route__wirelength__iter:3": 370053,
        "route__drc_errors__iter:4": 329,
        "route__wirelength__iter:4": 369332,
        "route__drc_errors__iter:5": 20,
        "route__wirelength__iter:5": 369334,
        "route__drc_errors__iter:6": 0,
        "route__wirelength__iter:6": 369321,
        "route__drc_errors": 0,
        "route__wirelength": 369321,
        "route__vias": 73328,
        "route__vias__singlecut": 73328,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 67,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 1131.47,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 320,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 320,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 320,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 110,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.48602490074883437,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.49661565154716797,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3174034458437079,
        "timing__setup__ws__corner:min_tt_025C_1v80": 13.253899686239862,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317403,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.779144,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 320,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 77,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 110,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6715469481689036,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6883963594009636,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8478264996698752,
        "timing__setup__ws__corner:min_ss_100C_1v60": 8.751607686251852,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.847826,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 8.751608,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 320,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 110,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.40804646927418836,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.4163100260136364,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11731971282082254,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 13.771126850866734,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11732,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.784679,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 320,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 31,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 110,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.5105861433726512,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.5263526430358649,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3261911943990579,
        "timing__setup__ws__corner:max_tt_025C_1v80": 13.12777301800482,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.326191,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.403921,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 320,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 104,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 110,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.7100138455917316,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.7346028437919491,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8649414762569363,
        "timing__setup__ws__corner:max_ss_100C_1v60": 8.101493039067972,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.864941,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.101493,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 320,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 110,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.4246235427906056,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.43691976273645117,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12689005760836417,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 13.691676624442293,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.12689,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.535542,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 320,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 320,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79948,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79988,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00051928,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000452519,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000113811,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000452519,
        "design_powergrid__voltage__worst": 0.000452519,
        "design_powergrid__voltage__worst__net:VPWR": 1.79948,
        "design_powergrid__drop__worst": 0.00051928,
        "design_powergrid__drop__worst__net:VPWR": 0.00051928,
        "design_powergrid__voltage__worst__net:VGND": 0.000452519,
        "design_powergrid__drop__worst__net:VGND": 0.000452519,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000116,
        "ir__drop__worst": 0.000519
    }
}