0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/demo/project_work/project_work.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/pn_gen_tb.v,1700573689,verilog,,,,pn_gen_tb,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/stable_tb.sv,1708947529,systemVerilog,,,,mux_2_1_tb,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/tb_axis_reg.v,1707301168,verilog,,,,axi_reg_tb,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/axi_reg.v,1708943132,verilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/bram.v,,axi_reg,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/backup.sv,1702547131,systemVerilog,,,,tb_updown_counter,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/bram.v,1708663970,verilog,,,,fifo,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/down_counter.sv,1702472384,systemVerilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/stable.sv,,down_counter,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/fifo_top.sv,1709710365,systemVerilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/stable_tb.sv,,mux_2_1,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/pn_gen.v,1707125430,verilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/pn_gen_tb.v,,pn_gen,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/stable.sv,1708681824,systemVerilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/stable_tb.sv,,axis_fifo,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/up_counter.sv,1702472265,systemVerilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/updown_counter.sv,,up_counter,,uvm,,,,,,
/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/updown_counter.sv,1702621809,systemVerilog,,/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/stable_tb.sv,,updown_counter,,uvm,,,,,,
