#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Feb 22 18:36:39 2023
# Process ID: 30932
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29900 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module3\lab3b\vivado\lab3b.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.xpr
update_compile_order -fileset sources_1
file mkdir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new
close [ open D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd w ]
add_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
close [ open D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd w ]
add_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/new/toplevel_lab3.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/imports/sources_1/new/toplevel_lab2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.DDS_Clock_Rate {125} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {Taylor_Series_Corrected} CONFIG.Phase_Width {27} CONFIG.Output_Width {16} CONFIG.Phase_Increment {Streaming} CONFIG.Output_Selection {Cosine} CONFIG.Has_Phase_Out {false} CONFIG.Has_ARESETn {true} CONFIG.Frequency_Resolution {0.4} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
set_property location {4 1219 459} [get_bd_cells dds_compiler_0]
set_property location {3 1219 436} [get_bd_cells dds_compiler_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_ports axi_data]
connect_bd_net [get_bd_ports clk_125] [get_bd_pins dds_compiler_0/aclk]
set_property location {3 1243 443} [get_bd_cells dds_compiler_0]
set_property location {4 1484 230} [get_bd_cells axi_iic_0]
set_property location {4 1485 147} [get_bd_cells axi_iic_0]
set_property location {4 1498 134} [get_bd_cells axi_iic_0]
set_property location {1 454 95} [get_bd_cells processing_system7_0]
set_property location {1676 42} [get_bd_intf_ports DDR]
set_property location {3 1153 266} [get_bd_cells reset_and_leds]
set_property location {3 1166 282} [get_bd_cells reset_and_leds]
set_property location {1674 295} [get_bd_intf_ports leds_2bits]
set_property location {1664 272} [get_bd_intf_ports resetn]
set_property location {1672 60} [get_bd_intf_ports FIXED_IO]
set_property location {1 454 82} [get_bd_cells processing_system7_0]
set_property location {1668 50} [get_bd_intf_ports FIXED_IO]
set_property location {3 1164 252} [get_bd_cells reset_and_leds]
set_property location {3 1166 230} [get_bd_cells reset_and_leds]
set_property location {3 1163 281} [get_bd_cells reset_and_leds]
set_property location {3 1161 269} [get_bd_cells reset_and_leds]
set_property location {3 1162 225} [get_bd_cells reset_and_leds]
set_property location {3 1162 229} [get_bd_cells reset_and_leds]
set_property location {4 1461 411} [get_bd_cells dds_compiler_0]
set_property location {4 1495 381} [get_bd_cells dds_compiler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1164 393} [get_bd_cells axi_gpio_0]
set_property name axi_phase [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {0} CONFIG.GPIO2_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_phase]
connect_bd_net [get_bd_pins axi_phase/gpio_io_o] [get_bd_pins dds_compiler_0/s_axis_phase_tdata]
connect_bd_net [get_bd_pins axi_phase/gpio2_io_o] [get_bd_pins dds_compiler_0/s_axis_phase_tvalid]
connect_bd_net [get_bd_pins reset_and_leds/gpio_io_o] [get_bd_pins dds_compiler_0/aresetn]
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
endgroup
set_property location {5 1600 729} [get_bd_cells system_ila_0]
set_property location {4 1518 618} [get_bd_cells system_ila_0]
connect_bd_net [get_bd_ports clk_125] [get_bd_pins system_ila_0/clk]
connect_bd_net [get_bd_pins system_ila_0/resetn] [get_bd_pins reset_and_leds/gpio_io_o]
startgroup
set_property -dict [list CONFIG.C_SLOT_0_APC_EN {0} CONFIG.C_DATA_DEPTH {2048} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2} CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_pins system_ila_0/SLOT_0_AXIS_tdata] [get_bd_pins axi_phase/gpio_io_o]
connect_bd_net [get_bd_pins system_ila_0/SLOT_0_AXIS_tvalid] [get_bd_pins axi_phase/gpio2_io_o]
startgroup
set_property -dict [list CONFIG.C_SLOT {1} CONFIG.C_NUM_MONITOR_SLOTS {2} CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells system_ila_0]
endgroup
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
set_property location {550 616} [get_bd_intf_ports SLOT_1_AXIS_0]
undo
undo
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
set_property name dds_data [get_bd_intf_ports M_AXIS_DATA_0]
set_property location {1754 401} [get_bd_intf_ports dds_data]
undo
undo
redo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
undo
set_property location {1654 381} [get_bd_intf_ports dds_data]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins system_ila_0/SLOT_1_AXIS_tdata]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tvalid] [get_bd_pins system_ila_0/SLOT_1_AXIS_tvalid]
set_property location {4 1444 411} [get_bd_cells dds_compiler_0]
set_property location {1692 254} [get_bd_intf_ports leds_2bits]
set_property location {1680 206} [get_bd_intf_ports resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_phase/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_phase/S_AXI]
delete_bd_objs [get_bd_intf_nets S_AXIS_PHASE_0_1]
delete_bd_objs [get_bd_intf_ports S_AXIS_PHASE_0]
validate_bd_design
export_ip_user_files -of_objects  [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
file delete -force D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/ip/dds_compiler_0
file delete -force d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.gen/sources_1/ip/dds_compiler_0
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
catch { config_ip_cache -export [get_ips -all proc_system_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_xbar_0] }
catch { config_ip_cache -export [get_ips -all proc_system_reset_and_leds_0] }
catch { config_ip_cache -export [get_ips -all proc_system_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all proc_system_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
launch_runs proc_system_axi_iic_0_0_synth_1 proc_system_processing_system7_0_0_synth_1 proc_system_xbar_0_synth_1 proc_system_reset_and_leds_0_synth_1 proc_system_rst_ps7_0_50M_0_synth_1 proc_system_auto_pc_0_synth_1 proc_system_dds_compiler_0_0_synth_1 proc_system_axi_gpio_0_0_synth_1 proc_system_system_ila_0_1_synth_1 -jobs 8
wait_on_run proc_system_axi_iic_0_0_synth_1
wait_on_run proc_system_processing_system7_0_0_synth_1
wait_on_run proc_system_xbar_0_synth_1
wait_on_run proc_system_reset_and_leds_0_synth_1
wait_on_run proc_system_rst_ps7_0_50M_0_synth_1
wait_on_run proc_system_auto_pc_0_synth_1
wait_on_run proc_system_dds_compiler_0_0_synth_1
wait_on_run proc_system_axi_gpio_0_0_synth_1
wait_on_run proc_system_system_ila_0_1_synth_1
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {-60 573} [get_bd_ports clk_125]
set_property location {-63 585} [get_bd_ports clk_125]
set_property location {-50 596} [get_bd_ports clk_125]
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3a/vivado/vivado.srcs/sim_1/new/tb_dds_compiler.vhd
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tvalid]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
save_bd_design
validate_bd_design
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
catch { [ delete_ip_run [get_ips -all proc_system_system_ila_0_1] ] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins system_ila_0/SLOT_1_AXIS_tdata]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tvalid] [get_bd_pins system_ila_0/SLOT_1_AXIS_tvalid]
validate_bd_design
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tvalid]
set_property location {1641 414} [get_bd_intf_ports dds_data]
set_property location {1659 417} [get_bd_intf_ports dds_data]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
endgroup
connect_bd_intf_net [get_bd_intf_ports SLOT_1_AXIS_0] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
delete_bd_objs [get_bd_intf_nets Conn]
delete_bd_objs [get_bd_intf_ports SLOT_1_AXIS_0]
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
connect_bd_intf_net [get_bd_intf_ports dds_data] [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA]
set_property location {1662 413} [get_bd_intf_ports dds_data]
delete_bd_objs [get_bd_nets reset_and_leds_gpio_io_o]
set_property location {1637 224} [get_bd_intf_ports resetn]
set_property location {1643 243} [get_bd_intf_ports leds_2bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
set_property location {3 999 231} [get_bd_cells reset_and_leds]
connect_bd_intf_net [get_bd_intf_ports resetn] [get_bd_intf_pins reset_and_leds/GPIO]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1}] [get_bd_cells reset_and_leds]
endgroup
connect_bd_net [get_bd_pins reset_and_leds/gpio2_io_o] [get_bd_pins dds_compiler_0/aresetn]
connect_bd_net [get_bd_pins reset_and_leds/gpio2_io_o] [get_bd_pins system_ila_0/resetn]
delete_bd_objs [get_bd_intf_nets dips_and_leds_GPIO2] [get_bd_intf_ports leds_2bits]
set_property location {1643 213} [get_bd_intf_ports resetn]
set_property name axi_resetn [get_bd_cells reset_and_leds]
save_bd_design
validate_bd_design
generate_target all [get_files  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
catch { config_ip_cache -export [get_ips -all proc_system_reset_and_leds_0] }
catch { config_ip_cache -export [get_ips -all proc_system_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd]
launch_runs proc_system_reset_and_leds_0_synth_1 proc_system_system_ila_0_1_synth_1 -jobs 8
wait_on_run proc_system_reset_and_leds_0_synth_1
wait_on_run proc_system_system_ila_0_1_synth_1
export_simulation -of_objects [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.srcs/sources_1/bd/proc_system/proc_system.bd] -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/sim_scripts -ip_user_files_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files -ipstatic_source_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/modelsim} {questa=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/questa} {riviera=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/riviera} {activehdl=D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vivado/lab3b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3.xsa
