{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574079407437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574079407440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 09:16:47 2019 " "Processing started: Mon Nov 18 09:16:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574079407440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079407440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079407440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574079407701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574079407701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417037 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417040 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417040 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417041 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417042 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417043 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417044 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417044 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417046 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DE2_115.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-rtl " "Found design unit 1: DE2_115-rtl" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417047 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574079417047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574079417108 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT DE2_115.vhdl(20) " "VHDL Signal Declaration warning at DE2_115.vhdl(20): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417110 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115.vhdl(21) " "VHDL Signal Declaration warning at DE2_115.vhdl(21): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417110 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 DE2_115.vhdl(32) " "VHDL Signal Declaration warning at DE2_115.vhdl(32): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 DE2_115.vhdl(33) " "VHDL Signal Declaration warning at DE2_115.vhdl(33): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhdl(34) " "VHDL Signal Declaration warning at DE2_115.vhdl(34): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115.vhdl(36) " "VHDL Signal Declaration warning at DE2_115.vhdl(36): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhdl(37) " "VHDL Signal Declaration warning at DE2_115.vhdl(37): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115.vhdl(38) " "VHDL Signal Declaration warning at DE2_115.vhdl(38): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhdl(39) " "VHDL Signal Declaration warning at DE2_115.vhdl(39): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_RTS DE2_115.vhdl(41) " "VHDL Signal Declaration warning at DE2_115.vhdl(41): used implicit default value for signal \"UART_RTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115.vhdl(43) " "VHDL Signal Declaration warning at DE2_115.vhdl(43): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK DE2_115.vhdl(48) " "VHDL Signal Declaration warning at DE2_115.vhdl(48): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417111 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE2_115.vhdl(52) " "VHDL Signal Declaration warning at DE2_115.vhdl(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE2_115.vhdl(53) " "VHDL Signal Declaration warning at DE2_115.vhdl(53): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE2_115.vhdl(54) " "VHDL Signal Declaration warning at DE2_115.vhdl(54): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE2_115.vhdl(55) " "VHDL Signal Declaration warning at DE2_115.vhdl(55): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE2_115.vhdl(56) " "VHDL Signal Declaration warning at DE2_115.vhdl(56): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE2_115.vhdl(57) " "VHDL Signal Declaration warning at DE2_115.vhdl(57): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115.vhdl(58) " "VHDL Signal Declaration warning at DE2_115.vhdl(58): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE2_115.vhdl(59) " "VHDL Signal Declaration warning at DE2_115.vhdl(59): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115.vhdl(63) " "VHDL Signal Declaration warning at DE2_115.vhdl(63): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417112 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115.vhdl(65) " "VHDL Signal Declaration warning at DE2_115.vhdl(65): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK DE2_115.vhdl(66) " "VHDL Signal Declaration warning at DE2_115.vhdl(66): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_115.vhdl(68) " "VHDL Signal Declaration warning at DE2_115.vhdl(68): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_GTX_CLK DE2_115.vhdl(70) " "VHDL Signal Declaration warning at DE2_115.vhdl(70): used implicit default value for signal \"ENET0_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_MDC DE2_115.vhdl(73) " "VHDL Signal Declaration warning at DE2_115.vhdl(73): used implicit default value for signal \"ENET0_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_RST_N DE2_115.vhdl(75) " "VHDL Signal Declaration warning at DE2_115.vhdl(75): used implicit default value for signal \"ENET0_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_DATA DE2_115.vhdl(83) " "VHDL Signal Declaration warning at DE2_115.vhdl(83): used implicit default value for signal \"ENET0_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_EN DE2_115.vhdl(84) " "VHDL Signal Declaration warning at DE2_115.vhdl(84): used implicit default value for signal \"ENET0_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_ER DE2_115.vhdl(85) " "VHDL Signal Declaration warning at DE2_115.vhdl(85): used implicit default value for signal \"ENET0_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_GTX_CLK DE2_115.vhdl(87) " "VHDL Signal Declaration warning at DE2_115.vhdl(87): used implicit default value for signal \"ENET1_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417113 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_MDC DE2_115.vhdl(90) " "VHDL Signal Declaration warning at DE2_115.vhdl(90): used implicit default value for signal \"ENET1_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_RST_N DE2_115.vhdl(92) " "VHDL Signal Declaration warning at DE2_115.vhdl(92): used implicit default value for signal \"ENET1_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_DATA DE2_115.vhdl(100) " "VHDL Signal Declaration warning at DE2_115.vhdl(100): used implicit default value for signal \"ENET1_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_EN DE2_115.vhdl(101) " "VHDL Signal Declaration warning at DE2_115.vhdl(101): used implicit default value for signal \"ENET1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_ER DE2_115.vhdl(102) " "VHDL Signal Declaration warning at DE2_115.vhdl(102): used implicit default value for signal \"ENET1_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE2_115.vhdl(106) " "VHDL Signal Declaration warning at DE2_115.vhdl(106): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR DE2_115.vhdl(108) " "VHDL Signal Declaration warning at DE2_115.vhdl(108): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N DE2_115.vhdl(109) " "VHDL Signal Declaration warning at DE2_115.vhdl(109): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417114 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N DE2_115.vhdl(112) " "VHDL Signal Declaration warning at DE2_115.vhdl(112): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N DE2_115.vhdl(113) " "VHDL Signal Declaration warning at DE2_115.vhdl(113): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WE_N DE2_115.vhdl(114) " "VHDL Signal Declaration warning at DE2_115.vhdl(114): used implicit default value for signal \"OTG_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE2_115.vhdl(117) " "VHDL Signal Declaration warning at DE2_115.vhdl(117): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_115.vhdl(118) " "VHDL Signal Declaration warning at DE2_115.vhdl(118): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_115.vhdl(119) " "VHDL Signal Declaration warning at DE2_115.vhdl(119): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_115.vhdl(120) " "VHDL Signal Declaration warning at DE2_115.vhdl(120): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_115.vhdl(121) " "VHDL Signal Declaration warning at DE2_115.vhdl(121): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE2_115.vhdl(123) " "VHDL Signal Declaration warning at DE2_115.vhdl(123): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_115.vhdl(124) " "VHDL Signal Declaration warning at DE2_115.vhdl(124): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_115.vhdl(125) " "VHDL Signal Declaration warning at DE2_115.vhdl(125): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR DE2_115.vhdl(126) " "VHDL Signal Declaration warning at DE2_115.vhdl(126): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417115 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N DE2_115.vhdl(127) " "VHDL Signal Declaration warning at DE2_115.vhdl(127): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE2_115.vhdl(129) " "VHDL Signal Declaration warning at DE2_115.vhdl(129): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE2_115.vhdl(130) " "VHDL Signal Declaration warning at DE2_115.vhdl(130): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N DE2_115.vhdl(131) " "VHDL Signal Declaration warning at DE2_115.vhdl(131): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N DE2_115.vhdl(132) " "VHDL Signal Declaration warning at DE2_115.vhdl(132): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR DE2_115.vhdl(133) " "VHDL Signal Declaration warning at DE2_115.vhdl(133): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N DE2_115.vhdl(134) " "VHDL Signal Declaration warning at DE2_115.vhdl(134): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N DE2_115.vhdl(136) " "VHDL Signal Declaration warning at DE2_115.vhdl(136): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N DE2_115.vhdl(137) " "VHDL Signal Declaration warning at DE2_115.vhdl(137): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N DE2_115.vhdl(139) " "VHDL Signal Declaration warning at DE2_115.vhdl(139): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N DE2_115.vhdl(140) " "VHDL Signal Declaration warning at DE2_115.vhdl(140): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574079417116 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig DE2_115.vhdl(170) " "Verilog HDL or VHDL warning at DE2_115.vhdl(170): object \"locked_sig\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574079417117 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state DE2_115.vhdl(173) " "Verilog HDL or VHDL warning at DE2_115.vhdl(173): object \"state\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574079417117 "|DE2_115"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 7 DE2_115.vhdl(282) " "VHDL expression error at DE2_115.vhdl(282): expression has 8 elements, but must have 7 elements" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 282 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1574079417120 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574079417121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 65 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574079417223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 18 09:16:57 2019 " "Processing ended: Mon Nov 18 09:16:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574079417223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574079417223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574079417223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417223 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 65 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 65 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574079417335 ""}
