# Project 2 - Creating custom IP for ZYNQ's processing system

Verilog Assign 1-4: "output wire [3:0] led,"

Verilog Assign Bonus: "output wire [5:0] led,"

YouTube Link - https://youtu.be/3kxUPH9nCcM

Part 1- Verify the demo project

Part 2- Display diffrent blinking patter with a shifting the LED's

Part 3- Uses the required read function along with adding functions of my own

Part 4- Seperately enabled LED's then displayed demo blinking pattern with longer delay in my own delay function

Part 5 (bonus) - Enabled led's 0-5, which includes 2 rgb LED's and one with red, and one with white
