git clone --depth 1 --no-tags https://github.com/pbzw/CIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54771418
git clone --depth 1 --no-tags https://github.com/rrreeeaaarrrhhh/469_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55008609
git clone --depth 1 --no-tags https://github.com/Dhalsim911/LaboDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54746115
git clone --depth 1 --no-tags https://github.com/irfanmasoudi/vhdl4fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48725726
git clone --depth 1 --no-tags https://github.com/dgmneto/SDProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49459749
git clone --depth 1 --no-tags https://github.com/jouyang3/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50025120
git clone --depth 1 --no-tags https://github.com/takashi1029/CPU16BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50301819
git clone --depth 1 --no-tags https://github.com/agajankush/I2CVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49666948
git clone --depth 1 --no-tags https://github.com/pydesai12/Multimedia-RISC-procesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51432577
git clone --depth 1 --no-tags https://github.com/luooove/LM96570.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52797532
git clone --depth 1 --no-tags https://github.com/Tocknicsu/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53787756
git clone --depth 1 --no-tags https://github.com/ssingh21/Verilog_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53375597
git clone --depth 1 --no-tags https://github.com/3ebs/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48191144
git clone --depth 1 --no-tags https://github.com/elevati0n/comparchproj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48366145
git clone --depth 1 --no-tags https://github.com/elevati0n/comparchproj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48366207
git clone --depth 1 --no-tags https://github.com/muhnash/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48132009
git clone --depth 1 --no-tags https://github.com/theamrzaki/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48188548
git clone --depth 1 --no-tags https://github.com/panushri25/breakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47901770
git clone --depth 1 --no-tags https://github.com/MattGarvey/287_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47726098
git clone --depth 1 --no-tags https://github.com/AmrAMahdy/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48340407
git clone --depth 1 --no-tags https://github.com/uFaradKho/Echopen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54905260
git clone --depth 1 --no-tags https://github.com/GSejas/Proyecto-2---Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56298262
git clone --depth 1 --no-tags https://github.com/reedjosh/vlsi_system_design_course_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55119438
git clone --depth 1 --no-tags https://github.com/xanthosvlachos/inf-uth-vlsi-2013-group-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55346009
git clone --depth 1 --no-tags https://github.com/5teven1in/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55663864
git clone --depth 1 --no-tags https://github.com/gjmunozl/CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47741712
git clone --depth 1 --no-tags https://github.com/mina37/Pipelined-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47633150
git clone --depth 1 --no-tags https://github.com/nayeem8527/Priority-Encode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48095671
git clone --depth 1 --no-tags https://github.com/moha255/coProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48172954
git clone --depth 1 --no-tags https://github.com/st945306/CAPJ2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48637944
git clone --depth 1 --no-tags https://github.com/kumeyuta/ConveniMelody.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50085317
git clone --depth 1 --no-tags https://github.com/fr-anj/MIPS-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50554343
git clone --depth 1 --no-tags https://github.com/zcatao/DigitalWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49689615
git clone --depth 1 --no-tags https://github.com/chungae9ri/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49313677
git clone --depth 1 --no-tags https://github.com/jialinding/ee180lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53223891
git clone --depth 1 --no-tags https://github.com/NPO-IT/_FPGA_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52421251
git clone --depth 1 --no-tags https://github.com/chcbaram/Altera_DE0_nano_Exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48852267
git clone --depth 1 --no-tags https://github.com/cavapoo2/verilog_snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52610118
git clone --depth 1 --no-tags https://github.com/ashish-17/alu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52703097
git clone --depth 1 --no-tags https://github.com/daniroj1012/Controlador-Binario-BCD-7-segmentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53381666
git clone --depth 1 --no-tags https://github.com/Gorchakov1/Hard_Acceleration_Method_Viola_Jones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50103400
git clone --depth 1 --no-tags https://github.com/fabugo/lapidopacalamba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51412793
git clone --depth 1 --no-tags https://github.com/prescot801/fpga-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50823186
git clone --depth 1 --no-tags https://github.com/wdauwen/msp430-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50859149
git clone --depth 1 --no-tags https://github.com/amiraram/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50397638
git clone --depth 1 --no-tags https://github.com/arminvakil/NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50609942
git clone --depth 1 --no-tags https://github.com/samlnx03/teclados-ascii-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51164304
git clone --depth 1 --no-tags https://github.com/jfelts1/ArchitectureAndOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55389613
git clone --depth 1 --no-tags https://github.com/iamandi/EE278_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55331089
git clone --depth 1 --no-tags https://github.com/rododo-meow/fpga-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56859384
git clone --depth 1 --no-tags https://github.com/gary821018/MIPS_Pipieline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54019731
git clone --depth 1 --no-tags https://github.com/mfkiwl/ajardsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54345452
git clone --depth 1 --no-tags https://github.com/Harukine/LineMakerBreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54288438
git clone --depth 1 --no-tags https://github.com/ChiWeiHsiao/pac-man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54822242
git clone --depth 1 --no-tags https://github.com/tatparya/ECE337_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54855795
git clone --depth 1 --no-tags https://github.com/hardik-manocha/Hybrid-Communication-protocol--UART---SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55477978
git clone --depth 1 --no-tags https://github.com/odriverobotics/ODriveHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60125099
git clone --depth 1 --no-tags https://github.com/Juniper/open-register-design-tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61146698
git clone --depth 1 --no-tags https://github.com/zeldin/iceGDROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65130174
git clone --depth 1 --no-tags https://github.com/chriz2600/DreamcastHDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64120602
git clone --depth 1 --no-tags https://github.com/cliffordwolf/PonyLink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62640215
git clone --depth 1 --no-tags https://github.com/azonenberg/antikernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65697682
git clone --depth 1 --no-tags https://github.com/danshanley/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57984242
git clone --depth 1 --no-tags https://github.com/mcmayer/iCE40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60400534
git clone --depth 1 --no-tags https://github.com/nesl/ice40_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58590582
git clone --depth 1 --no-tags https://github.com/nxbyte/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59604012
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeSDR-USB_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57292002
git clone --depth 1 --no-tags https://github.com/waynezv/FPGA_Ultrasound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57026156
git clone --depth 1 --no-tags https://github.com/wingel/sds7102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63437707
git clone --depth 1 --no-tags https://github.com/Obijuan/ACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64777357
git clone --depth 1 --no-tags https://github.com/FAST-Switch/fast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67378252
git clone --depth 1 --no-tags https://github.com/rsnikhil/RISCV_Piccolo_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62831252
git clone --depth 1 --no-tags https://github.com/FPGAwars/apio-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56981735
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeSDR-PCIe_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60646878
git clone --depth 1 --no-tags https://github.com/abbas-rahimi/HDC-Language-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57858851
git clone --depth 1 --no-tags https://github.com/matrix-io/matrix-creator-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63374690
git clone --depth 1 --no-tags https://github.com/Wujh1995/Verilog-VGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59757164
git clone --depth 1 --no-tags https://github.com/HeavyPixels/QuickSilverNEO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59990627
git clone --depth 1 --no-tags https://github.com/bangonkali/sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59663214
git clone --depth 1 --no-tags https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57390935
git clone --depth 1 --no-tags https://github.com/julbouln/dvi_lvds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66782388
git clone --depth 1 --no-tags https://github.com/KestrelComputer/polaris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61444480
git clone --depth 1 --no-tags https://github.com/muzilinxi90/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57006638
git clone --depth 1 --no-tags https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60195459
git clone --depth 1 --no-tags https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57926481
git clone --depth 1 --no-tags https://github.com/deepvyas/Verilog-Snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67630563
git clone --depth 1 --no-tags https://github.com/MorrisMA/1PPS-DPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64055119
git clone --depth 1 --no-tags https://github.com/HaleLu/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58817673
git clone --depth 1 --no-tags https://github.com/old-NWTC/TurbSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62676001
git clone --depth 1 --no-tags https://github.com/tinylic/ASIC-FPGA-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61416763
git clone --depth 1 --no-tags https://github.com/akhan3/async-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60336573
git clone --depth 1 --no-tags https://github.com/kactus2/ipxactexamplelib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58632468
git clone --depth 1 --no-tags https://github.com/crboth/LDPC_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67745340
git clone --depth 1 --no-tags https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57953163
git clone --depth 1 --no-tags https://github.com/ameyk1/Fast-Fourier-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59761218
git clone --depth 1 --no-tags https://github.com/rossmacarthur/mawg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63682045
git clone --depth 1 --no-tags https://github.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62459163
git clone --depth 1 --no-tags https://github.com/CospanDesign/verilog_ppfifo_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57902710
