// Seed: 2301692219
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3
);
  assign id_0 = id_1;
  id_5 :
  assert property (@(posedge id_3) id_3)
  else $unsigned(48);
  ;
  id_6 :
  assert property (@(negedge id_3) id_2)
  else $signed(92);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input uwire id_13
);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9
  );
endmodule
