
---------- Begin Simulation Statistics ----------
final_tick                                 3749807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728936                       # Number of bytes of host memory used
host_op_rate                                   342621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.23                       # Real time elapsed on the host
host_tick_rate                               55774028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753957                       # Number of instructions simulated
sim_ops                                      23035107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003750                       # Number of seconds simulated
sim_ticks                                  3749807000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12219745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9783074                       # number of cc regfile writes
system.cpu.committedInsts                    11753957                       # Number of Instructions Simulated
system.cpu.committedOps                      23035107                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.638050                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.638050                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463622                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332216                       # number of floating regfile writes
system.cpu.idleCycles                          129711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121998                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435144                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.389352                       # Inst execution rate
system.cpu.iew.exec_refs                      4907480                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  487966                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4698287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12437                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717737                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27285891                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4372205                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            281640                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25418835                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1993                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                100760                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116774                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                105085                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            303                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41384                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80614                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33883882                       # num instructions consuming a value
system.cpu.iew.wb_count                      25253121                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627587                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21265091                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.367256                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25295273                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31874390                       # number of integer regfile reads
system.cpu.int_regfile_writes                19227565                       # number of integer regfile writes
system.cpu.ipc                               1.567275                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.567275                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165766      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17456535     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18967      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630589      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198411      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324128      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55468      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98693      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49208      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554649      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              371173      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866288      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178894      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25700475                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4663411                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9186954                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510444                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5042614                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      292277                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011372                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  125944     43.09%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.10%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     81      0.03%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   122      0.04%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               160      0.05%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23787      8.14%     51.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1411      0.48%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            136841     46.82%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3649      1.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21163575                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49888995                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20742677                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26494317                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27283657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25700475                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2234                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4250778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12818                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2035                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6386582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7369904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.487220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.388181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1418368     19.25%     19.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              403238      5.47%     24.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              533917      7.24%     31.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1222928     16.59%     48.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1274469     17.29%     65.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              845703     11.48%     77.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              827867     11.23%     88.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480286      6.52%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              363128      4.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7369904                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.426906                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283452                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           232652                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4698287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717737                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9779535                       # number of misc regfile reads
system.cpu.numCycles                          7499615                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       260961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2033                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       300224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       300224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4690                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5725000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24849250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       384232                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                391951                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       318336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16178240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16496576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              31                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           131022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 131015     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             131022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          257249500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192372998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4116998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               125338                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 961                       # number of overall hits
system.l2.overall_hits::.cpu.data              125338                       # number of overall hits
system.l2.overall_hits::total                  126299                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1782                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4692                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140467500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    223419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        363887000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140467500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    223419500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       363887000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           128248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          128248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.649654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.649654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78825.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76776.460481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77554.774084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78825.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76776.460481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77554.774084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4691                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    316927500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    316927500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.649654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.649654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035812                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68831.369248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66782.399450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67560.754637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68831.369248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66782.399450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67560.754637                       # average overall mshr miss latency
system.l2.replacements                             29                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       124537                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124537                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       124537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    201034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         11059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.240257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.240257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75662.213022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75662.213022                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    174464500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    174464500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.240257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.240257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65662.213022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65662.213022                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140467500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140467500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.649654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.649654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78825.757576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78825.757576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1782                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1782                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.649654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.649654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68831.369248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68831.369248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        116936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            116936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88478.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88478.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78593.253968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78593.253968                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.445998                       # Cycle average of tags in use
system.l2.tags.total_refs                      260952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.628224                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.619548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1587.836656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2506.989793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.096914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.153015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.284546                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    526599                       # Number of tag accesses
system.l2.tags.data_accesses                   526599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4690                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  300160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3749718000                       # Total gap between requests
system.mem_ctrls.avgGap                     799343.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       113984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 30397297.780925791711                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 49649488.627014674246                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1781                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            1                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49435250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     74976250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27757.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25773.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       113984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        300160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       113984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total           64                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1781                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     30397298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     49649489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80046786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     30397298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     30397298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        17068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           17068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        17068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     30397298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     49649489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        80063854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4690                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36474000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          124411500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7776.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26526.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3824                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          855                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   348.818713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   222.526376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   316.440247                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          235     27.49%     27.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          190     22.22%     49.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          115     13.45%     63.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           75      8.77%     71.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           68      7.95%     79.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           35      4.09%     83.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           33      3.86%     87.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      2.11%     89.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           86     10.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          855                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.046786                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1362405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14094360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    280911390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1203369120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1797992355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.489306                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3125775000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    125060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    498972000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3570000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1882320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19392240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    315496710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1174244640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1810227750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.752246                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3049698750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    125060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    575048250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116774                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1135168                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  634068                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            651                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4247752                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1235491                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28304717                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1916                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 479083                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 229355                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 324717                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27328                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37102159                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69003071                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36639933                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946128                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398833                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6703320                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2803883                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       750253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           750253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       750253                       # number of overall hits
system.cpu.icache.overall_hits::total          750253                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3814                       # number of overall misses
system.cpu.icache.overall_misses::total          3814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208425000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208425000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208425000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208425000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54647.351862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54647.351862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54647.351862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54647.351862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          817                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2232                       # number of writebacks
system.cpu.icache.writebacks::total              2232                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1069                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1069                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1069                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1069                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2745                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2745                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2745                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2745                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154770500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154770500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003640                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003640                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003640                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003640                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56382.695811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56382.695811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56382.695811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56382.695811                       # average overall mshr miss latency
system.cpu.icache.replacements                   2232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       750253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          750253                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208425000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208425000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54647.351862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54647.351862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1069                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56382.695811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56382.695811                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.574570                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            274.415816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.574570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3019012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3019012                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       80028                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  613209                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  542                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 303                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 263150                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  328                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464922                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535946                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           325                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           270                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      754476                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           569                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   800468                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1813725                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4026120                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                612817                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116774                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390547                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2897                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28891606                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11585                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31692249                       # The number of ROB reads
system.cpu.rob.writes                        55058639                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3747463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3747463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3749567                       # number of overall hits
system.cpu.dcache.overall_hits::total         3749567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1089303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1089303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1089903                       # number of overall misses
system.cpu.dcache.overall_misses::total       1089903                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9661798997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9661798997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9661798997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9661798997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4836766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4836766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4839470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4839470                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8869.707507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8869.707507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8864.824665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8864.824665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7970                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.454330                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       124537                       # number of writebacks
system.cpu.dcache.writebacks::total            124537                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       961469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       961469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       961469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       961469                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128248                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1730531997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1730531997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1735572997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1735572997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026500                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13537.337461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13537.337461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13532.943960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13532.943960                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127736                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3303271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3303271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1078240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1078240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9343727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9343727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4381511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4381511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8665.720990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8665.720990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       961464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       961464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1423634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1423634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12191.152292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12191.152292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    318071997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    318071997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28750.971436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28750.971436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    306897997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    306897997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27753.481371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27753.481371                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.221893                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.221893                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5041000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5041000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12176.328502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12176.328502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.192549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3877815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.236846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.192549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19486128                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19486128                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3749807000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3092281                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2929139                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117526                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2547596                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543391                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834942                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37106                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11941                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8727                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3214                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4197435                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115052                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6779396                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.397811                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.547875                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2541759     37.49%     37.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          823817     12.15%     49.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          408349      6.02%     55.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          249457      3.68%     59.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          256902      3.79%     63.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55891      0.82%     63.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           63500      0.94%     64.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79610      1.17%     66.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2300111     33.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6779396                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753957                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035107                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539665                       # Number of memory references committed
system.cpu.commit.loads                       4085078                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257295                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468209                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134212      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318876     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245176      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286836      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035107                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2300111                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753957                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035107                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             856111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15965843                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3092281                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2589224                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6391360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239146                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  366                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2442                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754069                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7369904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.130355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.401056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1845804     25.05%     25.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67877      0.92%     25.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1842575     25.00%     50.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128748      1.75%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   163875      2.22%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114648      1.56%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   182861      2.48%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212984      2.89%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2810532     38.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7369904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.412325                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.128888                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
