{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734986407660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986407661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:40:07 2024 " "Processing started: Mon Dec 23 15:40:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986407661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986407661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_controller -c pwm_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986407661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734986407917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734986407917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_controller.v(63) " "Verilog HDL information at pwm_controller.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_controller.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734986413543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986413545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/n_bit_register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986413547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_counter " "Found entity 1: n_bit_counter" {  } { { "n_bit_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/n_bit_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986413548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twobyonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 twobyonemux " "Found entity 1: twobyonemux" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986413549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986413549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_controller " "Elaborating entity \"pwm_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734986413577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:counter " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:counter\"" {  } { { "pwm_controller.v" "counter" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986413599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(65) " "Verilog HDL assignment warning at up_down_counter.v(65): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734986413601 "|up_down_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(86) " "Verilog HDL assignment warning at up_down_counter.v(86): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734986413601 "|up_down_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobyonemux twobyonemux:output_mux " "Elaborating entity \"twobyonemux\" for hierarchy \"twobyonemux:output_mux\"" {  } { { "pwm_controller.v" "output_mux" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986413601 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_output twobyonemux.v(21) " "Verilog HDL Always Construct warning at twobyonemux.v(21): inferring latch(es) for variable \"out_output\", which holds its previous value in one or more paths through the always construct" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[0\] twobyonemux.v(25) " "Inferred latch for \"out_output\[0\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[1\] twobyonemux.v(25) " "Inferred latch for \"out_output\[1\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[2\] twobyonemux.v(25) " "Inferred latch for \"out_output\[2\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[3\] twobyonemux.v(25) " "Inferred latch for \"out_output\[3\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[4\] twobyonemux.v(25) " "Inferred latch for \"out_output\[4\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[5\] twobyonemux.v(25) " "Inferred latch for \"out_output\[5\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[6\] twobyonemux.v(25) " "Inferred latch for \"out_output\[6\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[7\] twobyonemux.v(25) " "Inferred latch for \"out_output\[7\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986413603 "|twobyonemux"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1734986413757 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1734986413757 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734986413940 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[1\] up_down_counter:counter\|reg_count_value\[1\]~_emulated up_down_counter:counter\|reg_count_value\[1\]~1 " "Register \"up_down_counter:counter\|reg_count_value\[1\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[1\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[1\]~1\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[2\] up_down_counter:counter\|reg_count_value\[2\]~_emulated up_down_counter:counter\|reg_count_value\[2\]~5 " "Register \"up_down_counter:counter\|reg_count_value\[2\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[2\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[2\]~5\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[3\] up_down_counter:counter\|reg_count_value\[3\]~_emulated up_down_counter:counter\|reg_count_value\[3\]~9 " "Register \"up_down_counter:counter\|reg_count_value\[3\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[3\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[3\]~9\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[4\] up_down_counter:counter\|reg_count_value\[4\]~_emulated up_down_counter:counter\|reg_count_value\[4\]~13 " "Register \"up_down_counter:counter\|reg_count_value\[4\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[4\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[4\]~13\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[5\] up_down_counter:counter\|reg_count_value\[5\]~_emulated up_down_counter:counter\|reg_count_value\[5\]~17 " "Register \"up_down_counter:counter\|reg_count_value\[5\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[5\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[5\]~17\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[6\] up_down_counter:counter\|reg_count_value\[6\]~_emulated up_down_counter:counter\|reg_count_value\[6\]~21 " "Register \"up_down_counter:counter\|reg_count_value\[6\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[6\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[6\]~21\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[7\] up_down_counter:counter\|reg_count_value\[7\]~_emulated up_down_counter:counter\|reg_count_value\[7\]~25 " "Register \"up_down_counter:counter\|reg_count_value\[7\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[7\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[7\]~25\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[0\] up_down_counter:counter\|reg_count_value\[0\]~_emulated up_down_counter:counter\|reg_count_value\[0\]~29 " "Register \"up_down_counter:counter\|reg_count_value\[0\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[0\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[0\]~29\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986413947 "|pwm_controller|up_down_counter:counter|reg_count_value[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1734986413947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734986414016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986414220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734986414362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986414362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734986414415 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734986414415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734986414415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734986414415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986414440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:40:14 2024 " "Processing ended: Mon Dec 23 15:40:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986414440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986414440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986414440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986414440 ""}
