Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_24.v" into library work
Parsing module <shift_24>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_22.v" into library work
Parsing module <cmp_22>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_23.v" into library work
Parsing module <boole_23>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_21.v" into library work
Parsing module <add_21>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" into library work
Parsing module <rom_16>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_18.v" into library work
Parsing module <register_18>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_12.v" into library work
Parsing module <mux_5_12>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_11.v" into library work
Parsing module <mux_3_11>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_13.v" into library work
Parsing module <mux_2_13>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_17.v" into library work
Parsing module <alu_17>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" into library work
Parsing module <emulator_10>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edge_detector_2>.

Elaborating module <emulator_10>.

Elaborating module <mux_3_11>.

Elaborating module <mux_5_12>.

Elaborating module <mux_2_13>.

Elaborating module <rom_16>.
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 89: case condition never applies

Elaborating module <alu_17>.

Elaborating module <add_21>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_17.v" Line 31: Assignment to M_myAdd_led ignored, since the identifier is never used

Elaborating module <cmp_22>.

Elaborating module <boole_23>.

Elaborating module <shift_24>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 115: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 116: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 117: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <register_18>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<20:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <M_counter_q>.
    Found 6-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 44                                             |
    | Transitions        | 160                                            |
    | Inputs             | 18                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_counter_q[27]_GND_1_o_add_0_OUT> created at line 213.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 192
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 192
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 192
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 192
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 192
    Found 1-bit tristate buffer for signal <avr_rx> created at line 192
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <emulator_10>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 110: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 110: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 110: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emulator_10> synthesized.

Synthesizing Unit <mux_3_11>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_11.v".
    Summary:
	no macro.
Unit <mux_3_11> synthesized.

Synthesizing Unit <mux_5_12>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_12.v".
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_12> synthesized.

Synthesizing Unit <mux_2_13>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_13.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_13> synthesized.

Synthesizing Unit <rom_16>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v".
    Found 64x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <rom_16> synthesized.

Synthesizing Unit <alu_17>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_17.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_17.v" line 27: Output port <led> of the instance <myAdd> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 92.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_17> synthesized.

Synthesizing Unit <add_21>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_21.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led<5:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 36.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <n0029> created at line 40.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <v> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_21> synthesized.

Synthesizing Unit <cmp_22>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_22.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_22> synthesized.

Synthesizing Unit <boole_23>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_23.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <c<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boole_23> synthesized.

Synthesizing Unit <shift_24>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_24.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <b[15]_a[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <b[15]_a[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_24> synthesized.

Synthesizing Unit <register_18>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_18.v".
    Found 16-bit register for signal <M_reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <register_18> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 8
 16-bit register                                       : 3
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rom_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <rom_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 001101 | 000001
 011000 | 000011
 100111 | 000010
 010011 | 000110
 010100 | 000111
 010101 | 000101
 010110 | 000100
 100000 | 001100
 100001 | 001101
 100010 | 001111
 100011 | 001110
 100100 | 001010
 100101 | 001011
 110011 | 001001
 110100 | 001000
 110101 | 011000
 110110 | 011001
 110111 | 011011
 111000 | 011010
 111001 | 011110
 111010 | 011111
 111011 | 011101
 111100 | 011100
 000011 | 010100
 111110 | 010101
 000001 | 010111
 001110 | 010110
 001111 | 010010
 010000 | 010011
 010001 | 010001
 010010 | 010000
 000010 | 110000
 001010 | 110001
 001011 | 110011
 001000 | 110010
 001001 | 110110
 011001 | 110111
 011010 | 110101
 011011 | 110100
 011100 | 111100
 011101 | 111101
 011110 | 111111
 011111 | 111110
--------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <emulator_10> ...

Optimizing unit <alu_17> ...

Optimizing unit <register_18> ...
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 7.
FlipFlop M_counter_q_27 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd5 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd6 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 558
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 10
#      LUT3                        : 53
#      LUT4                        : 25
#      LUT5                        : 95
#      LUT6                        : 212
#      MUXCY                       : 57
#      MUXF7                       : 12
#      VCC                         : 2
#      XORCY                       : 60
# FlipFlops/Latches                : 95
#      FD                          : 8
#      FDR                         : 49
#      FDRE                        : 34
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 9
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  11440     0%  
 Number of Slice LUTs:                  424  out of   5720     7%  
    Number used as Logic:               424  out of   5720     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    485
   Number with an unused Flip Flop:     390  out of    485    80%  
   Number with an unused LUT:            61  out of    485    12%  
   Number of fully used LUT-FF pairs:    34  out of    485     7%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  60  out of    102    58%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.691ns (Maximum Frequency: 73.041MHz)
   Minimum input arrival time before clock: 8.158ns
   Maximum output required time after clock: 6.422ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.691ns (frequency: 73.041MHz)
  Total number of paths / destination ports: 891406 / 203
-------------------------------------------------------------------------
Delay:               13.691ns (Levels of Logic = 12)
  Source:            M_state_q_FSM_FFd5_1 (FF)
  Destination:       M_state_q_FSM_FFd6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.271  M_state_q_FSM_FFd5_1 (M_state_q_FSM_FFd5_1)
     LUT6:I1->O            1   0.254   0.682  _n0469<5>1_1 (_n0469<5>1)
     LUT2:I1->O            3   0.254   0.766  Mmux_M_myGame_asel2_SW0 (N3)
     LUT6:I5->O            8   0.254   0.944  Mmux_M_myGame_asel2_1 (Mmux_M_myGame_asel2)
     begin scope: 'myGame:asel<0>'
     begin scope: 'myGame/muxA:sel<0>'
     LUT5:I4->O           12   0.254   1.068  Mmux_out11_1 (Mmux_out11)
     end scope: 'myGame/muxA:Mmux_out11'
     begin scope: 'myGame/myalu:Mmux_out11'
     begin scope: 'myGame/myalu/myAdd:Mmux_out11'
     DSP48A1:B0->M7        1   3.894   0.682  Mmult_n0029 (n0029<7>)
     LUT5:I4->O            1   0.254   1.137  Mmux_c141 (c<7>)
     end scope: 'myGame/myalu/myAdd:c<7>'
     LUT6:I0->O            3   0.254   0.874  Mmux_c319 (Mmux_c318)
     end scope: 'myGame/myalu:Mmux_c318'
     begin scope: 'myGame/muxBoard:Mmux_c318'
     LUT6:I4->O            1   0.250   0.000  out<0>1 (out<0>)
     end scope: 'myGame/muxBoard:out<0>'
     begin scope: 'myGame/board:value<0>'
     FDRE:D                    0.074          M_reg_q_0
    ----------------------------------------
    Total                     13.691ns (6.267ns logic, 7.424ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 297 / 52
-------------------------------------------------------------------------
Offset:              8.158ns (Levels of Logic = 9)
  Source:            io_button<3> (PAD)
  Destination:       M_state_q_FSM_FFd6 (FF)
  Destination Clock: clk rising

  Data Path: io_button<3> to M_state_q_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  io_button_3_IBUF (io_button_3_IBUF)
     begin scope: 'l:in'
     LUT2:I0->O            3   0.250   1.221  out1 (out)
     end scope: 'l:out'
     LUT6:I0->O            1   0.254   0.910  M_state_q_FSM_FFd6-In14 (M_state_q_FSM_FFd6-In14)
     LUT6:I3->O            1   0.235   0.000  M_state_q_FSM_FFd6-In15_G (N81)
     MUXF7:I1->O           3   0.175   1.042  M_state_q_FSM_FFd6-In15 (M_state_q_FSM_FFd6-In15)
     LUT5:I1->O            1   0.254   0.000  M_state_q_FSM_FFd6-In18_SW1_G (N63)
     MUXF7:I1->O           1   0.175   1.112  M_state_q_FSM_FFd6-In18_SW1 (N34)
     LUT6:I1->O            3   0.254   0.000  M_state_q_FSM_FFd6-In19 (M_state_q_FSM_FFd6-In)
     FDR:D                     0.074          M_state_q_FSM_FFd6
    ----------------------------------------
    Total                      8.158ns (2.999ns logic, 5.159ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 62 / 30
-------------------------------------------------------------------------
Offset:              6.422ns (Levels of Logic = 2)
  Source:            M_state_q_FSM_FFd2 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd2 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.525   1.788  M_state_q_FSM_FFd2 (M_state_q_FSM_FFd2)
     LUT5:I0->O            8   0.254   0.943  led<1>1 (led_1_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      6.422ns (3.691ns logic, 2.731ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.691|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.33 secs
 
--> 

Total memory usage is 252000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    6 (   0 filtered)

