

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Oct 28 16:02:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.276 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|  1674 ~ 8390922|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_last_0_099 = alloca i32 1"   --->   Operation 17 'alloca' 'in_pkts_last_0_099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_096 = alloca i32 1"   --->   Operation 18 'alloca' 'in_pkts_keep_0_096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_097 = alloca i32 1"   --->   Operation 19 'alloca' 'in_pkts_strb_0_097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_user_0_098 = alloca i32 1"   --->   Operation 20 'alloca' 'in_pkts_user_0_098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0101 = alloca i32 1"   --->   Operation 21 'alloca' 'in_pkts_id_0_0101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0102 = alloca i32 1"   --->   Operation 22 'alloca' 'in_pkts_dest_0_0102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_data_0_05 = alloca i32 1"   --->   Operation 23 'alloca' 'in_pkts_data_0_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_data_1_06 = alloca i32 1"   --->   Operation 24 'alloca' 'in_pkts_data_1_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_data_2_07 = alloca i32 1"   --->   Operation 25 'alloca' 'in_pkts_data_2_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_data_3_08 = alloca i32 1"   --->   Operation 26 'alloca' 'in_pkts_data_3_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc = alloca i64 1"   --->   Operation 27 'alloca' 'out_pkts_keep_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc = alloca i64 1"   --->   Operation 28 'alloca' 'out_pkts_strb_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_pkts_user_loc = alloca i64 1"   --->   Operation 29 'alloca' 'out_pkts_user_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_pkts_last_loc = alloca i64 1"   --->   Operation 30 'alloca' 'out_pkts_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_pkts_last_3_1_loc = alloca i64 1"   --->   Operation 31 'alloca' 'in_pkts_last_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_pkts_id_loc = alloca i64 1"   --->   Operation 32 'alloca' 'out_pkts_id_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc = alloca i64 1"   --->   Operation 33 'alloca' 'out_pkts_dest_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'in_pkts_data_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'in_pkts_data_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'in_pkts_data_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'in_pkts_data_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [src/RNI.cpp:14]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8" [src/RNI.cpp:25]   --->   Operation 56 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_7" [src/RNI.cpp:25]   --->   Operation 57 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_27_2" [src/RNI.cpp:25]   --->   Operation 58 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_pkts_last_0_099_load = load i1 %in_pkts_last_0_099"   --->   Operation 59 'load' 'in_pkts_last_0_099_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_096_load = load i4 %in_pkts_keep_0_096"   --->   Operation 60 'load' 'in_pkts_keep_0_096_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_097_load = load i4 %in_pkts_strb_0_097"   --->   Operation 61 'load' 'in_pkts_strb_0_097_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%in_pkts_user_0_098_load = load i2 %in_pkts_user_0_098"   --->   Operation 62 'load' 'in_pkts_user_0_098_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0101_load = load i5 %in_pkts_id_0_0101"   --->   Operation 63 'load' 'in_pkts_id_0_0101_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0102_load = load i6 %in_pkts_dest_0_0102"   --->   Operation 64 'load' 'in_pkts_dest_0_0102_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%in_pkts_data_0_05_load = load i32 %in_pkts_data_0_05"   --->   Operation 65 'load' 'in_pkts_data_0_05_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%in_pkts_data_1_06_load = load i32 %in_pkts_data_1_06"   --->   Operation 66 'load' 'in_pkts_data_1_06_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%in_pkts_data_2_07_load = load i32 %in_pkts_data_2_07"   --->   Operation 67 'load' 'in_pkts_data_2_07_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%in_pkts_data_3_08_load = load i32 %in_pkts_data_3_08"   --->   Operation 68 'load' 'in_pkts_data_3_08_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (4.39ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_27_2, i32 %in_pkts_data_3_08_load, i32 %in_pkts_data_2_07_load, i32 %in_pkts_data_1_06_load, i32 %in_pkts_data_0_05_load, i6 %in_pkts_dest_0_0102_load, i5 %in_pkts_id_0_0101_load, i1 %in_pkts_last_0_099_load, i2 %in_pkts_user_0_098_load, i4 %in_pkts_strb_0_097_load, i4 %in_pkts_keep_0_096_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i1 %in_pkts_last_3_1_loc, i1 %out_pkts_last_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 71 [1/2] (3.23ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_27_2, i32 %in_pkts_data_3_08_load, i32 %in_pkts_data_2_07_load, i32 %in_pkts_data_1_06_load, i32 %in_pkts_data_0_05_load, i6 %in_pkts_dest_0_0102_load, i5 %in_pkts_id_0_0101_load, i1 %in_pkts_last_0_099_load, i2 %in_pkts_user_0_098_load, i4 %in_pkts_strb_0_097_load, i4 %in_pkts_keep_0_096_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i1 %in_pkts_last_3_1_loc, i1 %out_pkts_last_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc_load = load i32 %in_pkts_data_3_1_loc"   --->   Operation 72 'load' 'in_pkts_data_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc_load = load i32 %in_pkts_data_2_1_loc"   --->   Operation 73 'load' 'in_pkts_data_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc_load = load i32 %in_pkts_data_1_1_loc"   --->   Operation 74 'load' 'in_pkts_data_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc_load = load i32 %in_pkts_data_0_1_loc"   --->   Operation 75 'load' 'in_pkts_data_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %in_pkts_data_3_1_loc_load"   --->   Operation 77 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %in_pkts_data_2_1_loc_load"   --->   Operation 78 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %in_pkts_data_1_1_loc_load"   --->   Operation 79 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %in_pkts_data_0_1_loc_load"   --->   Operation 80 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln30 = call void @input_layer, i16 %empty_46, i16 %empty_45, i16 %empty_44, i16 %empty_43, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:30]   --->   Operation 81 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln30 = call void @input_layer, i16 %empty_46, i16 %empty_45, i16 %empty_44, i16 %empty_43, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:30]   --->   Operation 82 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_1, i16 %NEURONS_MEMBRANE"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_1, i16 %NEURONS_MEMBRANE"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_2, i16 %NEURONS_MEMBRANE"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_2, i16 %NEURONS_MEMBRANE"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_3, i16 %NEURONS_MEMBRANE"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_3, i16 %NEURONS_MEMBRANE"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_4, i16 %NEURONS_MEMBRANE"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP_4, i16 %NEURONS_MEMBRANE"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc_load = load i6 %out_pkts_dest_loc"   --->   Operation 91 'load' 'out_pkts_dest_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%out_pkts_id_loc_load = load i5 %out_pkts_id_loc"   --->   Operation 92 'load' 'out_pkts_id_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%out_pkts_last_loc_load = load i1 %out_pkts_last_loc"   --->   Operation 93 'load' 'out_pkts_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%out_pkts_user_loc_load = load i2 %out_pkts_user_loc"   --->   Operation 94 'load' 'out_pkts_user_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc_load = load i4 %out_pkts_strb_loc"   --->   Operation 95 'load' 'out_pkts_strb_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc_load = load i4 %out_pkts_keep_loc"   --->   Operation 96 'load' 'out_pkts_keep_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 97 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_38_3, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i1 %out_pkts_last_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln46 = store i1 %out_pkts_last_loc_load, i1 %in_pkts_last_0_099" [src/RNI.cpp:46]   --->   Operation 99 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/RNI.cpp:25]   --->   Operation 100 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%in_pkts_last_3_1_loc_load = load i1 %in_pkts_last_3_1_loc"   --->   Operation 101 'load' 'in_pkts_last_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/2] (3.25ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_38_3, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i1 %out_pkts_last_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %in_pkts_last_3_1_loc_load, void %if.end, void %while.end" [src/RNI.cpp:46]   --->   Operation 103 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %in_pkts_data_3_1_loc_load, i32 %in_pkts_data_3_08" [src/RNI.cpp:25]   --->   Operation 104 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_2_07" [src/RNI.cpp:25]   --->   Operation 105 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_1_06" [src/RNI.cpp:25]   --->   Operation 106 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_0_05" [src/RNI.cpp:25]   --->   Operation 107 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln25 = store i6 %out_pkts_dest_loc_load, i6 %in_pkts_dest_0_0102" [src/RNI.cpp:25]   --->   Operation 108 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln25 = store i5 %out_pkts_id_loc_load, i5 %in_pkts_id_0_0101" [src/RNI.cpp:25]   --->   Operation 109 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln25 = store i2 %out_pkts_user_loc_load, i2 %in_pkts_user_0_098" [src/RNI.cpp:25]   --->   Operation 110 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln25 = store i4 %out_pkts_strb_loc_load, i4 %in_pkts_strb_0_097" [src/RNI.cpp:25]   --->   Operation 111 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln25 = store i4 %out_pkts_keep_loc_load, i4 %in_pkts_keep_0_096" [src/RNI.cpp:25]   --->   Operation 112 'store' 'store_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_27_2" [src/RNI.cpp:25]   --->   Operation 113 'br' 'br_ln25' <Predicate = (!in_pkts_last_3_1_loc_load)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/RNI.cpp:51]   --->   Operation 114 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 4.391ns
The critical path consists of the following:
	'load' operation ('in_pkts_last_0_099_load') on local variable 'in_pkts_last_0_099' [61]  (0.000 ns)
	'call' operation ('call_ln0') to 'RNI_Pipeline_VITIS_LOOP_27_2' [73]  (4.391 ns)

 <State 3>: 3.238ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'RNI_Pipeline_VITIS_LOOP_27_2' [73]  (3.238 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 3.254ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'RNI_Pipeline_VITIS_LOOP_38_3' [96]  (3.254 ns)

 <State 16>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
