{
  "nodes":
  [
    {
      "name":"testInputSrcTask"
      , "id":27493
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27494
          , "type":"memtype"
          , "children":
          [
            {
              "name":"bundle"
              , "id":27495
              , "brief":"Implemented size:1536 bytes = (3 private copies) x (32 banks) x (2 words per bank) x (8 bytes per word) | Memory Usage:128 MLABs | Number of banks:32 | Bank width (word size):8 bytes | Bank depth:2 words | Number of replicates:1 | Number of private copies:3 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"292"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"260 bytes"
                  , "Implemented size":"1536 bytes = (3 private copies) x (32 banks) x (2 words per bank) x (8 bytes per word)"
                  , "Memory Usage":"128 MLABs"
                  , "Number of banks":"32"
                  , "Bank width (word size)":"8 bytes"
                  , "Bank depth":"2 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"3"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"main.cpp"
                          , "line":"290"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":292
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":27545
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27546
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27547
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27548
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":27549
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27550
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27551
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27552
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":27553
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27554
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27555
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27556
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":27557
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27558
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27559
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27560
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":27561
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27562
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27563
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27564
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":27565
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27566
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27567
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27568
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":27569
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27570
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27571
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27572
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":27573
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27574
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27575
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27576
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":27577
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27578
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27579
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27580
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":27581
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27582
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27583
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27584
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":27585
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27586
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27587
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27588
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":27589
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27590
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27591
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27592
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":27593
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27594
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27595
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27596
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":27597
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27598
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27599
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27600
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":27601
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27602
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27603
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27604
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":27605
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27606
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27607
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27608
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":27609
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27610
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27611
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27612
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":27613
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27614
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27615
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27616
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":27617
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27618
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27619
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27620
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":27621
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27622
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27623
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27624
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":27625
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27626
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27627
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27628
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":27629
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27630
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27631
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27632
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":27633
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27634
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27635
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27636
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":27637
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27638
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27639
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27640
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":27641
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27642
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27643
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27644
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":27645
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27646
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27647
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27648
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":27649
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27650
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27651
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27652
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":27653
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27654
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27655
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27656
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":27657
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27658
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27659
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27660
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":27661
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27662
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27663
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27664
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":27665
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27666
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27667
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27668
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":27669
                  , "brief":"Memory Usage:4 MLABs | Bank width:8 bytes | Bank depth:2 words | Implemented bank size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 MLABs"
                      , "Bank width":"8 bytes"
                      , "Bank depth":"2 words"
                      , "Implemented bank size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"main.cpp"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27670
                      , "padding":"0"
                      , "depth":"2"
                      , "brief":"Implemented size:48 bytes = (3 private copies) x (2 words) x (8 bytes per word) | Memory Usage:4 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"48 bytes = (3 private copies) x (2 words) x (8 bytes per word)"
                          , "Memory Usage":"4 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"main.cpp"
                                  , "line":"290"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27671
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27672
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8 bytes"
                            , "Depth per copy (including padding)":"2 words"
                            , "Number of private copies":"3"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'bundle' occupies memory words [0-32] and has 1 array element split across 32 memory words.</br>  Memory words [33-63] are unused padding."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to enable simultaneous execution of 3 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"main.cpp"
                                    , "line":"290"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>8</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":27496
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27497
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27498
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27499
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27500
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27501
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27502
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27503
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27504
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27505
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27506
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27507
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27508
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27509
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27510
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27511
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27512
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27513
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27514
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27515
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27516
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27517
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27518
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27519
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27520
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27521
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27522
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27523
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27524
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27525
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27526
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27527
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:bundle | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"bundle"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"322"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27528
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27529
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27530
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27531
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27532
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27533
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27534
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27535
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27536
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27537
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27538
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27539
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27540
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27541
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27542
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27543
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"302"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27544
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:bundle | Start cycle:216 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"bundle"
              , "Start cycle":"216"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"304"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"MakeUniqueTask0"
      , "id":27673
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27674
          , "type":"memtype"
          , "children":
          [
            {
              "name":"iBundle"
              , "id":27675
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"40"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":40
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oBundle"
              , "id":27676
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"46"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":46
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"MapKeyTask0"
      , "id":27677
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27678
          , "type":"memtype"
          , "children":
          [
            {
              "name":"__camKey"
              , "id":27679
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"67"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":67
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__camValid"
              , "id":27680
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"67"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":67
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"iBundle"
              , "id":27681
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"72"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":72
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oBundle"
              , "id":27682
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"78"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":78
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"idxOut,idxOut,idxOut,idxOut"
              , "id":27683
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"84"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":84
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"mappedOut"
              , "id":27684
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":85
                  }
                ]
              ]
              , "type":"unsynth"
            }
          ]
        }
      ]
    }
    , {
      "name":"TraiageMappingTask0"
      , "id":27685
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27686
          , "type":"memtype"
          , "children":
          [
            {
              "name":"inBundle"
              , "id":27687
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"117"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":117
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"goodBundle"
              , "id":27688
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"118"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":118
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"badBundle"
              , "id":27689
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"119"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":119
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"AggregateTask0"
      , "id":27690
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27691
          , "type":"memtype"
          , "children":
          [
            {
              "name":"__table"
              , "id":27692
              , "brief":"Implemented size:16 kilobytes = (16 banks) x (64 words per bank) x (16 bytes per word) | Memory Usage:64 RAMs | Number of banks:16 | Bank width (word size):16 bytes | Bank depth:64 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"16 kilobytes"
                  , "Implemented size":"16 kilobytes = (16 banks) x (64 words per bank) x (16 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Number of banks":"16"
                  , "Bank width (word size)":"16 bytes"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":155
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":27773
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27774
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27775
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27777
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":27779
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27780
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27781
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27783
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":27785
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27786
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27787
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27789
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":27791
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27792
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27793
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27795
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":27797
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27798
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27799
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27801
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":27803
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27804
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27805
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27807
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":27809
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27810
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27811
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27813
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":27815
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27816
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27817
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27819
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":27821
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27822
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27823
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27825
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":27827
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27828
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27829
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27831
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":27833
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27834
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27835
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27837
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":27839
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27840
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27841
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27843
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":27845
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27846
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27847
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27849
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":27851
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27852
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27853
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27855
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":27857
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27858
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27859
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27861
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":27863
                  , "brief":"Memory Usage:4 RAMs | Bank width:16 bytes | Bank depth:64 words | Implemented bank size:1024 bytes = (64 words) x (16 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"4 RAMs"
                      , "Bank width":"16 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"1024 bytes = (64 words) x (16 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":155
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27864
                      , "padding":"0"
                      , "depth":"64"
                      , "brief":"Implemented size:1024 bytes = (64 words) x (16 bytes per word) | Memory Usage:4 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (64 words) x (16 bytes per word)"
                          , "Memory Usage":"4 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":155
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27865
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27867
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable '__table' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"__deferred"
              , "id":27869
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":155
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__deferredIdx"
              , "id":27870
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":155
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"iBundle"
              , "id":27871
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tuples"
              , "id":27872
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"205"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":205
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"update,update,update,update"
              , "id":27873
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"frwd"
              , "id":27874
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"256"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":256
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"frwdVal,frwdVal,frwdVal,frwdVal"
              , "id":27875
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"257"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":257
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":27693
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27694
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27695
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27696
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27697
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27698
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27699
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27700
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27701
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27702
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27703
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27704
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27705
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27706
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27707
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27708
          , "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":283
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27709
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27710
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27711
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27712
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27713
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27714
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27715
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27716
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27717
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27718
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27719
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27720
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27721
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27722
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27723
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27724
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27725
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27726
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27727
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27728
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27729
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27730
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27731
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27732
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27733
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27734
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27735
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27736
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27737
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27738
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27739
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27740
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:__table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"__table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"206"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":326
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27741
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27742
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27743
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27744
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27745
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27746
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27747
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27748
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27749
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27750
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27751
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27752
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27753
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27754
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27755
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27756
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"233"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27757
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27758
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27759
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27760
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27761
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27762
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27763
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27764
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27765
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27766
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27767
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27768
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27769
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27770
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27771
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27772
          , "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:__table | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"__table"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                      , "line":"295"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"192"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"376"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":27776
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27778
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27782
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27784
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27788
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27790
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27794
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27796
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27800
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27802
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27806
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27808
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27812
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27814
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27818
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27820
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27824
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27826
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27830
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27832
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27836
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27838
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27842
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27844
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27848
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27850
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27854
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27856
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27860
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27862
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27866
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27868
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"MergeAndAggregateTask"
      , "id":27876
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":27877
          , "type":"memtype"
          , "children":
          [
            {
              "name":"table"
              , "id":27878
              , "brief":"Implemented size:2048 bytes = (4 banks) x (128 words per bank) x (4 bytes per word) | Memory Usage:4 RAMs | Number of banks:4 | Bank width (word size):4 bytes | Bank depth:128 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM), singlepump, simple_dual_port"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"258"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes = (4 banks) x (128 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"4 RAMs"
                  , "Number of banks":"4"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM), singlepump, simple_dual_port"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":258
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":27903
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27904
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":258
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27905
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27907
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":27909
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27910
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":258
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27911
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27913
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":27915
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27916
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":258
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27917
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27919
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":27921
                  , "brief":"Memory Usage:1 RAM | Bank width:4 bytes | Bank depth:128 words | Implemented bank size:512 bytes = (128 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"1 RAM"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"128 words"
                      , "Implemented bank size":"512 bytes = (128 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":258
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":27922
                      , "padding":"0"
                      , "depth":"128"
                      , "brief":"Implemented size:512 bytes = (128 words) x (4 bytes per word) | Memory Usage:1 RAM"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (128 words) x (4 bytes per word)"
                          , "Memory Usage":"1 RAM"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":258
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27923
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":27925
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"128 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'table' occupies memory words [0-511] and has 1 array element split across 4 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"eof"
              , "id":27927
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"273"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":273
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"bundle"
              , "id":27928
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"283"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":283
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":27879
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27880
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"7"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27881
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:2 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"2"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27882
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:7 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"7"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27883
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"366"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27884
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"366"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27885
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"366"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27886
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"366"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":366
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27887
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27888
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27889
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":27890
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:table | Start cycle:1 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"table"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"222"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":222
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27891
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27892
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27893
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27894
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:2 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"267"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":267
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27895
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27896
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27897
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27898
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"313"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27899
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27900
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27901
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":27902
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:table | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"table"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"237"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"360"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"442"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":27906
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27908
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27912
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27914
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27918
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27920
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27924
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":27926
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":27547
      , "to":27496
    }
    , {
      "from":27528
      , "to":27548
    }
    , {
      "from":27551
      , "to":27497
    }
    , {
      "from":27544
      , "to":27552
    }
    , {
      "from":27555
      , "to":27498
    }
    , {
      "from":27529
      , "to":27556
    }
    , {
      "from":27559
      , "to":27499
    }
    , {
      "from":27544
      , "to":27560
    }
    , {
      "from":27563
      , "to":27500
    }
    , {
      "from":27530
      , "to":27564
    }
    , {
      "from":27567
      , "to":27501
    }
    , {
      "from":27544
      , "to":27568
    }
    , {
      "from":27571
      , "to":27502
    }
    , {
      "from":27531
      , "to":27572
    }
    , {
      "from":27575
      , "to":27503
    }
    , {
      "from":27544
      , "to":27576
    }
    , {
      "from":27579
      , "to":27504
    }
    , {
      "from":27532
      , "to":27580
    }
    , {
      "from":27583
      , "to":27505
    }
    , {
      "from":27544
      , "to":27584
    }
    , {
      "from":27587
      , "to":27506
    }
    , {
      "from":27535
      , "to":27588
    }
    , {
      "from":27591
      , "to":27507
    }
    , {
      "from":27544
      , "to":27592
    }
    , {
      "from":27595
      , "to":27508
    }
    , {
      "from":27538
      , "to":27596
    }
    , {
      "from":27599
      , "to":27509
    }
    , {
      "from":27544
      , "to":27600
    }
    , {
      "from":27603
      , "to":27510
    }
    , {
      "from":27541
      , "to":27604
    }
    , {
      "from":27607
      , "to":27511
    }
    , {
      "from":27544
      , "to":27608
    }
    , {
      "from":27611
      , "to":27512
    }
    , {
      "from":27533
      , "to":27612
    }
    , {
      "from":27615
      , "to":27513
    }
    , {
      "from":27544
      , "to":27616
    }
    , {
      "from":27619
      , "to":27514
    }
    , {
      "from":27536
      , "to":27620
    }
    , {
      "from":27623
      , "to":27515
    }
    , {
      "from":27544
      , "to":27624
    }
    , {
      "from":27627
      , "to":27516
    }
    , {
      "from":27539
      , "to":27628
    }
    , {
      "from":27631
      , "to":27517
    }
    , {
      "from":27544
      , "to":27632
    }
    , {
      "from":27635
      , "to":27518
    }
    , {
      "from":27542
      , "to":27636
    }
    , {
      "from":27639
      , "to":27519
    }
    , {
      "from":27544
      , "to":27640
    }
    , {
      "from":27643
      , "to":27520
    }
    , {
      "from":27534
      , "to":27644
    }
    , {
      "from":27647
      , "to":27521
    }
    , {
      "from":27544
      , "to":27648
    }
    , {
      "from":27651
      , "to":27522
    }
    , {
      "from":27537
      , "to":27652
    }
    , {
      "from":27655
      , "to":27523
    }
    , {
      "from":27544
      , "to":27656
    }
    , {
      "from":27659
      , "to":27524
    }
    , {
      "from":27540
      , "to":27660
    }
    , {
      "from":27663
      , "to":27525
    }
    , {
      "from":27544
      , "to":27664
    }
    , {
      "from":27667
      , "to":27526
    }
    , {
      "from":27543
      , "to":27668
    }
    , {
      "from":27671
      , "to":27527
    }
    , {
      "from":27544
      , "to":27672
    }
    , {
      "from":27775
      , "to":27776
    }
    , {
      "from":27776
      , "to":27693
    }
    , {
      "from":27776
      , "to":27709
    }
    , {
      "from":27776
      , "to":27710
    }
    , {
      "from":27778
      , "to":27777
    }
    , {
      "from":27741
      , "to":27778
    }
    , {
      "from":27757
      , "to":27778
    }
    , {
      "from":27781
      , "to":27782
    }
    , {
      "from":27782
      , "to":27694
    }
    , {
      "from":27782
      , "to":27711
    }
    , {
      "from":27782
      , "to":27712
    }
    , {
      "from":27784
      , "to":27783
    }
    , {
      "from":27742
      , "to":27784
    }
    , {
      "from":27758
      , "to":27784
    }
    , {
      "from":27787
      , "to":27788
    }
    , {
      "from":27788
      , "to":27695
    }
    , {
      "from":27788
      , "to":27713
    }
    , {
      "from":27788
      , "to":27714
    }
    , {
      "from":27790
      , "to":27789
    }
    , {
      "from":27743
      , "to":27790
    }
    , {
      "from":27759
      , "to":27790
    }
    , {
      "from":27793
      , "to":27794
    }
    , {
      "from":27794
      , "to":27696
    }
    , {
      "from":27794
      , "to":27715
    }
    , {
      "from":27794
      , "to":27716
    }
    , {
      "from":27796
      , "to":27795
    }
    , {
      "from":27744
      , "to":27796
    }
    , {
      "from":27760
      , "to":27796
    }
    , {
      "from":27799
      , "to":27800
    }
    , {
      "from":27800
      , "to":27697
    }
    , {
      "from":27800
      , "to":27717
    }
    , {
      "from":27800
      , "to":27718
    }
    , {
      "from":27802
      , "to":27801
    }
    , {
      "from":27745
      , "to":27802
    }
    , {
      "from":27761
      , "to":27802
    }
    , {
      "from":27805
      , "to":27806
    }
    , {
      "from":27806
      , "to":27698
    }
    , {
      "from":27806
      , "to":27719
    }
    , {
      "from":27806
      , "to":27720
    }
    , {
      "from":27808
      , "to":27807
    }
    , {
      "from":27746
      , "to":27808
    }
    , {
      "from":27762
      , "to":27808
    }
    , {
      "from":27811
      , "to":27812
    }
    , {
      "from":27812
      , "to":27699
    }
    , {
      "from":27812
      , "to":27721
    }
    , {
      "from":27812
      , "to":27722
    }
    , {
      "from":27814
      , "to":27813
    }
    , {
      "from":27747
      , "to":27814
    }
    , {
      "from":27763
      , "to":27814
    }
    , {
      "from":27817
      , "to":27818
    }
    , {
      "from":27818
      , "to":27700
    }
    , {
      "from":27818
      , "to":27723
    }
    , {
      "from":27818
      , "to":27724
    }
    , {
      "from":27820
      , "to":27819
    }
    , {
      "from":27748
      , "to":27820
    }
    , {
      "from":27764
      , "to":27820
    }
    , {
      "from":27823
      , "to":27824
    }
    , {
      "from":27824
      , "to":27701
    }
    , {
      "from":27824
      , "to":27725
    }
    , {
      "from":27824
      , "to":27726
    }
    , {
      "from":27826
      , "to":27825
    }
    , {
      "from":27749
      , "to":27826
    }
    , {
      "from":27765
      , "to":27826
    }
    , {
      "from":27829
      , "to":27830
    }
    , {
      "from":27830
      , "to":27702
    }
    , {
      "from":27830
      , "to":27727
    }
    , {
      "from":27830
      , "to":27728
    }
    , {
      "from":27832
      , "to":27831
    }
    , {
      "from":27750
      , "to":27832
    }
    , {
      "from":27766
      , "to":27832
    }
    , {
      "from":27835
      , "to":27836
    }
    , {
      "from":27836
      , "to":27703
    }
    , {
      "from":27836
      , "to":27729
    }
    , {
      "from":27836
      , "to":27730
    }
    , {
      "from":27838
      , "to":27837
    }
    , {
      "from":27751
      , "to":27838
    }
    , {
      "from":27767
      , "to":27838
    }
    , {
      "from":27841
      , "to":27842
    }
    , {
      "from":27842
      , "to":27704
    }
    , {
      "from":27842
      , "to":27731
    }
    , {
      "from":27842
      , "to":27732
    }
    , {
      "from":27844
      , "to":27843
    }
    , {
      "from":27752
      , "to":27844
    }
    , {
      "from":27768
      , "to":27844
    }
    , {
      "from":27847
      , "to":27848
    }
    , {
      "from":27848
      , "to":27705
    }
    , {
      "from":27848
      , "to":27733
    }
    , {
      "from":27848
      , "to":27734
    }
    , {
      "from":27850
      , "to":27849
    }
    , {
      "from":27753
      , "to":27850
    }
    , {
      "from":27769
      , "to":27850
    }
    , {
      "from":27853
      , "to":27854
    }
    , {
      "from":27854
      , "to":27706
    }
    , {
      "from":27854
      , "to":27735
    }
    , {
      "from":27854
      , "to":27736
    }
    , {
      "from":27856
      , "to":27855
    }
    , {
      "from":27754
      , "to":27856
    }
    , {
      "from":27770
      , "to":27856
    }
    , {
      "from":27859
      , "to":27860
    }
    , {
      "from":27860
      , "to":27707
    }
    , {
      "from":27860
      , "to":27737
    }
    , {
      "from":27860
      , "to":27738
    }
    , {
      "from":27862
      , "to":27861
    }
    , {
      "from":27755
      , "to":27862
    }
    , {
      "from":27771
      , "to":27862
    }
    , {
      "from":27865
      , "to":27866
    }
    , {
      "from":27866
      , "to":27708
    }
    , {
      "from":27866
      , "to":27739
    }
    , {
      "from":27866
      , "to":27740
    }
    , {
      "from":27868
      , "to":27867
    }
    , {
      "from":27756
      , "to":27868
    }
    , {
      "from":27772
      , "to":27868
    }
    , {
      "from":27905
      , "to":27906
    }
    , {
      "from":27906
      , "to":27879
    }
    , {
      "from":27906
      , "to":27881
    }
    , {
      "from":27906
      , "to":27883
    }
    , {
      "from":27908
      , "to":27907
    }
    , {
      "from":27891
      , "to":27908
    }
    , {
      "from":27895
      , "to":27908
    }
    , {
      "from":27899
      , "to":27908
    }
    , {
      "from":27911
      , "to":27912
    }
    , {
      "from":27912
      , "to":27880
    }
    , {
      "from":27912
      , "to":27882
    }
    , {
      "from":27912
      , "to":27884
    }
    , {
      "from":27914
      , "to":27913
    }
    , {
      "from":27892
      , "to":27914
    }
    , {
      "from":27896
      , "to":27914
    }
    , {
      "from":27900
      , "to":27914
    }
    , {
      "from":27917
      , "to":27918
    }
    , {
      "from":27918
      , "to":27885
    }
    , {
      "from":27918
      , "to":27887
    }
    , {
      "from":27918
      , "to":27889
    }
    , {
      "from":27920
      , "to":27919
    }
    , {
      "from":27893
      , "to":27920
    }
    , {
      "from":27897
      , "to":27920
    }
    , {
      "from":27901
      , "to":27920
    }
    , {
      "from":27923
      , "to":27924
    }
    , {
      "from":27924
      , "to":27886
    }
    , {
      "from":27924
      , "to":27888
    }
    , {
      "from":27924
      , "to":27890
    }
    , {
      "from":27926
      , "to":27925
    }
    , {
      "from":27894
      , "to":27926
    }
    , {
      "from":27898
      , "to":27926
    }
    , {
      "from":27902
      , "to":27926
    }
  ]
}
