Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 21 11:42:02 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_methodology -file ElevatorEmulator_methodology_drc_routed.rpt -pb ElevatorEmulator_methodology_drc_routed.pb -rpx ElevatorEmulator_methodology_drc_routed.rpx
| Design       : ElevatorEmulator
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 16         |
| TIMING-18 | Warning  | Missing input or output delay | 20         |
| TIMING-20 | Warning  | Non-clocked latch             | 37         |
| TIMING-23 | Warning  | Combinational loop found      | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin EE_DispMod/ansel_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on RGB2_Blue relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on RGB2_Green relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[1] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[2] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[3] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[4] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[5] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[6] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch EE_DispMod/segments_reg[7] cannot be properly analyzed as its control pin EE_DispMod/segments_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch EE_FSMMod/door_ctl_reg cannot be properly analyzed as its control pin EE_FSMMod/door_ctl_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch EE_FSMMod/move_down_reg cannot be properly analyzed as its control pin EE_FSMMod/move_down_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch EE_FSMMod/move_up_reg cannot be properly analyzed as its control pin EE_FSMMod/move_up_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[1] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[2] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[3] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[4] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[5] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[6] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch EE_FileMod/down_requests_reg[7] cannot be properly analyzed as its control pin EE_FileMod/down_requests_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[0] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[1] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[2] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[3] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[4] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[5] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[6] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch EE_FileMod/stop_requests_reg[7] cannot be properly analyzed as its control pin EE_FileMod/stop_requests_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[0] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[1] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[2] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[3] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[4] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[5] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch EE_FileMod/up_requests_reg[6] cannot be properly analyzed as its control pin EE_FileMod/up_requests_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch curr_floor_reg[0] cannot be properly analyzed as its control pin curr_floor_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch curr_floor_reg[1] cannot be properly analyzed as its control pin curr_floor_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch curr_floor_reg[2] cannot be properly analyzed as its control pin curr_floor_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch curr_floor_reg[3] cannot be properly analyzed as its control pin curr_floor_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch last_move_reg cannot be properly analyzed as its control pin last_move_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between EE_FSMMod/last_move_reg_i_1/I2 and EE_FSMMod/last_move_reg_i_1/O to disable the timing loop
Related violations: <none>


