// Seed: 1305766054
module module_0 #(
    parameter id_6 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_1 = 0;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_6 = 1;
  assign id_5 = id_3;
  logic id_7[id_6 : -1];
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2
);
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output logic id_3,
    input tri id_4
);
  parameter id_6 = !1;
  wire id_7;
  assign id_1 = (-1);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
  always @(-1 == 1 or posedge 1) id_3 <= -1'h0;
  wire [-1 : 1] id_8;
endmodule
