Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 20:17:30 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line31/clk_10HZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.818        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.704ns (19.041%)  route 2.993ns (80.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.665     8.845    nolabel_line31/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.704ns (19.041%)  route 2.993ns (80.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.665     8.845    nolabel_line31/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.704ns (19.041%)  route 2.993ns (80.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.665     8.845    nolabel_line31/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.704ns (19.041%)  route 2.993ns (80.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.665     8.845    nolabel_line31/clear
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.371%)  route 2.930ns (80.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.602     8.782    nolabel_line31/clear
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[12]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line31/ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.371%)  route 2.930ns (80.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.602     8.782    nolabel_line31/clear
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line31/ms_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.371%)  route 2.930ns (80.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.602     8.782    nolabel_line31/clear
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line31/ms_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.371%)  route 2.930ns (80.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.602     8.782    nolabel_line31/clear
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line31/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.704ns (19.527%)  route 2.901ns (80.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.573     8.753    nolabel_line31/clear
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.704ns (19.527%)  route 2.901ns (80.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line31/ms_reg_reg[14]/Q
                         net (fo=5, routed)           1.276     6.879    nolabel_line31/ms_reg_reg[14]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.003 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=2, routed)           1.053     8.056    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=23, routed)          0.573     8.753    nolabel_line31/clear
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  5.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line31/ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line31/ms_reg_reg[15]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line31/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line31/ms_reg_reg[12]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line31/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line31/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.731    nolabel_line31/ms_reg_reg[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  nolabel_line31/ms_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.839    nolabel_line31/ms_reg_reg[0]_i_2_n_4
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line31/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.117     1.727    nolabel_line31/ms_reg_reg[19]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  nolabel_line31/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    nolabel_line31/ms_reg_reg[16]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line31/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line31/ms_reg_reg[7]/Q
                         net (fo=3, routed)           0.120     1.733    nolabel_line31/ms_reg_reg[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  nolabel_line31/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    nolabel_line31/ms_reg_reg[4]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line31/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line31/ms_reg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.727    nolabel_line31/ms_reg_reg[12]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  nolabel_line31/ms_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    nolabel_line31/ms_reg_reg[12]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line31/ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line31/ms_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     1.735    nolabel_line31/ms_reg_reg[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  nolabel_line31/ms_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line31/ms_reg_reg[0]_i_2_n_5
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line31/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/ms_reg_reg[18]/Q
                         net (fo=2, routed)           0.121     1.731    nolabel_line31/ms_reg_reg[18]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  nolabel_line31/ms_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    nolabel_line31/ms_reg_reg[16]_i_1_n_5
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line31/ms_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    nolabel_line31/clk
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line31/ms_reg_reg[20]/Q
                         net (fo=2, routed)           0.117     1.726    nolabel_line31/ms_reg_reg[20]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  nolabel_line31/ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    nolabel_line31/ms_reg_reg[20]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    nolabel_line31/clk
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line31/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/ms_reg_reg[16]/Q
                         net (fo=2, routed)           0.117     1.727    nolabel_line31/ms_reg_reg[16]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  nolabel_line31/ms_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    nolabel_line31/ms_reg_reg[16]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line31/ms_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line31/ms_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line31/ms_reg_reg[4]/Q
                         net (fo=2, routed)           0.117     1.730    nolabel_line31/ms_reg_reg[4]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  nolabel_line31/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    nolabel_line31/ms_reg_reg[4]_i_1_n_7
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line31/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line31/clk_10HZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   nolabel_line31/ms_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   nolabel_line31/ms_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   nolabel_line31/ms_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   nolabel_line31/ms_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   nolabel_line31/ms_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   nolabel_line31/ms_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   nolabel_line31/ms_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   nolabel_line31/ms_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/clk_10HZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/clk_10HZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   nolabel_line31/ms_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   nolabel_line31/ms_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/clk_10HZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/clk_10HZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/ms_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/ms_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   nolabel_line31/ms_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   nolabel_line31/ms_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   nolabel_line31/ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.631ns (56.275%)  route 3.599ns (43.725%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.838     1.316    nolabel_line31/nolabel_line45/d2_reg[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.295     1.611 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.852     2.463    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.150     2.613 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.522    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708     8.230 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.230    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.669ns (56.874%)  route 3.540ns (43.126%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.838     1.316    nolabel_line31/nolabel_line45/d2_reg[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.295     1.611 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.842     2.453    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.152     2.605 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     4.465    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     8.209 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.209    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.215ns (51.494%)  route 3.970ns (48.506%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.981     1.437    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     1.561 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.185     2.746    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.870 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.805     4.674    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.185 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.185    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.609ns (56.352%)  route 3.570ns (43.648%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/Q
                         net (fo=6, routed)           0.831     1.250    nolabel_line31/nolabel_line45/d0_reg_reg[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.299     1.549 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.818     2.366    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.153     2.519 r  nolabel_line31/nolabel_line45/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.441    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     8.180 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.180    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.426ns (56.825%)  route 3.363ns (43.175%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.838     1.316    nolabel_line31/nolabel_line45/d2_reg[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.295     1.611 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.852     2.463    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.260    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.789 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.789    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.378ns (56.852%)  route 3.322ns (43.148%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/Q
                         net (fo=6, routed)           0.831     1.250    nolabel_line31/nolabel_line45/d0_reg_reg[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.299     1.549 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.818     2.366    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.490 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.164    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.700 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.700    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.432ns (58.035%)  route 3.205ns (41.965%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.838     1.316    nolabel_line31/nolabel_line45/d2_reg[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.295     1.611 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.842     2.453    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.577 r  nolabel_line31/nolabel_line45/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.102    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.637 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.637    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 1.577ns (26.780%)  route 4.311ns (73.220%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           3.735     5.188    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.312 r  nolabel_line31/nolabel_line45/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     5.888    nolabel_line31/nolabel_line45/d1_reg[3]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 1.577ns (26.780%)  route 4.311ns (73.220%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           3.735     5.188    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.312 r  nolabel_line31/nolabel_line45/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     5.888    nolabel_line31/nolabel_line45/d1_reg[3]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 1.577ns (26.780%)  route 4.311ns (73.220%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           3.735     5.188    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.312 r  nolabel_line31/nolabel_line45/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     5.888    nolabel_line31/nolabel_line45/d1_reg[3]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  nolabel_line31/nolabel_line45/d0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    nolabel_line31/nolabel_line45/p_0_in[1]
    SLICE_X61Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  nolabel_line31/nolabel_line45/d0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line31/nolabel_line45/p_0_in[0]
    SLICE_X61Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  nolabel_line31/nolabel_line45/d0_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line31/nolabel_line45/p_0_in[3]
    SLICE_X61Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  nolabel_line31/nolabel_line45/d0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line31/nolabel_line45/p_0_in[2]
    SLICE_X61Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d2_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.184     0.325    nolabel_line31/nolabel_line45/d2_reg[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.370 r  nolabel_line31/nolabel_line45/d2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    nolabel_line31/nolabel_line45/d2_reg[1]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d2_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.189ns (50.623%)  route 0.184ns (49.377%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.184     0.325    nolabel_line31/nolabel_line45/d2_reg[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I2_O)        0.048     0.373 r  nolabel_line31/nolabel_line45/d2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line31/nolabel_line45/d2_reg[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  nolabel_line31/nolabel_line45/d2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d2_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    nolabel_line31/nolabel_line45/d2_reg[0]
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.377 r  nolabel_line31/nolabel_line45/d2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    nolabel_line31/nolabel_line45/d2_reg[0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/Q
                         net (fo=5, routed)           0.185     0.349    nolabel_line31/nolabel_line45/D3[1]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.043     0.392 r  nolabel_line31/nolabel_line45/d3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    nolabel_line31/nolabel_line45/p_0_in__1[2]
    SLICE_X60Y22         FDRE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/Q
                         net (fo=5, routed)           0.185     0.349    nolabel_line31/nolabel_line45/D3[1]
    SLICE_X60Y22         LUT4 (Prop_lut4_I2_O)        0.043     0.392 r  nolabel_line31/nolabel_line45/d3_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.392    nolabel_line31/nolabel_line45/p_0_in__1[3]
    SLICE_X60Y22         FDRE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/C
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/Q
                         net (fo=5, routed)           0.185     0.349    nolabel_line31/nolabel_line45/D3[1]
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  nolabel_line31/nolabel_line45/d3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    nolabel_line31/nolabel_line45/p_0_in__1[1]
    SLICE_X60Y22         FDRE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 4.436ns (52.681%)  route 3.985ns (47.319%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.885     7.797    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.148     7.945 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.909     9.854    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.563 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.563    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.474ns (53.206%)  route 3.935ns (46.794%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 f  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.883     7.795    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.150     7.945 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     9.806    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    13.550 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.550    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.471ns (53.217%)  route 3.931ns (46.783%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.818     7.730    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.153     7.883 r  nolabel_line31/nolabel_line45/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     9.805    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    13.544 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.544    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.215ns (51.222%)  route 4.014ns (48.778%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           1.024     6.621    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.745 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.185     7.930    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.054 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.859    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.370 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.370    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.233ns (53.031%)  route 3.749ns (46.969%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.885     7.797    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.921 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     9.594    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.124 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.124    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.240ns (53.513%)  route 3.683ns (46.487%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.818     7.730    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.854 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.528    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.064 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.064    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.239ns (54.082%)  route 3.599ns (45.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.191     6.788    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.883     7.795    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.919 r  nolabel_line31/nolabel_line45/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.445    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.980 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.980    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 4.314ns (55.867%)  route 3.408ns (44.133%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.190     6.787    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.152     6.939 r  nolabel_line31/nolabel_line44/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.218     9.157    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.706    12.862 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.862    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 4.318ns (63.392%)  route 2.494ns (36.608%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.830     6.427    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.148     6.575 r  nolabel_line31/nolabel_line44/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.239    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    11.953 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.953    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.103ns (60.869%)  route 2.638ns (39.131%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.141    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.830     6.427    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  nolabel_line31/nolabel_line44/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.359    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.882 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.882    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.386ns (69.212%)  route 0.617ns (30.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.224     1.831    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  nolabel_line31/nolabel_line44/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.269    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.469 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.469    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.457ns (71.329%)  route 0.586ns (28.671%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.224     1.831    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.046     1.877 r  nolabel_line31/nolabel_line44/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.239    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.509 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.509    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.464ns (70.534%)  route 0.612ns (29.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.277     1.884    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.046     1.930 r  nolabel_line31/nolabel_line44/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.265    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.542 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.542    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.410ns (67.797%)  route 0.670ns (32.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.277     1.884    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.929 r  nolabel_line31/nolabel_line44/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.322    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.546 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.546    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.467ns (64.470%)  route 0.808ns (35.531%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.270     1.877    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.922 f  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.258     2.180    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.225 r  nolabel_line31/nolabel_line45/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.506    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.742 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.742    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.467ns (63.290%)  route 0.851ns (36.710%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.270     1.877    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.257     2.179    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.224 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.548    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.785 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.785    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.461ns (62.506%)  route 0.876ns (37.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.270     1.877    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.278     2.200    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.245 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.574    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.804 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.804    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.443ns (60.837%)  route 0.929ns (39.163%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.403     2.010    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.055 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.140     2.194    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.239 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.626    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.838 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.838    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.527ns (61.797%)  route 0.944ns (38.204%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.270     1.877    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.258     2.180    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.047     2.227 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.643    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.294     3.937 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.937    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.506ns (60.814%)  route 0.970ns (39.186%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    nolabel_line31/nolabel_line44/clk
    SLICE_X62Y26         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.270     1.877    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.278     2.200    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.048     2.248 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.670    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.942 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.942    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 2.907ns (50.883%)  route 2.806ns (49.117%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.714 r  nolabel_line31/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.714    nolabel_line31/ms_reg_reg[20]_i_1_n_6
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 2.812ns (50.052%)  route 2.806ns (49.948%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.619 r  nolabel_line31/ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.619    nolabel_line31/ms_reg_reg[20]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[22]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.603ns  (logic 2.796ns (49.910%)  route 2.806ns (50.090%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.603 r  nolabel_line31/ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.603    nolabel_line31/ms_reg_reg[20]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X63Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 2.793ns (49.883%)  route 2.806ns (50.117%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.600 r  nolabel_line31/ms_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.600    nolabel_line31/ms_reg_reg[16]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[17]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 2.772ns (49.694%)  route 2.806ns (50.306%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.579 r  nolabel_line31/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.579    nolabel_line31/ms_reg_reg[16]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 2.698ns (49.018%)  route 2.806ns (50.982%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.505 r  nolabel_line31/ms_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.505    nolabel_line31/ms_reg_reg[16]_i_1_n_5
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 2.682ns (48.869%)  route 2.806ns (51.131%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.489 r  nolabel_line31/ms_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.489    nolabel_line31/ms_reg_reg[16]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 2.679ns (48.841%)  route 2.806ns (51.159%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.486 r  nolabel_line31/ms_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.486    nolabel_line31/ms_reg_reg[12]_i_1_n_6
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 2.658ns (48.645%)  route 2.806ns (51.355%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.465 r  nolabel_line31/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.465    nolabel_line31/ms_reg_reg[12]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 2.584ns (47.940%)  route 2.806ns (52.060%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.806     4.268    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.924 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.924    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  nolabel_line31/ms_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.391    nolabel_line31/ms_reg_reg[12]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.353ns (21.161%)  route 1.316ns (78.839%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.670 r  nolabel_line31/ms_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.670    nolabel_line31/ms_reg_reg[0]_i_2_n_6
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.344ns (20.415%)  route 1.342ns (79.586%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.342     1.572    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.617 r  nolabel_line31/ms_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     1.617    nolabel_line31/ms_reg[0]_i_9_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.687 r  nolabel_line31/ms_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.687    nolabel_line31/ms_reg_reg[0]_i_2_n_7
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.386ns (22.689%)  route 1.316ns (77.311%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.703 r  nolabel_line31/ms_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.703    nolabel_line31/ms_reg_reg[0]_i_2_n_5
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.406ns (23.587%)  route 1.316ns (76.413%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.723 r  nolabel_line31/ms_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.723    nolabel_line31/ms_reg_reg[0]_i_2_n_4
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.444ns (25.236%)  route 1.316ns (74.764%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.761 r  nolabel_line31/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.761    nolabel_line31/ms_reg_reg[4]_i_1_n_7
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.455ns (25.700%)  route 1.316ns (74.300%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.772 r  nolabel_line31/ms_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.772    nolabel_line31/ms_reg_reg[4]_i_1_n_5
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.480ns (26.734%)  route 1.316ns (73.266%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.797 r  nolabel_line31/ms_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.797    nolabel_line31/ms_reg_reg[4]_i_1_n_6
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.480ns (26.734%)  route 1.316ns (73.266%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.797 r  nolabel_line31/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    nolabel_line31/ms_reg_reg[4]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.483ns (26.856%)  route 1.316ns (73.144%))
  Logic Levels:           4  (CARRY4=3 IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.746 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.746    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.800 r  nolabel_line31/ms_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    nolabel_line31/ms_reg_reg[8]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.494ns (27.300%)  route 1.316ns (72.700%))
  Logic Levels:           4  (CARRY4=3 IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.316     1.546    nolabel_line31/sw_IBUF[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.707 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.707    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.746 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.746    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.811 r  nolabel_line31/ms_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    nolabel_line31/ms_reg_reg[8]_i_1_n_5
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/C





