
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	4029b0 <ferror@plt+0xd50>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 415000 <ferror@plt+0x133a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	stp	x29, x30, [sp, #-304]!
  401c74:	mov	x29, sp
  401c78:	stp	x19, x20, [sp, #16]
  401c7c:	adrp	x19, 416000 <ferror@plt+0x143a0>
  401c80:	adrp	x20, 405000 <ferror@plt+0x33a0>
  401c84:	stp	x21, x22, [sp, #32]
  401c88:	add	x20, x20, #0x45a
  401c8c:	adrp	x21, 405000 <ferror@plt+0x33a0>
  401c90:	stp	x23, x24, [sp, #48]
  401c94:	mov	w23, w0
  401c98:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401c9c:	stp	x25, x26, [sp, #64]
  401ca0:	add	x21, x21, #0x49a
  401ca4:	adrp	x24, 405000 <ferror@plt+0x33a0>
  401ca8:	stp	x27, x28, [sp, #80]
  401cac:	stp	d8, d9, [sp, #96]
  401cb0:	str	x1, [x29, #168]
  401cb4:	ldr	x1, [x19, #1040]
  401cb8:	str	x1, [x0, #984]
  401cbc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cc0:	mov	w0, #0x6                   	// #6
  401cc4:	add	x1, x1, #0x39e
  401cc8:	bl	401c50 <setlocale@plt>
  401ccc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cd0:	add	x1, x1, #0x448
  401cd4:	mov	x0, x20
  401cd8:	bl	4019c0 <bindtextdomain@plt>
  401cdc:	mov	x0, x20
  401ce0:	adrp	x20, 416000 <ferror@plt+0x143a0>
  401ce4:	bl	401ad0 <textdomain@plt>
  401ce8:	add	x20, x20, #0x238
  401cec:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401cf0:	add	x0, x0, #0x3bc
  401cf4:	bl	405098 <ferror@plt+0x3438>
  401cf8:	add	x22, x20, #0x18
  401cfc:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401d00:	fmov	d8, #2.000000000000000000e+00
  401d04:	ldr	d9, [x0, #1512]
  401d08:	ldr	x1, [x29, #168]
  401d0c:	mov	x3, x22
  401d10:	mov	x2, x21
  401d14:	mov	w0, w23
  401d18:	mov	x4, #0x0                   	// #0
  401d1c:	bl	401ae0 <getopt_long@plt>
  401d20:	cmn	w0, #0x1
  401d24:	b.ne	401d48 <ferror@plt+0xe8>  // b.any
  401d28:	adrp	x1, 416000 <ferror@plt+0x143a0>
  401d2c:	mov	x27, x1
  401d30:	ldr	w0, [x1, #1008]
  401d34:	cmp	w0, w23
  401d38:	b.lt	401ebc <ferror@plt+0x25c>  // b.tstop
  401d3c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401d40:	ldr	x0, [x0, #992]
  401d44:	b	401e64 <ferror@plt+0x204>
  401d48:	sub	w0, w0, #0x62
  401d4c:	cmp	w0, #0x16
  401d50:	b.hi	401d3c <ferror@plt+0xdc>  // b.pmore
  401d54:	add	x1, x24, #0x104
  401d58:	ldrb	w0, [x1, w0, uxtw]
  401d5c:	adr	x1, 401d68 <ferror@plt+0x108>
  401d60:	add	x0, x1, w0, sxtb #2
  401d64:	br	x0
  401d68:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401d6c:	add	x0, x0, #0x41c
  401d70:	ldr	w1, [x0, #80]
  401d74:	orr	w1, w1, #0x10
  401d78:	str	w1, [x0, #80]
  401d7c:	b	401d08 <ferror@plt+0xa8>
  401d80:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401d84:	add	x0, x0, #0x41c
  401d88:	ldr	w1, [x0, #80]
  401d8c:	orr	w1, w1, #0x20
  401d90:	b	401d78 <ferror@plt+0x118>
  401d94:	adrp	x1, 416000 <ferror@plt+0x143a0>
  401d98:	adrp	x3, 416000 <ferror@plt+0x143a0>
  401d9c:	add	x1, x1, #0x41c
  401da0:	ldr	x3, [x3, #1000]
  401da4:	ldr	w0, [x1, #80]
  401da8:	cmp	x3, #0x0
  401dac:	orr	w2, w0, #0x2
  401db0:	orr	w0, w0, #0x6
  401db4:	csel	w0, w0, w2, ne  // ne = any
  401db8:	str	w0, [x1, #80]
  401dbc:	b	401d08 <ferror@plt+0xa8>
  401dc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401dc4:	add	x0, x0, #0x41c
  401dc8:	ldr	w1, [x0, #80]
  401dcc:	orr	w1, w1, #0x40
  401dd0:	b	401d78 <ferror@plt+0x118>
  401dd4:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401dd8:	add	x0, x0, #0x41c
  401ddc:	ldr	w1, [x0, #80]
  401de0:	orr	w1, w1, #0x80
  401de4:	b	401d78 <ferror@plt+0x118>
  401de8:	str	wzr, [x20, #16]
  401dec:	b	401d08 <ferror@plt+0xa8>
  401df0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401df4:	add	x0, x0, #0x41c
  401df8:	ldr	w1, [x0, #80]
  401dfc:	orr	w1, w1, #0x8
  401e00:	b	401d78 <ferror@plt+0x118>
  401e04:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401e10:	add	x1, x1, #0x464
  401e14:	ldr	x25, [x0, #1000]
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	bl	401bb0 <dcgettext@plt>
  401e20:	mov	x1, x0
  401e24:	mov	x0, x25
  401e28:	bl	403130 <ferror@plt+0x14d0>
  401e2c:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401e30:	fmov	d8, d0
  401e34:	ldr	d0, [x0, #1520]
  401e38:	fcmpe	d8, d0
  401e3c:	b.mi	401eb4 <ferror@plt+0x254>  // b.first
  401e40:	fcmp	d8, d9
  401e44:	fcsel	d8, d8, d9, le
  401e48:	b	401d08 <ferror@plt+0xa8>
  401e4c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401e50:	mov	w1, #0x1                   	// #1
  401e54:	str	w1, [x0, #1136]
  401e58:	b	401d08 <ferror@plt+0xa8>
  401e5c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401e60:	ldr	x0, [x0, #1016]
  401e64:	bl	402c4c <ferror@plt+0xfec>
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401e70:	mov	x0, #0x0                   	// #0
  401e74:	add	x1, x1, #0x47d
  401e78:	bl	401bb0 <dcgettext@plt>
  401e7c:	ldr	x1, [x19, #1040]
  401e80:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401e84:	add	x2, x2, #0x489
  401e88:	bl	401be0 <printf@plt>
  401e8c:	mov	sp, x29
  401e90:	mov	w0, #0x0                   	// #0
  401e94:	ldp	x19, x20, [sp, #16]
  401e98:	ldp	x21, x22, [sp, #32]
  401e9c:	ldp	x23, x24, [sp, #48]
  401ea0:	ldp	x25, x26, [sp, #64]
  401ea4:	ldp	x27, x28, [sp, #80]
  401ea8:	ldp	d8, d9, [sp, #96]
  401eac:	ldp	x29, x30, [sp], #304
  401eb0:	ret
  401eb4:	fmov	d8, d0
  401eb8:	b	401d08 <ferror@plt+0xa8>
  401ebc:	sbfiz	x2, x0, #3, #32
  401ec0:	str	x2, [x29, #120]
  401ec4:	ldr	x2, [x29, #168]
  401ec8:	add	x2, x2, w0, sxtw #3
  401ecc:	add	w0, w0, #0x1
  401ed0:	str	w0, [x1, #1008]
  401ed4:	ldr	x1, [x29, #120]
  401ed8:	str	x2, [x29, #136]
  401edc:	ldr	x0, [x29, #168]
  401ee0:	ldr	x21, [x0, x1]
  401ee4:	cbz	x21, 401f0c <ferror@plt+0x2ac>
  401ee8:	mov	x0, x21
  401eec:	bl	401a80 <strdup@plt>
  401ef0:	mov	x21, x0
  401ef4:	cbnz	x0, 401f0c <ferror@plt+0x2ac>
  401ef8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401efc:	add	x2, x2, #0x4aa
  401f00:	mov	w1, #0x0                   	// #0
  401f04:	mov	w0, #0x1                   	// #1
  401f08:	bl	401870 <error@plt>
  401f0c:	mov	x0, x21
  401f10:	add	x27, x27, #0x3f0
  401f14:	bl	401840 <strlen@plt>
  401f18:	mov	w19, w0
  401f1c:	mov	w24, #0x20                  	// #32
  401f20:	ldr	w0, [x27]
  401f24:	cmp	w0, w23
  401f28:	b.lt	40214c <ferror@plt+0x4ec>  // b.tstop
  401f2c:	bl	402e48 <ferror@plt+0x11e8>
  401f30:	adrp	x19, 402000 <ferror@plt+0x3a0>
  401f34:	add	x19, x19, #0xff4
  401f38:	mov	w0, #0x2                   	// #2
  401f3c:	mov	x1, x19
  401f40:	bl	401960 <signal@plt>
  401f44:	mov	x1, x19
  401f48:	mov	w0, #0xf                   	// #15
  401f4c:	bl	401960 <signal@plt>
  401f50:	mov	x1, x19
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	bl	401960 <signal@plt>
  401f5c:	adrp	x19, 416000 <ferror@plt+0x143a0>
  401f60:	adrp	x1, 402000 <ferror@plt+0x3a0>
  401f64:	add	x19, x19, #0x41c
  401f68:	add	x1, x1, #0xc3c
  401f6c:	mov	w0, #0x1c                  	// #28
  401f70:	bl	401960 <signal@plt>
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	str	w0, [x19, #76]
  401f7c:	bl	4019a0 <initscr@plt>
  401f80:	ldr	w0, [x19, #80]
  401f84:	tbz	w0, #5, 401fec <ferror@plt+0x38c>
  401f88:	bl	4018a0 <has_colors@plt>
  401f8c:	tst	w0, #0xff
  401f90:	b.eq	4021f8 <ferror@plt+0x598>  // b.none
  401f94:	bl	4019b0 <start_color@plt>
  401f98:	add	x22, x29, #0xc8
  401f9c:	bl	401880 <use_default_colors@plt>
  401fa0:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401fa4:	add	x0, x0, #0x11c
  401fa8:	ldp	x2, x3, [x0]
  401fac:	stp	x2, x3, [x29, #200]
  401fb0:	ldrh	w0, [x0, #16]
  401fb4:	strh	w0, [x29, #216]
  401fb8:	mov	w0, #0x9                   	// #9
  401fbc:	stp	wzr, w0, [x19, #8]
  401fc0:	str	wzr, [x19, #4]
  401fc4:	ldp	w3, w1, [x19, #4]
  401fc8:	ldr	w0, [x19, #12]
  401fcc:	cmp	w0, w3
  401fd0:	b.gt	4021d4 <ferror@plt+0x574>
  401fd4:	add	w1, w1, #0x1
  401fd8:	str	w1, [x19, #8]
  401fdc:	cmp	w0, w1
  401fe0:	b.gt	401fc0 <ferror@plt+0x360>
  401fe4:	stp	wzr, wzr, [x19]
  401fe8:	str	wzr, [x19, #8]
  401fec:	bl	401aa0 <nonl@plt>
  401ff0:	bl	401b90 <noecho@plt>
  401ff4:	bl	4018e0 <cbreak@plt>
  401ff8:	ldr	w0, [x19, #84]
  401ffc:	cbz	w0, 402020 <ferror@plt+0x3c0>
  402000:	mov	x1, #0x0                   	// #0
  402004:	add	x0, x29, #0xc8
  402008:	bl	401a00 <gettimeofday@plt>
  40200c:	ldp	x2, x0, [x29, #200]
  402010:	mov	x1, #0x4240                	// #16960
  402014:	movk	x1, #0xf, lsl #16
  402018:	madd	x0, x2, x1, x0
  40201c:	str	x0, [x29, #160]
  402020:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402024:	ldr	d9, [x0, #1528]
  402028:	ldr	w0, [x19, #16]
  40202c:	cbz	w0, 402058 <ferror@plt+0x3f8>
  402030:	bl	402e48 <ferror@plt+0x11e8>
  402034:	ldr	w1, [x20]
  402038:	ldr	w0, [x20, #8]
  40203c:	bl	401c30 <resizeterm@plt>
  402040:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402044:	ldr	x0, [x0, #1032]
  402048:	bl	401b60 <wclear@plt>
  40204c:	str	wzr, [x19, #16]
  402050:	mov	w0, #0x1                   	// #1
  402054:	str	w0, [x20, #408]
  402058:	ldr	w0, [x20, #16]
  40205c:	cbz	w0, 402114 <ferror@plt+0x4b4>
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401980 <time@plt>
  402068:	str	x0, [x29, #184]
  40206c:	add	x0, x29, #0xb8
  402070:	bl	4018f0 <ctime@plt>
  402074:	mov	x22, x0
  402078:	mov	w0, #0xb4                  	// #180
  40207c:	bl	401b70 <sysconf@plt>
  402080:	add	w1, w0, #0x1
  402084:	mov	x27, sp
  402088:	sxtw	x1, w1
  40208c:	add	x0, x1, #0xf
  402090:	and	x0, x0, #0xfffffffffffffff0
  402094:	sub	sp, sp, x0
  402098:	mov	x0, sp
  40209c:	bl	401b80 <gethostname@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	add	x1, x1, #0x4dc
  4020b0:	bl	401bb0 <dcgettext@plt>
  4020b4:	fmov	d0, d8
  4020b8:	mov	x1, x0
  4020bc:	add	x0, x29, #0xc0
  4020c0:	bl	401910 <asprintf@plt>
  4020c4:	mov	w25, w0
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	add	x1, x1, #0x4ea
  4020d8:	bl	401bb0 <dcgettext@plt>
  4020dc:	mov	x1, x0
  4020e0:	mov	x3, x22
  4020e4:	mov	x2, sp
  4020e8:	add	x0, x29, #0xc8
  4020ec:	bl	401910 <asprintf@plt>
  4020f0:	mov	w23, w0
  4020f4:	ldr	x0, [x20]
  4020f8:	cmp	x0, w23, sxtw
  4020fc:	b.ge	402208 <ferror@plt+0x5a8>  // b.tcont
  402100:	ldr	x0, [x29, #192]
  402104:	bl	401b20 <free@plt>
  402108:	ldr	x0, [x29, #200]
  40210c:	bl	401b20 <free@plt>
  402110:	mov	sp, x27
  402114:	add	x0, x29, #0xb8
  402118:	bl	4018c0 <pipe@plt>
  40211c:	tbz	w0, #31, 402340 <ferror@plt+0x6e0>
  402120:	bl	401bf0 <__errno_location@plt>
  402124:	ldr	w19, [x0]
  402128:	mov	w2, #0x5                   	// #5
  40212c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402130:	mov	x0, #0x0                   	// #0
  402134:	add	x1, x1, #0x4f6
  402138:	bl	401bb0 <dcgettext@plt>
  40213c:	mov	x2, x0
  402140:	mov	w1, w19
  402144:	mov	w0, #0x7                   	// #7
  402148:	b	401f08 <ferror@plt+0x2a8>
  40214c:	ldr	x1, [x29, #168]
  402150:	ldr	x0, [x1, w0, sxtw #3]
  402154:	bl	401840 <strlen@plt>
  402158:	add	w25, w19, w0
  40215c:	add	w25, w25, #0x2
  402160:	mov	x22, x0
  402164:	mov	x0, x21
  402168:	sxtw	x25, w25
  40216c:	mov	x1, x25
  402170:	bl	401a20 <realloc@plt>
  402174:	cmp	x0, #0x0
  402178:	mov	x21, x0
  40217c:	ccmp	x25, #0x0, #0x4, eq  // eq = none
  402180:	b.eq	40219c <ferror@plt+0x53c>  // b.none
  402184:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402188:	mov	x3, x25
  40218c:	add	x2, x2, #0x4c2
  402190:	mov	w1, #0x0                   	// #0
  402194:	mov	w0, #0x1                   	// #1
  402198:	bl	401870 <error@plt>
  40219c:	ldr	w25, [x27]
  4021a0:	sxtw	x2, w22
  4021a4:	ldr	x1, [x29, #168]
  4021a8:	add	w22, w22, #0x1
  4021ac:	add	x0, x0, w19, sxtw
  4021b0:	strb	w24, [x21, w19, sxtw]
  4021b4:	add	w19, w19, w22
  4021b8:	add	x0, x0, #0x1
  4021bc:	ldr	x1, [x1, w25, sxtw #3]
  4021c0:	add	w25, w25, #0x1
  4021c4:	bl	401820 <memcpy@plt>
  4021c8:	strb	wzr, [x21, w19, sxtw]
  4021cc:	str	w25, [x27]
  4021d0:	b	401f20 <ferror@plt+0x2c0>
  4021d4:	add	w2, w3, #0x1
  4021d8:	madd	w0, w1, w0, w2
  4021dc:	ldrh	w2, [x22, w1, sxtw #1]
  4021e0:	ldrh	w1, [x22, w3, sxtw #1]
  4021e4:	bl	401950 <init_pair@plt>
  4021e8:	ldr	w0, [x19, #4]
  4021ec:	add	w0, w0, #0x1
  4021f0:	str	w0, [x19, #4]
  4021f4:	b	401fc4 <ferror@plt+0x364>
  4021f8:	ldr	w0, [x19, #80]
  4021fc:	orr	w0, w0, #0x20
  402200:	str	w0, [x19, #80]
  402204:	b	401fec <ferror@plt+0x38c>
  402208:	add	w24, w25, w23
  40220c:	adrp	x22, 416000 <ferror@plt+0x143a0>
  402210:	add	w1, w24, #0x1
  402214:	cmp	x0, w1, sxtw
  402218:	b.lt	402294 <ferror@plt+0x634>  // b.tstop
  40221c:	ldr	x0, [x22, #1032]
  402220:	mov	w2, #0x0                   	// #0
  402224:	mov	w1, #0x0                   	// #0
  402228:	bl	401bd0 <wmove@plt>
  40222c:	cmn	w0, #0x1
  402230:	b.eq	402244 <ferror@plt+0x5e4>  // b.none
  402234:	ldr	x0, [x22, #1032]
  402238:	mov	w2, #0xffffffff            	// #-1
  40223c:	ldr	x1, [x29, #192]
  402240:	bl	401900 <waddnstr@plt>
  402244:	ldr	x28, [x20]
  402248:	add	w0, w24, #0x2
  40224c:	cmp	x28, w0, sxtw
  402250:	b.lt	402294 <ferror@plt+0x634>  // b.tstop
  402254:	add	w0, w24, #0x4
  402258:	ldr	x26, [x22, #1032]
  40225c:	cmp	x28, w0, sxtw
  402260:	b.ge	4022c8 <ferror@plt+0x668>  // b.tcont
  402264:	sub	w2, w28, #0x4
  402268:	mov	x0, x26
  40226c:	sub	w2, w2, w23
  402270:	mov	w1, #0x0                   	// #0
  402274:	bl	401bd0 <wmove@plt>
  402278:	cmn	w0, #0x1
  40227c:	b.eq	402294 <ferror@plt+0x634>  // b.none
  402280:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402284:	add	x1, x1, #0x4f1
  402288:	mov	w2, #0xffffffff            	// #-1
  40228c:	ldr	x0, [x22, #1032]
  402290:	bl	401900 <waddnstr@plt>
  402294:	ldr	x0, [x22, #1032]
  402298:	mov	w1, #0x0                   	// #0
  40229c:	ldr	x2, [x20]
  4022a0:	add	w2, w2, #0x1
  4022a4:	sub	w2, w2, w23
  4022a8:	bl	401bd0 <wmove@plt>
  4022ac:	cmn	w0, #0x1
  4022b0:	b.eq	402100 <ferror@plt+0x4a0>  // b.none
  4022b4:	ldr	x0, [x22, #1032]
  4022b8:	mov	w2, #0xffffffff            	// #-1
  4022bc:	ldr	x1, [x29, #200]
  4022c0:	bl	401900 <waddnstr@plt>
  4022c4:	b	402100 <ferror@plt+0x4a0>
  4022c8:	mov	x0, x21
  4022cc:	bl	401840 <strlen@plt>
  4022d0:	add	w0, w24, w0
  4022d4:	mov	w2, w25
  4022d8:	mov	w1, #0x0                   	// #0
  4022dc:	cmp	x28, w0, sxtw
  4022e0:	mov	x0, x26
  4022e4:	b.ge	402324 <ferror@plt+0x6c4>  // b.tcont
  4022e8:	bl	401bd0 <wmove@plt>
  4022ec:	cmn	w0, #0x1
  4022f0:	b.eq	40230c <ferror@plt+0x6ac>  // b.none
  4022f4:	ldr	x0, [x22, #1032]
  4022f8:	mov	x1, x21
  4022fc:	ldr	x2, [x20]
  402300:	sub	w2, w2, #0x4
  402304:	sub	w2, w2, w24
  402308:	bl	401900 <waddnstr@plt>
  40230c:	ldr	x2, [x20]
  402310:	mov	w1, #0x0                   	// #0
  402314:	ldr	x0, [x22, #1032]
  402318:	sub	w2, w2, #0x4
  40231c:	sub	w2, w2, w23
  402320:	b	402274 <ferror@plt+0x614>
  402324:	bl	401bd0 <wmove@plt>
  402328:	cmn	w0, #0x1
  40232c:	b.eq	402294 <ferror@plt+0x634>  // b.none
  402330:	ldr	x2, [x20]
  402334:	mov	x1, x21
  402338:	sub	w2, w2, w24
  40233c:	b	40228c <ferror@plt+0x62c>
  402340:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402344:	ldr	x0, [x0, #1016]
  402348:	bl	401b40 <fflush@plt>
  40234c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402350:	ldr	x0, [x0, #992]
  402354:	bl	401b40 <fflush@plt>
  402358:	bl	401920 <fork@plt>
  40235c:	str	w0, [x29, #128]
  402360:	mov	w0, w0
  402364:	cmp	w0, #0x0
  402368:	b.ge	402398 <ferror@plt+0x738>  // b.tcont
  40236c:	bl	401bf0 <__errno_location@plt>
  402370:	ldr	w19, [x0]
  402374:	mov	w2, #0x5                   	// #5
  402378:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40237c:	mov	x0, #0x0                   	// #0
  402380:	add	x1, x1, #0x511
  402384:	bl	401bb0 <dcgettext@plt>
  402388:	mov	x2, x0
  40238c:	mov	w1, w19
  402390:	mov	w0, #0x2                   	// #2
  402394:	b	401f08 <ferror@plt+0x2a8>
  402398:	b.ne	402474 <ferror@plt+0x814>  // b.any
  40239c:	ldr	w0, [x29, #184]
  4023a0:	bl	401a90 <close@plt>
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	bl	401a90 <close@plt>
  4023ac:	ldr	w0, [x29, #188]
  4023b0:	mov	w1, #0x1                   	// #1
  4023b4:	bl	401bc0 <dup2@plt>
  4023b8:	tbz	w0, #31, 4023e8 <ferror@plt+0x788>
  4023bc:	bl	401bf0 <__errno_location@plt>
  4023c0:	ldr	w19, [x0]
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4023cc:	mov	x0, #0x0                   	// #0
  4023d0:	add	x1, x1, #0x528
  4023d4:	bl	401bb0 <dcgettext@plt>
  4023d8:	mov	x2, x0
  4023dc:	mov	w1, w19
  4023e0:	mov	w0, #0x3                   	// #3
  4023e4:	b	401f08 <ferror@plt+0x2a8>
  4023e8:	ldr	w0, [x29, #188]
  4023ec:	bl	401a90 <close@plt>
  4023f0:	mov	w1, #0x2                   	// #2
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	bl	401bc0 <dup2@plt>
  4023fc:	ldr	w0, [x19, #80]
  402400:	tbz	w0, #3, 402450 <ferror@plt+0x7f0>
  402404:	ldr	x1, [x29, #136]
  402408:	ldr	x0, [x1]
  40240c:	bl	401af0 <execvp@plt>
  402410:	cmn	w0, #0x1
  402414:	b.ne	402474 <ferror@plt+0x814>  // b.any
  402418:	bl	401bf0 <__errno_location@plt>
  40241c:	ldr	w19, [x0]
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	add	x1, x1, #0x534
  402430:	bl	401bb0 <dcgettext@plt>
  402434:	ldr	x2, [x29, #120]
  402438:	ldr	x1, [x29, #168]
  40243c:	ldr	x3, [x1, x2]
  402440:	mov	x2, x0
  402444:	mov	w1, w19
  402448:	mov	w0, #0x4                   	// #4
  40244c:	b	402198 <ferror@plt+0x538>
  402450:	mov	x0, x21
  402454:	bl	401a70 <system@plt>
  402458:	str	w0, [x29, #200]
  40245c:	tst	x0, #0x7f
  402460:	b.eq	40246c <ferror@plt+0x80c>  // b.none
  402464:	mov	w0, #0x1                   	// #1
  402468:	bl	401860 <exit@plt>
  40246c:	ubfx	x0, x0, #8, #8
  402470:	b	402468 <ferror@plt+0x808>
  402474:	ldr	w0, [x29, #188]
  402478:	bl	401a90 <close@plt>
  40247c:	ldr	w0, [x29, #184]
  402480:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402484:	add	x1, x1, #0x597
  402488:	bl	4019f0 <fdopen@plt>
  40248c:	mov	x25, x0
  402490:	cbnz	x0, 4024c0 <ferror@plt+0x860>
  402494:	bl	401bf0 <__errno_location@plt>
  402498:	ldr	w19, [x0]
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	add	x1, x1, #0x54b
  4024ac:	bl	401bb0 <dcgettext@plt>
  4024b0:	mov	x2, x0
  4024b4:	mov	w1, w19
  4024b8:	mov	w0, #0x5                   	// #5
  4024bc:	b	401f08 <ferror@plt+0x2a8>
  4024c0:	ldr	w0, [x20, #16]
  4024c4:	stp	wzr, wzr, [x19]
  4024c8:	str	wzr, [x19, #8]
  4024cc:	str	xzr, [x29, #144]
  4024d0:	stp	w0, wzr, [x29, #152]
  4024d4:	mov	w0, #0x1                   	// #1
  4024d8:	str	w0, [x29, #132]
  4024dc:	ldr	w1, [x29, #144]
  4024e0:	ldr	w0, [x29, #152]
  4024e4:	add	w0, w0, w1
  4024e8:	str	w0, [x29, #116]
  4024ec:	ldr	x1, [x29, #144]
  4024f0:	ldr	w0, [x29, #152]
  4024f4:	add	x0, x1, w0, sxtw
  4024f8:	ldr	x1, [x20, #8]
  4024fc:	cmp	x1, x0
  402500:	b.gt	40254c <ferror@plt+0x8ec>
  402504:	mov	x0, x25
  402508:	bl	401970 <fclose@plt>
  40250c:	ldr	w0, [x29, #128]
  402510:	add	x1, x29, #0xc8
  402514:	mov	w2, #0x0                   	// #0
  402518:	bl	401c10 <waitpid@plt>
  40251c:	tbz	w0, #31, 40281c <ferror@plt+0xbbc>
  402520:	bl	401bf0 <__errno_location@plt>
  402524:	ldr	w19, [x0]
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402530:	mov	x0, #0x0                   	// #0
  402534:	add	x1, x1, #0x552
  402538:	bl	401bb0 <dcgettext@plt>
  40253c:	mov	x2, x0
  402540:	mov	w1, w19
  402544:	mov	w0, #0x8                   	// #8
  402548:	b	401f08 <ferror@plt+0x2a8>
  40254c:	ldr	w0, [x19, #80]
  402550:	tbz	w0, #5, 40255c <ferror@plt+0x8fc>
  402554:	mov	w0, #0xffffffff            	// #-1
  402558:	bl	402a8c <ferror@plt+0xe2c>
  40255c:	adrp	x24, 416000 <ferror@plt+0x143a0>
  402560:	add	x24, x24, #0x408
  402564:	mov	w0, #0x0                   	// #0
  402568:	mov	w27, #0x0                   	// #0
  40256c:	mov	w22, #0x0                   	// #0
  402570:	mov	w23, #0x0                   	// #0
  402574:	ldr	x1, [x20]
  402578:	cmp	x1, w23, sxtw
  40257c:	b.gt	402594 <ferror@plt+0x934>
  402580:	ldr	x0, [x29, #144]
  402584:	str	w22, [x29, #132]
  402588:	add	x0, x0, #0x1
  40258c:	str	x0, [x29, #144]
  402590:	b	4024dc <ferror@plt+0x87c>
  402594:	cbz	w0, 4025a8 <ferror@plt+0x948>
  402598:	ldr	w0, [x19, #80]
  40259c:	tbz	w0, #5, 4025a8 <ferror@plt+0x948>
  4025a0:	mov	w0, #0xffffffff            	// #-1
  4025a4:	bl	402a8c <ferror@plt+0xe2c>
  4025a8:	cbnz	w22, 4027b4 <ferror@plt+0xb54>
  4025ac:	cbnz	w27, 402954 <ferror@plt+0xcf4>
  4025b0:	mov	x0, x25
  4025b4:	bl	401a50 <getc@plt>
  4025b8:	mov	w26, w0
  4025bc:	cmn	w0, #0x1
  4025c0:	b.eq	4026fc <ferror@plt+0xa9c>  // b.none
  4025c4:	bl	401b00 <__ctype_b_loc@plt>
  4025c8:	ldr	x0, [x0]
  4025cc:	ldrh	w0, [x0, w26, sxtw #1]
  4025d0:	tbnz	w0, #14, 402624 <ferror@plt+0x9c4>
  4025d4:	sub	w0, w26, #0x9
  4025d8:	cmp	w0, #0x1
  4025dc:	b.ls	402624 <ferror@plt+0x9c4>  // b.plast
  4025e0:	cmp	w26, #0x1b
  4025e4:	b.ne	4025b0 <ferror@plt+0x950>  // b.any
  4025e8:	ldr	w0, [x19, #80]
  4025ec:	tbz	w0, #5, 4025b0 <ferror@plt+0x950>
  4025f0:	mov	x0, x25
  4025f4:	sub	w23, w23, #0x1
  4025f8:	bl	401a50 <getc@plt>
  4025fc:	cmp	w0, #0x5b
  402600:	b.eq	402640 <ferror@plt+0x9e0>  // b.none
  402604:	mov	x1, x25
  402608:	bl	401b30 <ungetc@plt>
  40260c:	mov	w22, #0x0                   	// #0
  402610:	mov	w28, #0x0                   	// #0
  402614:	mov	w0, w22
  402618:	add	w23, w23, #0x1
  40261c:	mov	w22, w28
  402620:	b	402574 <ferror@plt+0x914>
  402624:	cmp	w26, #0x1b
  402628:	b.ne	4026c4 <ferror@plt+0xa64>  // b.any
  40262c:	ldr	w0, [x19, #80]
  402630:	and	w28, w0, #0x20
  402634:	tbnz	w0, #5, 4025f0 <ferror@plt+0x990>
  402638:	mov	w27, #0x0                   	// #0
  40263c:	b	4026dc <ferror@plt+0xa7c>
  402640:	mov	x22, #0x0                   	// #0
  402644:	mov	x0, x25
  402648:	bl	401a50 <getc@plt>
  40264c:	cmp	w0, #0x6d
  402650:	b.ne	40269c <ferror@plt+0xa3c>  // b.any
  402654:	add	x0, x29, #0xc8
  402658:	strb	wzr, [x0, w22, sxtw]
  40265c:	ldrb	w0, [x29, #200]
  402660:	cbnz	w0, 402668 <ferror@plt+0xa08>
  402664:	bl	402a8c <ferror@plt+0xe2c>
  402668:	add	x0, x29, #0xc8
  40266c:	str	x0, [x29, #192]
  402670:	ldr	x1, [x29, #192]
  402674:	ldrb	w1, [x1]
  402678:	cbz	w1, 40260c <ferror@plt+0x9ac>
  40267c:	add	x1, x29, #0xc0
  402680:	mov	w2, #0xa                   	// #10
  402684:	bl	401b10 <strtol@plt>
  402688:	bl	402a8c <ferror@plt+0xe2c>
  40268c:	cbz	w0, 40260c <ferror@plt+0x9ac>
  402690:	ldr	x0, [x29, #192]
  402694:	add	x0, x0, #0x1
  402698:	b	402670 <ferror@plt+0xa10>
  40269c:	sub	w1, w0, #0x30
  4026a0:	cmp	w0, #0x3b
  4026a4:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  4026a8:	b.hi	40260c <ferror@plt+0x9ac>  // b.pmore
  4026ac:	add	x1, x29, #0xc8
  4026b0:	strb	w0, [x1, x22]
  4026b4:	add	x22, x22, #0x1
  4026b8:	cmp	x22, #0x64
  4026bc:	b.ne	402644 <ferror@plt+0x9e4>  // b.any
  4026c0:	b	40265c <ferror@plt+0x9fc>
  4026c4:	cmp	w26, #0xa
  4026c8:	b.ne	4026ec <ferror@plt+0xa8c>  // b.any
  4026cc:	ldr	w0, [x29, #132]
  4026d0:	orr	w28, w23, w0
  4026d4:	cbz	w28, 40280c <ferror@plt+0xbac>
  4026d8:	mov	w28, #0x1                   	// #1
  4026dc:	sub	w0, w26, #0x9
  4026e0:	cmp	w0, #0x1
  4026e4:	b.hi	40271c <ferror@plt+0xabc>  // b.pmore
  4026e8:	b	402700 <ferror@plt+0xaa0>
  4026ec:	cmp	w26, #0x9
  4026f0:	mov	w28, #0x0                   	// #0
  4026f4:	cset	w27, eq  // eq = none
  4026f8:	b	4026dc <ferror@plt+0xa7c>
  4026fc:	mov	w28, #0x0                   	// #0
  402700:	ldr	w0, [x19, #80]
  402704:	tbz	w0, #5, 402718 <ferror@plt+0xab8>
  402708:	ldr	x0, [x24]
  40270c:	cbz	x0, 402718 <ferror@plt+0xab8>
  402710:	str	wzr, [x0, #16]
  402714:	str	wzr, [x0, #116]
  402718:	mov	w26, #0x20                  	// #32
  40271c:	cbz	w27, 4027bc <ferror@plt+0xb5c>
  402720:	add	w0, w23, #0x1
  402724:	tst	x0, #0x7
  402728:	b.ne	402734 <ferror@plt+0xad4>  // b.any
  40272c:	mov	w22, w27
  402730:	mov	w27, #0x0                   	// #0
  402734:	ldr	w1, [x29, #116]
  402738:	mov	w2, w23
  40273c:	ldr	x0, [x24]
  402740:	bl	401bd0 <wmove@plt>
  402744:	ldr	w0, [x20, #408]
  402748:	ldr	w1, [x29, #156]
  40274c:	orr	w0, w1, w0
  402750:	cbnz	w0, 40277c <ferror@plt+0xb1c>
  402754:	ldr	w0, [x19, #80]
  402758:	and	w1, w0, #0x80
  40275c:	str	w1, [x29, #156]
  402760:	tbz	w0, #7, 40277c <ferror@plt+0xb1c>
  402764:	ldr	x0, [x24]
  402768:	bl	401a30 <winch@plt>
  40276c:	and	w1, w26, #0xff
  402770:	cmp	w1, w0, uxtb
  402774:	cset	w0, ne  // ne = any
  402778:	str	w0, [x29, #156]
  40277c:	ldr	w0, [x19, #80]
  402780:	tbnz	w0, #1, 4027c4 <ferror@plt+0xb64>
  402784:	mov	w2, #0x0                   	// #0
  402788:	ldr	x0, [x24]
  40278c:	mov	w1, w26
  402790:	str	w2, [x29, #112]
  402794:	bl	4018b0 <waddch@plt>
  402798:	ldr	w2, [x29, #112]
  40279c:	cbz	w2, 402614 <ferror@plt+0x9b4>
  4027a0:	ldr	x0, [x24]
  4027a4:	cbz	x0, 402614 <ferror@plt+0x9b4>
  4027a8:	str	wzr, [x0, #16]
  4027ac:	str	wzr, [x0, #116]
  4027b0:	b	402614 <ferror@plt+0x9b4>
  4027b4:	mov	w28, w22
  4027b8:	mov	w26, #0x20                  	// #32
  4027bc:	mov	w22, #0x0                   	// #0
  4027c0:	b	402734 <ferror@plt+0xad4>
  4027c4:	ldr	x0, [x24]
  4027c8:	bl	401a30 <winch@plt>
  4027cc:	ldr	w1, [x20, #408]
  4027d0:	cbnz	w1, 402784 <ferror@plt+0xb24>
  4027d4:	and	w1, w26, #0xff
  4027d8:	cmp	w1, w0, uxtb
  4027dc:	b.ne	4027f0 <ferror@plt+0xb90>  // b.any
  4027e0:	ldr	w1, [x19, #80]
  4027e4:	tbz	w1, #2, 402784 <ferror@plt+0xb24>
  4027e8:	tst	w0, #0xffffff00
  4027ec:	b.eq	402784 <ferror@plt+0xb24>  // b.none
  4027f0:	ldr	x0, [x24]
  4027f4:	cbz	x0, 402804 <ferror@plt+0xba4>
  4027f8:	mov	w1, #0x10000               	// #65536
  4027fc:	str	w1, [x0, #16]
  402800:	str	wzr, [x0, #116]
  402804:	mov	w2, #0x1                   	// #1
  402808:	b	402788 <ferror@plt+0xb28>
  40280c:	mov	w22, #0x0                   	// #0
  402810:	mov	w27, #0x0                   	// #0
  402814:	mov	w23, #0xffffffff            	// #-1
  402818:	b	402614 <ferror@plt+0x9b4>
  40281c:	ldr	w0, [x29, #200]
  402820:	adrp	x22, 416000 <ferror@plt+0x143a0>
  402824:	ubfx	x1, x0, #8, #8
  402828:	and	w0, w0, #0x7f
  40282c:	orr	w0, w1, w0
  402830:	cbz	w0, 4028ac <ferror@plt+0xc4c>
  402834:	ldr	w0, [x19, #80]
  402838:	tbz	w0, #4, 402840 <ferror@plt+0xbe0>
  40283c:	bl	401a40 <beep@plt>
  402840:	ldr	w0, [x19, #80]
  402844:	tbz	w0, #6, 4028ac <ferror@plt+0xc4c>
  402848:	ldr	x0, [x22, #1032]
  40284c:	mov	w2, #0x0                   	// #0
  402850:	ldr	x1, [x20, #8]
  402854:	sub	w1, w1, #0x1
  402858:	bl	401bd0 <wmove@plt>
  40285c:	cmn	w0, #0x1
  402860:	b.eq	40288c <ferror@plt+0xc2c>  // b.none
  402864:	ldr	x19, [x22, #1032]
  402868:	mov	w2, #0x5                   	// #5
  40286c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402870:	mov	x0, #0x0                   	// #0
  402874:	add	x1, x1, #0x55a
  402878:	bl	401bb0 <dcgettext@plt>
  40287c:	mov	w2, #0xffffffff            	// #-1
  402880:	mov	x1, x0
  402884:	mov	x0, x19
  402888:	bl	401900 <waddnstr@plt>
  40288c:	ldr	x0, [x22, #1032]
  402890:	bl	401990 <wrefresh@plt>
  402894:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402898:	ldr	x0, [x0, #1024]
  40289c:	bl	4019e0 <fgetc@plt>
  4028a0:	bl	401b50 <endwin@plt>
  4028a4:	mov	w0, #0x8                   	// #8
  4028a8:	b	402468 <ferror@plt+0x808>
  4028ac:	ldr	x0, [x22, #1032]
  4028b0:	str	wzr, [x20, #408]
  4028b4:	bl	401990 <wrefresh@plt>
  4028b8:	ldr	w0, [x29, #156]
  4028bc:	cbnz	w0, 40294c <ferror@plt+0xcec>
  4028c0:	ldr	w0, [x19, #84]
  4028c4:	cbz	w0, 402920 <ferror@plt+0xcc0>
  4028c8:	mov	x1, #0x0                   	// #0
  4028cc:	add	x0, x29, #0xc8
  4028d0:	bl	401a00 <gettimeofday@plt>
  4028d4:	ldp	x0, x1, [x29, #200]
  4028d8:	mov	x2, #0x4240                	// #16960
  4028dc:	ldr	d0, [x29, #160]
  4028e0:	movk	x2, #0xf, lsl #16
  4028e4:	ucvtf	d0, d0
  4028e8:	madd	x0, x0, x2, x1
  4028ec:	mov	x1, #0x848000000000        	// #145685290680320
  4028f0:	movk	x1, #0x412e, lsl #48
  4028f4:	fmov	d1, x1
  4028f8:	fmadd	d0, d8, d1, d0
  4028fc:	fcvtzu	d0, d0
  402900:	fmov	x1, d0
  402904:	str	d0, [x29, #160]
  402908:	cmp	x1, x0
  40290c:	b.ls	402028 <ferror@plt+0x3c8>  // b.plast
  402910:	ldr	w1, [x29, #160]
  402914:	sub	w0, w1, w0
  402918:	bl	401ba0 <usleep@plt>
  40291c:	b	402028 <ferror@plt+0x3c8>
  402920:	fcmpe	d8, d9
  402924:	b.pl	402940 <ferror@plt+0xce0>  // b.nfrst
  402928:	mov	x0, #0x848000000000        	// #145685290680320
  40292c:	movk	x0, #0x412e, lsl #48
  402930:	fmov	d0, x0
  402934:	fmul	d0, d8, d0
  402938:	fcvtzu	w0, d0
  40293c:	b	402918 <ferror@plt+0xcb8>
  402940:	fcvtzu	w0, d8
  402944:	bl	401a10 <sleep@plt>
  402948:	b	402028 <ferror@plt+0x3c8>
  40294c:	bl	401b50 <endwin@plt>
  402950:	b	401e8c <ferror@plt+0x22c>
  402954:	mov	w28, #0x0                   	// #0
  402958:	mov	w26, #0x20                  	// #32
  40295c:	b	4026dc <ferror@plt+0xa7c>
  402960:	mov	x29, #0x0                   	// #0
  402964:	mov	x30, #0x0                   	// #0
  402968:	mov	x5, x0
  40296c:	ldr	x1, [sp]
  402970:	add	x2, sp, #0x8
  402974:	mov	x6, sp
  402978:	movz	x0, #0x0, lsl #48
  40297c:	movk	x0, #0x0, lsl #32
  402980:	movk	x0, #0x40, lsl #16
  402984:	movk	x0, #0x1c70
  402988:	movz	x3, #0x0, lsl #48
  40298c:	movk	x3, #0x0, lsl #32
  402990:	movk	x3, #0x40, lsl #16
  402994:	movk	x3, #0x5010
  402998:	movz	x4, #0x0, lsl #48
  40299c:	movk	x4, #0x0, lsl #32
  4029a0:	movk	x4, #0x40, lsl #16
  4029a4:	movk	x4, #0x5090
  4029a8:	bl	4019d0 <__libc_start_main@plt>
  4029ac:	bl	401ac0 <abort@plt>
  4029b0:	adrp	x0, 415000 <ferror@plt+0x133a0>
  4029b4:	ldr	x0, [x0, #4064]
  4029b8:	cbz	x0, 4029c0 <ferror@plt+0xd60>
  4029bc:	b	401ab0 <__gmon_start__@plt>
  4029c0:	ret
  4029c4:	adrp	x0, 416000 <ferror@plt+0x143a0>
  4029c8:	add	x1, x0, #0x3d8
  4029cc:	adrp	x0, 416000 <ferror@plt+0x143a0>
  4029d0:	add	x0, x0, #0x3d8
  4029d4:	cmp	x1, x0
  4029d8:	b.eq	402a04 <ferror@plt+0xda4>  // b.none
  4029dc:	sub	sp, sp, #0x10
  4029e0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4029e4:	ldr	x1, [x1, #200]
  4029e8:	str	x1, [sp, #8]
  4029ec:	cbz	x1, 4029fc <ferror@plt+0xd9c>
  4029f0:	mov	x16, x1
  4029f4:	add	sp, sp, #0x10
  4029f8:	br	x16
  4029fc:	add	sp, sp, #0x10
  402a00:	ret
  402a04:	ret
  402a08:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402a0c:	add	x1, x0, #0x3d8
  402a10:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402a14:	add	x0, x0, #0x3d8
  402a18:	sub	x1, x1, x0
  402a1c:	mov	x2, #0x2                   	// #2
  402a20:	asr	x1, x1, #3
  402a24:	sdiv	x1, x1, x2
  402a28:	cbz	x1, 402a54 <ferror@plt+0xdf4>
  402a2c:	sub	sp, sp, #0x10
  402a30:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402a34:	ldr	x2, [x2, #208]
  402a38:	str	x2, [sp, #8]
  402a3c:	cbz	x2, 402a4c <ferror@plt+0xdec>
  402a40:	mov	x16, x2
  402a44:	add	sp, sp, #0x10
  402a48:	br	x16
  402a4c:	add	sp, sp, #0x10
  402a50:	ret
  402a54:	ret
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	mov	x29, sp
  402a60:	str	x19, [sp, #16]
  402a64:	adrp	x19, 416000 <ferror@plt+0x143a0>
  402a68:	ldrb	w0, [x19, #1048]
  402a6c:	cbnz	w0, 402a7c <ferror@plt+0xe1c>
  402a70:	bl	4029c4 <ferror@plt+0xd64>
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	strb	w0, [x19, #1048]
  402a7c:	ldr	x19, [sp, #16]
  402a80:	ldp	x29, x30, [sp], #32
  402a84:	ret
  402a88:	b	402a08 <ferror@plt+0xda8>
  402a8c:	cmp	w0, #0x27
  402a90:	b.gt	402ac0 <ferror@plt+0xe60>
  402a94:	cmn	w0, #0x1
  402a98:	b.lt	402ac8 <ferror@plt+0xe68>  // b.tstop
  402a9c:	add	w2, w0, #0x1
  402aa0:	cmp	w2, #0x28
  402aa4:	b.hi	402ac8 <ferror@plt+0xe68>  // b.pmore
  402aa8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402aac:	add	x1, x1, #0xd8
  402ab0:	ldrb	w1, [x1, w2, uxtw]
  402ab4:	adr	x2, 402ac0 <ferror@plt+0xe60>
  402ab8:	add	x1, x2, w1, sxtb #2
  402abc:	br	x1
  402ac0:	cmp	w0, #0x31
  402ac4:	b.eq	402c0c <ferror@plt+0xfac>  // b.none
  402ac8:	sub	w1, w0, #0x1e
  402acc:	cmp	w1, #0x7
  402ad0:	b.hi	402c18 <ferror@plt+0xfb8>  // b.pmore
  402ad4:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402ad8:	sub	w0, w0, #0x1d
  402adc:	str	w0, [x1, #1056]
  402ae0:	b	402af4 <ferror@plt+0xe94>
  402ae4:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402ae8:	add	x0, x1, #0x41c
  402aec:	str	wzr, [x1, #1052]
  402af0:	stp	wzr, wzr, [x0, #4]
  402af4:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402af8:	ldr	x1, [x0, #1032]
  402afc:	cbz	x1, 402b34 <ferror@plt+0xed4>
  402b00:	adrp	x3, 416000 <ferror@plt+0x143a0>
  402b04:	add	x2, x3, #0x41c
  402b08:	ldp	w0, w4, [x2, #8]
  402b0c:	ldr	w2, [x2, #4]
  402b10:	madd	w0, w0, w4, w2
  402b14:	ldr	w2, [x3, #1052]
  402b18:	add	w0, w0, #0x1
  402b1c:	ubfiz	w0, w0, #8, #8
  402b20:	orr	w3, w0, w2
  402b24:	orr	w0, w0, w2
  402b28:	str	w3, [x1, #16]
  402b2c:	ubfx	w0, w0, #8, #8
  402b30:	str	w0, [x1, #116]
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	b	402c38 <ferror@plt+0xfd8>
  402b3c:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b40:	ldr	w0, [x1, #1052]
  402b44:	orr	w0, w0, #0x200000
  402b48:	str	w0, [x1, #1052]
  402b4c:	b	402af4 <ferror@plt+0xe94>
  402b50:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b54:	ldr	w0, [x1, #1052]
  402b58:	orr	w0, w0, #0x100000
  402b5c:	b	402b48 <ferror@plt+0xee8>
  402b60:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b64:	ldr	w0, [x1, #1052]
  402b68:	orr	w0, w0, #0x80000000
  402b6c:	b	402b48 <ferror@plt+0xee8>
  402b70:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b74:	ldr	w0, [x1, #1052]
  402b78:	orr	w0, w0, #0x20000
  402b7c:	b	402b48 <ferror@plt+0xee8>
  402b80:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b84:	ldr	w0, [x1, #1052]
  402b88:	orr	w0, w0, #0x80000
  402b8c:	b	402b48 <ferror@plt+0xee8>
  402b90:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402b94:	ldr	w0, [x1, #1052]
  402b98:	orr	w0, w0, #0x40000
  402b9c:	b	402b48 <ferror@plt+0xee8>
  402ba0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402ba4:	ldr	w0, [x1, #1052]
  402ba8:	and	w0, w0, #0xffdfffff
  402bac:	b	402b48 <ferror@plt+0xee8>
  402bb0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402bb4:	ldr	w0, [x1, #1052]
  402bb8:	and	w0, w0, #0xffcfffff
  402bbc:	b	402b48 <ferror@plt+0xee8>
  402bc0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402bc4:	ldr	w0, [x1, #1052]
  402bc8:	and	w0, w0, #0x7fffffff
  402bcc:	b	402b48 <ferror@plt+0xee8>
  402bd0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402bd4:	ldr	w0, [x1, #1052]
  402bd8:	and	w0, w0, #0xfffdffff
  402bdc:	b	402b48 <ferror@plt+0xee8>
  402be0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402be4:	ldr	w0, [x1, #1052]
  402be8:	and	w0, w0, #0xfff7ffff
  402bec:	b	402b48 <ferror@plt+0xee8>
  402bf0:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402bf4:	ldr	w0, [x1, #1052]
  402bf8:	and	w0, w0, #0xfffbffff
  402bfc:	b	402b48 <ferror@plt+0xee8>
  402c00:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402c04:	str	wzr, [x0, #1056]
  402c08:	b	402af4 <ferror@plt+0xe94>
  402c0c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402c10:	str	wzr, [x0, #1060]
  402c14:	b	402af4 <ferror@plt+0xe94>
  402c18:	sub	w1, w0, #0x28
  402c1c:	cmp	w1, #0x7
  402c20:	b.hi	402c34 <ferror@plt+0xfd4>  // b.pmore
  402c24:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402c28:	sub	w0, w0, #0x27
  402c2c:	str	w0, [x1, #1060]
  402c30:	b	402af4 <ferror@plt+0xe94>
  402c34:	mov	w0, #0x0                   	// #0
  402c38:	ret
  402c3c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402c40:	mov	w1, #0x1                   	// #1
  402c44:	str	w1, [x0, #1068]
  402c48:	ret
  402c4c:	stp	x29, x30, [sp, #-32]!
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402c58:	mov	x29, sp
  402c5c:	add	x1, x1, #0x12e
  402c60:	str	x19, [sp, #16]
  402c64:	mov	x19, x0
  402c68:	mov	x0, #0x0                   	// #0
  402c6c:	bl	401bb0 <dcgettext@plt>
  402c70:	mov	x1, x19
  402c74:	bl	401850 <fputs@plt>
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	add	x1, x1, #0x137
  402c88:	bl	401bb0 <dcgettext@plt>
  402c8c:	adrp	x1, 416000 <ferror@plt+0x143a0>
  402c90:	ldr	x2, [x1, #1040]
  402c94:	mov	x1, x0
  402c98:	mov	x0, x19
  402c9c:	bl	401c20 <fprintf@plt>
  402ca0:	mov	w2, #0x5                   	// #5
  402ca4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ca8:	mov	x0, #0x0                   	// #0
  402cac:	add	x1, x1, #0x14e
  402cb0:	bl	401bb0 <dcgettext@plt>
  402cb4:	mov	x1, x19
  402cb8:	bl	401850 <fputs@plt>
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	add	x1, x1, #0x159
  402ccc:	bl	401bb0 <dcgettext@plt>
  402cd0:	mov	x1, x19
  402cd4:	bl	401850 <fputs@plt>
  402cd8:	mov	w2, #0x5                   	// #5
  402cdc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ce0:	mov	x0, #0x0                   	// #0
  402ce4:	add	x1, x1, #0x197
  402ce8:	bl	401bb0 <dcgettext@plt>
  402cec:	mov	x1, x19
  402cf0:	bl	401850 <fputs@plt>
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	add	x1, x1, #0x1da
  402d04:	bl	401bb0 <dcgettext@plt>
  402d08:	mov	x1, x19
  402d0c:	bl	401850 <fputs@plt>
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d18:	mov	x0, #0x0                   	// #0
  402d1c:	add	x1, x1, #0x238
  402d20:	bl	401bb0 <dcgettext@plt>
  402d24:	mov	x1, x19
  402d28:	bl	401850 <fputs@plt>
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d34:	mov	x0, #0x0                   	// #0
  402d38:	add	x1, x1, #0x276
  402d3c:	bl	401bb0 <dcgettext@plt>
  402d40:	mov	x1, x19
  402d44:	bl	401850 <fputs@plt>
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d50:	mov	x0, #0x0                   	// #0
  402d54:	add	x1, x1, #0x2b6
  402d58:	bl	401bb0 <dcgettext@plt>
  402d5c:	mov	x1, x19
  402d60:	bl	401850 <fputs@plt>
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	add	x1, x1, #0x2f0
  402d74:	bl	401bb0 <dcgettext@plt>
  402d78:	mov	x1, x19
  402d7c:	bl	401850 <fputs@plt>
  402d80:	mov	w2, #0x5                   	// #5
  402d84:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d88:	mov	x0, #0x0                   	// #0
  402d8c:	add	x1, x1, #0x333
  402d90:	bl	401bb0 <dcgettext@plt>
  402d94:	mov	x1, x19
  402d98:	bl	401850 <fputs@plt>
  402d9c:	mov	w2, #0x5                   	// #5
  402da0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402da4:	mov	x0, #0x0                   	// #0
  402da8:	add	x1, x1, #0x35d
  402dac:	bl	401bb0 <dcgettext@plt>
  402db0:	mov	x1, x19
  402db4:	bl	401850 <fputs@plt>
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402dc0:	mov	x0, #0x0                   	// #0
  402dc4:	add	x1, x1, #0x39d
  402dc8:	bl	401bb0 <dcgettext@plt>
  402dcc:	mov	x1, x19
  402dd0:	bl	401850 <fputs@plt>
  402dd4:	mov	w2, #0x5                   	// #5
  402dd8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402ddc:	mov	x0, #0x0                   	// #0
  402de0:	add	x1, x1, #0x39f
  402de4:	bl	401bb0 <dcgettext@plt>
  402de8:	mov	x1, x19
  402dec:	bl	401850 <fputs@plt>
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402df8:	mov	x0, #0x0                   	// #0
  402dfc:	add	x1, x1, #0x3cb
  402e00:	bl	401bb0 <dcgettext@plt>
  402e04:	mov	x1, x19
  402e08:	bl	401850 <fputs@plt>
  402e0c:	mov	w2, #0x5                   	// #5
  402e10:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402e14:	mov	x0, #0x0                   	// #0
  402e18:	add	x1, x1, #0x400
  402e1c:	bl	401bb0 <dcgettext@plt>
  402e20:	mov	x1, x0
  402e24:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402e28:	mov	x0, x19
  402e2c:	add	x2, x2, #0x41b
  402e30:	bl	401c20 <fprintf@plt>
  402e34:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402e38:	ldr	x0, [x0, #992]
  402e3c:	cmp	x0, x19
  402e40:	cset	w0, eq  // eq = none
  402e44:	bl	401860 <exit@plt>
  402e48:	stp	x29, x30, [sp, #-48]!
  402e4c:	mov	x29, sp
  402e50:	stp	x19, x20, [sp, #16]
  402e54:	adrp	x19, 416000 <ferror@plt+0x143a0>
  402e58:	add	x19, x19, #0x41c
  402e5c:	ldr	w0, [x19, #20]
  402e60:	cbnz	w0, 402ed4 <ferror@plt+0x1274>
  402e64:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402e68:	add	x0, x0, #0x424
  402e6c:	bl	401c00 <getenv@plt>
  402e70:	mov	w2, #0xffffffff            	// #-1
  402e74:	str	w2, [x19, #20]
  402e78:	cbz	x0, 402ed4 <ferror@plt+0x1274>
  402e7c:	ldrb	w1, [x0]
  402e80:	cbz	w1, 402ed4 <ferror@plt+0x1274>
  402e84:	add	x1, sp, #0x28
  402e88:	mov	w2, #0x0                   	// #0
  402e8c:	bl	401b10 <strtol@plt>
  402e90:	ldr	x1, [sp, #40]
  402e94:	ldrb	w1, [x1]
  402e98:	cbnz	w1, 402ea8 <ferror@plt+0x1248>
  402e9c:	cmp	x0, #0x0
  402ea0:	b.le	402ea8 <ferror@plt+0x1248>
  402ea4:	str	w0, [x19, #20]
  402ea8:	ldrsw	x3, [x19, #20]
  402eac:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402eb0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402eb4:	add	x2, x2, #0x42c
  402eb8:	add	x20, x19, #0x18
  402ebc:	mov	x1, #0x18                  	// #24
  402ec0:	str	x3, [x0, #568]
  402ec4:	mov	x0, x20
  402ec8:	bl	401940 <snprintf@plt>
  402ecc:	mov	x0, x20
  402ed0:	bl	401a60 <putenv@plt>
  402ed4:	ldr	w0, [x19, #48]
  402ed8:	cbnz	w0, 402f4c <ferror@plt+0x12ec>
  402edc:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402ee0:	add	x0, x0, #0x438
  402ee4:	bl	401c00 <getenv@plt>
  402ee8:	mov	w2, #0xffffffff            	// #-1
  402eec:	str	w2, [x19, #48]
  402ef0:	cbz	x0, 402f4c <ferror@plt+0x12ec>
  402ef4:	ldrb	w1, [x0]
  402ef8:	cbz	w1, 402f4c <ferror@plt+0x12ec>
  402efc:	add	x1, sp, #0x28
  402f00:	mov	w2, #0x0                   	// #0
  402f04:	bl	401b10 <strtol@plt>
  402f08:	ldr	x1, [sp, #40]
  402f0c:	ldrb	w1, [x1]
  402f10:	cbnz	w1, 402f20 <ferror@plt+0x12c0>
  402f14:	cmp	x0, #0x0
  402f18:	b.le	402f20 <ferror@plt+0x12c0>
  402f1c:	str	w0, [x19, #48]
  402f20:	ldrsw	x3, [x19, #48]
  402f24:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402f28:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402f2c:	add	x2, x2, #0x43e
  402f30:	add	x20, x19, #0x34
  402f34:	mov	x1, #0x18                  	// #24
  402f38:	str	x3, [x0, #576]
  402f3c:	mov	x0, x20
  402f40:	bl	401940 <snprintf@plt>
  402f44:	mov	x0, x20
  402f48:	bl	401a60 <putenv@plt>
  402f4c:	add	x2, sp, #0x28
  402f50:	mov	x1, #0x5413                	// #21523
  402f54:	mov	w0, #0x2                   	// #2
  402f58:	bl	401c40 <ioctl@plt>
  402f5c:	cbnz	w0, 402fac <ferror@plt+0x134c>
  402f60:	ldr	w1, [x19, #20]
  402f64:	ldr	w0, [x19, #48]
  402f68:	tbnz	w1, #31, 402fb8 <ferror@plt+0x1358>
  402f6c:	tbz	w0, #31, 402fac <ferror@plt+0x134c>
  402f70:	ldrh	w3, [sp, #40]
  402f74:	cbz	w3, 402fa4 <ferror@plt+0x1344>
  402f78:	and	x3, x3, #0xffff
  402f7c:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402f80:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402f84:	add	x2, x2, #0x43e
  402f88:	add	x20, x19, #0x34
  402f8c:	mov	x1, #0x18                  	// #24
  402f90:	str	x3, [x0, #576]
  402f94:	mov	x0, x20
  402f98:	bl	401940 <snprintf@plt>
  402f9c:	mov	x0, x20
  402fa0:	bl	401a60 <putenv@plt>
  402fa4:	ldr	w0, [x19, #20]
  402fa8:	tbnz	w0, #31, 402fbc <ferror@plt+0x135c>
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x29, x30, [sp], #48
  402fb4:	ret
  402fb8:	tbnz	w0, #31, 402f70 <ferror@plt+0x1310>
  402fbc:	ldrh	w3, [sp, #42]
  402fc0:	cbz	w3, 402fac <ferror@plt+0x134c>
  402fc4:	and	x3, x3, #0xffff
  402fc8:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402fcc:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402fd0:	add	x2, x2, #0x42c
  402fd4:	add	x19, x19, #0x18
  402fd8:	mov	x1, #0x18                  	// #24
  402fdc:	str	x3, [x0, #568]
  402fe0:	mov	x0, x19
  402fe4:	bl	401940 <snprintf@plt>
  402fe8:	mov	x0, x19
  402fec:	bl	401a60 <putenv@plt>
  402ff0:	b	402fac <ferror@plt+0x134c>
  402ff4:	stp	x29, x30, [sp, #-16]!
  402ff8:	adrp	x0, 416000 <ferror@plt+0x143a0>
  402ffc:	mov	x29, sp
  403000:	ldr	w0, [x0, #1128]
  403004:	cbz	w0, 40300c <ferror@plt+0x13ac>
  403008:	bl	401b50 <endwin@plt>
  40300c:	mov	w0, #0x0                   	// #0
  403010:	bl	401860 <exit@plt>
  403014:	stp	x29, x30, [sp, #-64]!
  403018:	mov	x29, sp
  40301c:	stp	x19, x20, [sp, #16]
  403020:	mov	x19, x0
  403024:	str	x21, [sp, #32]
  403028:	mov	x21, x1
  40302c:	str	xzr, [sp, #56]
  403030:	bl	401bf0 <__errno_location@plt>
  403034:	mov	x20, x0
  403038:	cbz	x19, 403078 <ferror@plt+0x1418>
  40303c:	ldrb	w0, [x19]
  403040:	cbz	w0, 403078 <ferror@plt+0x1418>
  403044:	str	wzr, [x20]
  403048:	add	x1, sp, #0x38
  40304c:	mov	x0, x19
  403050:	mov	w2, #0xa                   	// #10
  403054:	bl	401b10 <strtol@plt>
  403058:	ldr	w1, [x20]
  40305c:	cbnz	w1, 403078 <ferror@plt+0x1418>
  403060:	ldr	x1, [sp, #56]
  403064:	cmp	x1, x19
  403068:	b.eq	403078 <ferror@plt+0x1418>  // b.none
  40306c:	cbz	x1, 403078 <ferror@plt+0x1418>
  403070:	ldrb	w1, [x1]
  403074:	cbz	w1, 403094 <ferror@plt+0x1434>
  403078:	ldr	w1, [x20]
  40307c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403080:	mov	x4, x19
  403084:	mov	x3, x21
  403088:	add	x2, x2, #0x600
  40308c:	mov	w0, #0x1                   	// #1
  403090:	bl	401870 <error@plt>
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldr	x21, [sp, #32]
  40309c:	ldp	x29, x30, [sp], #64
  4030a0:	ret
  4030a4:	stp	x29, x30, [sp, #-64]!
  4030a8:	mov	x29, sp
  4030ac:	stp	x19, x20, [sp, #16]
  4030b0:	mov	x19, x0
  4030b4:	str	x21, [sp, #32]
  4030b8:	mov	x21, x1
  4030bc:	str	xzr, [sp, #56]
  4030c0:	bl	401bf0 <__errno_location@plt>
  4030c4:	mov	x20, x0
  4030c8:	cbz	x19, 403104 <ferror@plt+0x14a4>
  4030cc:	ldrb	w0, [x19]
  4030d0:	cbz	w0, 403104 <ferror@plt+0x14a4>
  4030d4:	str	wzr, [x20]
  4030d8:	mov	x0, x19
  4030dc:	add	x1, sp, #0x38
  4030e0:	bl	401890 <strtod@plt>
  4030e4:	ldr	w0, [x20]
  4030e8:	cbnz	w0, 403104 <ferror@plt+0x14a4>
  4030ec:	ldr	x0, [sp, #56]
  4030f0:	cmp	x0, x19
  4030f4:	b.eq	403104 <ferror@plt+0x14a4>  // b.none
  4030f8:	cbz	x0, 403104 <ferror@plt+0x14a4>
  4030fc:	ldrb	w0, [x0]
  403100:	cbz	w0, 403120 <ferror@plt+0x14c0>
  403104:	ldr	w1, [x20]
  403108:	adrp	x2, 405000 <ferror@plt+0x33a0>
  40310c:	mov	x4, x19
  403110:	mov	x3, x21
  403114:	add	x2, x2, #0x600
  403118:	mov	w0, #0x1                   	// #1
  40311c:	bl	401870 <error@plt>
  403120:	ldp	x19, x20, [sp, #16]
  403124:	ldr	x21, [sp, #32]
  403128:	ldp	x29, x30, [sp], #64
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-112]!
  403134:	mov	x29, sp
  403138:	stp	x19, x20, [sp, #16]
  40313c:	stp	x21, x22, [sp, #32]
  403140:	mov	x22, x0
  403144:	stp	x23, x24, [sp, #48]
  403148:	mov	x23, x1
  40314c:	str	x25, [sp, #64]
  403150:	cbz	x0, 4032cc <ferror@plt+0x166c>
  403154:	ldrb	w0, [x0]
  403158:	cbz	w0, 4032cc <ferror@plt+0x166c>
  40315c:	bl	401b00 <__ctype_b_loc@plt>
  403160:	mov	x19, x22
  403164:	ldr	x25, [x0]
  403168:	ldrb	w1, [x19]
  40316c:	ldrb	w0, [x19]
  403170:	ldrh	w1, [x25, x1, lsl #1]
  403174:	tbnz	w1, #13, 4031ec <ferror@plt+0x158c>
  403178:	cmp	w0, #0x2d
  40317c:	b.ne	4031f4 <ferror@plt+0x1594>  // b.any
  403180:	add	x19, x19, #0x1
  403184:	mov	w24, #0x1                   	// #1
  403188:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40318c:	add	x0, x0, #0x610
  403190:	mov	x20, x19
  403194:	ldr	q2, [x0]
  403198:	ldrb	w0, [x20]
  40319c:	ldrh	w0, [x25, x0, lsl #1]
  4031a0:	tbnz	w0, #11, 403208 <ferror@plt+0x15a8>
  4031a4:	mov	x21, #0x0                   	// #0
  4031a8:	mov	x20, #0x0                   	// #0
  4031ac:	ldrb	w1, [x19]
  4031b0:	ldrb	w0, [x19]
  4031b4:	ldrh	w1, [x25, x1, lsl #1]
  4031b8:	tbnz	w1, #11, 403228 <ferror@plt+0x15c8>
  4031bc:	cbnz	w0, 403280 <ferror@plt+0x1620>
  4031c0:	cbz	w24, 4031c8 <ferror@plt+0x1568>
  4031c4:	eor	x20, x20, #0x8000000000000000
  4031c8:	stp	x21, x20, [sp, #80]
  4031cc:	ldr	q0, [sp, #80]
  4031d0:	bl	404cf4 <ferror@plt+0x3094>
  4031d4:	ldp	x19, x20, [sp, #16]
  4031d8:	ldp	x21, x22, [sp, #32]
  4031dc:	ldp	x23, x24, [sp, #48]
  4031e0:	ldr	x25, [sp, #64]
  4031e4:	ldp	x29, x30, [sp], #112
  4031e8:	ret
  4031ec:	add	x19, x19, #0x1
  4031f0:	b	403168 <ferror@plt+0x1508>
  4031f4:	cmp	w0, #0x2b
  4031f8:	b.ne	403200 <ferror@plt+0x15a0>  // b.any
  4031fc:	add	x19, x19, #0x1
  403200:	mov	w24, #0x0                   	// #0
  403204:	b	403188 <ferror@plt+0x1528>
  403208:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40320c:	add	x0, x0, #0x620
  403210:	mov	v0.16b, v2.16b
  403214:	add	x20, x20, #0x1
  403218:	ldr	q1, [x0]
  40321c:	bl	40460c <ferror@plt+0x29ac>
  403220:	mov	v2.16b, v0.16b
  403224:	b	403198 <ferror@plt+0x1538>
  403228:	sub	w0, w0, #0x30
  40322c:	str	q2, [sp, #80]
  403230:	bl	404c98 <ferror@plt+0x3038>
  403234:	add	x19, x19, #0x1
  403238:	ldr	q2, [sp, #80]
  40323c:	mov	v1.16b, v2.16b
  403240:	str	q2, [sp, #96]
  403244:	bl	40460c <ferror@plt+0x29ac>
  403248:	stp	x21, x20, [sp, #80]
  40324c:	mov	v1.16b, v0.16b
  403250:	ldr	q0, [sp, #80]
  403254:	bl	40343c <ferror@plt+0x17dc>
  403258:	str	q0, [sp, #80]
  40325c:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403260:	add	x0, x0, #0x620
  403264:	ldr	q2, [sp, #96]
  403268:	ldr	q1, [x0]
  40326c:	mov	v0.16b, v2.16b
  403270:	bl	403e5c <ferror@plt+0x21fc>
  403274:	mov	v2.16b, v0.16b
  403278:	ldp	x21, x20, [sp, #80]
  40327c:	b	4031ac <ferror@plt+0x154c>
  403280:	and	w0, w0, #0xfffffffd
  403284:	cmp	w0, #0x2c
  403288:	b.eq	4032a8 <ferror@plt+0x1648>  // b.none
  40328c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403290:	mov	x4, x22
  403294:	mov	x3, x23
  403298:	add	x2, x2, #0x600
  40329c:	mov	w1, #0x16                  	// #22
  4032a0:	mov	w0, #0x1                   	// #1
  4032a4:	bl	401870 <error@plt>
  4032a8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4032ac:	add	x0, x0, #0x610
  4032b0:	add	x19, x19, #0x1
  4032b4:	ldr	q2, [x0]
  4032b8:	ldrb	w1, [x19]
  4032bc:	ldrb	w0, [x19]
  4032c0:	ldrh	w1, [x25, x1, lsl #1]
  4032c4:	tbnz	w1, #11, 4032e8 <ferror@plt+0x1688>
  4032c8:	cbz	w0, 4031c0 <ferror@plt+0x1560>
  4032cc:	bl	401bf0 <__errno_location@plt>
  4032d0:	ldr	w1, [x0]
  4032d4:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4032d8:	mov	x4, x22
  4032dc:	mov	x3, x23
  4032e0:	add	x2, x2, #0x600
  4032e4:	b	4032a0 <ferror@plt+0x1640>
  4032e8:	sub	w0, w0, #0x30
  4032ec:	str	q2, [sp, #80]
  4032f0:	bl	404c98 <ferror@plt+0x3038>
  4032f4:	add	x19, x19, #0x1
  4032f8:	ldr	q2, [sp, #80]
  4032fc:	mov	v1.16b, v2.16b
  403300:	str	q2, [sp, #96]
  403304:	bl	40460c <ferror@plt+0x29ac>
  403308:	stp	x21, x20, [sp, #80]
  40330c:	mov	v1.16b, v0.16b
  403310:	ldr	q0, [sp, #80]
  403314:	bl	40343c <ferror@plt+0x17dc>
  403318:	str	q0, [sp, #80]
  40331c:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403320:	add	x0, x0, #0x620
  403324:	ldr	q2, [sp, #96]
  403328:	ldr	q1, [x0]
  40332c:	mov	v0.16b, v2.16b
  403330:	bl	403e5c <ferror@plt+0x21fc>
  403334:	mov	v2.16b, v0.16b
  403338:	ldp	x21, x20, [sp, #80]
  40333c:	b	4032b8 <ferror@plt+0x1658>
  403340:	stp	x29, x30, [sp, #-48]!
  403344:	mov	x29, sp
  403348:	stp	x19, x20, [sp, #16]
  40334c:	mov	x19, x0
  403350:	str	x21, [sp, #32]
  403354:	bl	401930 <__fpending@plt>
  403358:	mov	x20, x0
  40335c:	mov	x0, x19
  403360:	bl	401c60 <ferror@plt>
  403364:	mov	w21, w0
  403368:	mov	x0, x19
  40336c:	bl	401970 <fclose@plt>
  403370:	cbnz	w21, 40339c <ferror@plt+0x173c>
  403374:	cbz	w0, 40338c <ferror@plt+0x172c>
  403378:	cbnz	x20, 4033b4 <ferror@plt+0x1754>
  40337c:	bl	401bf0 <__errno_location@plt>
  403380:	ldr	w0, [x0]
  403384:	cmp	w0, #0x9
  403388:	csetm	w0, ne  // ne = any
  40338c:	ldp	x19, x20, [sp, #16]
  403390:	ldr	x21, [sp, #32]
  403394:	ldp	x29, x30, [sp], #48
  403398:	ret
  40339c:	cbnz	w0, 4033b4 <ferror@plt+0x1754>
  4033a0:	bl	401bf0 <__errno_location@plt>
  4033a4:	ldr	w1, [x0]
  4033a8:	cmp	w1, #0x20
  4033ac:	b.eq	4033b4 <ferror@plt+0x1754>  // b.none
  4033b0:	str	wzr, [x0]
  4033b4:	mov	w0, #0xffffffff            	// #-1
  4033b8:	b	40338c <ferror@plt+0x172c>
  4033bc:	stp	x29, x30, [sp, #-32]!
  4033c0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  4033c4:	mov	x29, sp
  4033c8:	ldr	x0, [x0, #1016]
  4033cc:	str	x19, [sp, #16]
  4033d0:	bl	403340 <ferror@plt+0x16e0>
  4033d4:	cbz	w0, 403420 <ferror@plt+0x17c0>
  4033d8:	bl	401bf0 <__errno_location@plt>
  4033dc:	mov	x19, x0
  4033e0:	ldr	w0, [x0]
  4033e4:	cmp	w0, #0x20
  4033e8:	b.eq	403420 <ferror@plt+0x17c0>  // b.none
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	add	x1, x1, #0x630
  4033fc:	bl	401bb0 <dcgettext@plt>
  403400:	mov	x3, x0
  403404:	ldr	w1, [x19]
  403408:	adrp	x2, 405000 <ferror@plt+0x33a0>
  40340c:	mov	w0, #0x0                   	// #0
  403410:	add	x2, x2, #0x4ee
  403414:	bl	401870 <error@plt>
  403418:	mov	w0, #0x1                   	// #1
  40341c:	bl	401830 <_exit@plt>
  403420:	adrp	x0, 416000 <ferror@plt+0x143a0>
  403424:	ldr	x0, [x0, #992]
  403428:	bl	403340 <ferror@plt+0x16e0>
  40342c:	cbnz	w0, 403418 <ferror@plt+0x17b8>
  403430:	ldr	x19, [sp, #16]
  403434:	ldp	x29, x30, [sp], #32
  403438:	ret
  40343c:	stp	x29, x30, [sp, #-32]!
  403440:	mov	x29, sp
  403444:	str	q0, [sp, #16]
  403448:	ldp	x9, x5, [sp, #16]
  40344c:	str	q1, [sp, #16]
  403450:	ldp	x1, x2, [sp, #16]
  403454:	mrs	x10, fpcr
  403458:	ubfx	x0, x5, #48, #15
  40345c:	ubfx	x12, x2, #48, #15
  403460:	ubfiz	x3, x5, #3, #48
  403464:	lsr	x11, x2, #63
  403468:	mov	x4, x0
  40346c:	ubfiz	x2, x2, #3, #48
  403470:	sub	w0, w0, w12
  403474:	lsr	x8, x5, #63
  403478:	mov	x14, x1
  40347c:	orr	x2, x2, x1, lsr #61
  403480:	cmp	x11, x5, lsr #63
  403484:	orr	x3, x3, x9, lsr #61
  403488:	lsl	x7, x9, #3
  40348c:	mov	x6, x12
  403490:	lsl	x1, x1, #3
  403494:	mov	w5, w0
  403498:	b.ne	4038a0 <ferror@plt+0x1c40>  // b.any
  40349c:	cmp	w0, #0x0
  4034a0:	b.le	4035e0 <ferror@plt+0x1980>
  4034a4:	mov	x9, #0x7fff                	// #32767
  4034a8:	cbnz	x12, 403548 <ferror@plt+0x18e8>
  4034ac:	orr	x5, x2, x1
  4034b0:	cbnz	x5, 4034dc <ferror@plt+0x187c>
  4034b4:	cmp	x4, x9
  4034b8:	b.ne	403c8c <ferror@plt+0x202c>  // b.any
  4034bc:	orr	x1, x3, x7
  4034c0:	cbz	x1, 403d10 <ferror@plt+0x20b0>
  4034c4:	lsr	x0, x3, #50
  4034c8:	mov	x2, x3
  4034cc:	eor	x0, x0, #0x1
  4034d0:	mov	x1, x7
  4034d4:	and	w0, w0, #0x1
  4034d8:	b	403724 <ferror@plt+0x1ac4>
  4034dc:	subs	w5, w0, #0x1
  4034e0:	b.ne	403520 <ferror@plt+0x18c0>  // b.any
  4034e4:	adds	x1, x7, x1
  4034e8:	mov	x7, x1
  4034ec:	adc	x3, x3, x2
  4034f0:	tbz	x3, #51, 403c8c <ferror@plt+0x202c>
  4034f4:	add	x4, x4, #0x1
  4034f8:	mov	x0, #0x7fff                	// #32767
  4034fc:	cmp	x4, x0
  403500:	b.eq	403864 <ferror@plt+0x1c04>  // b.none
  403504:	and	x2, x3, #0xfff7ffffffffffff
  403508:	and	x1, x7, #0x1
  40350c:	orr	x1, x1, x7, lsr #1
  403510:	orr	x1, x1, x3, lsl #63
  403514:	lsr	x2, x2, #1
  403518:	mov	w0, #0x0                   	// #0
  40351c:	b	403614 <ferror@plt+0x19b4>
  403520:	cmp	x4, x9
  403524:	b.ne	403554 <ferror@plt+0x18f4>  // b.any
  403528:	orr	x1, x3, x7
  40352c:	cbz	x1, 403d10 <ferror@plt+0x20b0>
  403530:	lsr	x0, x3, #50
  403534:	mov	x2, x3
  403538:	eor	x0, x0, #0x1
  40353c:	mov	x1, x7
  403540:	and	w0, w0, #0x1
  403544:	b	403614 <ferror@plt+0x19b4>
  403548:	cmp	x4, x9
  40354c:	b.eq	403528 <ferror@plt+0x18c8>  // b.none
  403550:	orr	x2, x2, #0x8000000000000
  403554:	cmp	w5, #0x74
  403558:	b.gt	4035d0 <ferror@plt+0x1970>
  40355c:	cmp	w5, #0x3f
  403560:	b.gt	40359c <ferror@plt+0x193c>
  403564:	mov	w6, #0x40                  	// #64
  403568:	sub	w6, w6, w5
  40356c:	lsr	x9, x1, x5
  403570:	lsl	x1, x1, x6
  403574:	cmp	x1, #0x0
  403578:	lsl	x0, x2, x6
  40357c:	cset	x1, ne  // ne = any
  403580:	orr	x0, x0, x9
  403584:	lsr	x2, x2, x5
  403588:	orr	x0, x0, x1
  40358c:	adds	x1, x0, x7
  403590:	mov	x7, x1
  403594:	adc	x3, x2, x3
  403598:	b	4034f0 <ferror@plt+0x1890>
  40359c:	sub	w0, w5, #0x40
  4035a0:	mov	w6, #0x80                  	// #128
  4035a4:	sub	w6, w6, w5
  4035a8:	cmp	w5, #0x40
  4035ac:	lsr	x0, x2, x0
  4035b0:	lsl	x2, x2, x6
  4035b4:	csel	x2, x2, xzr, ne  // ne = any
  4035b8:	orr	x1, x2, x1
  4035bc:	cmp	x1, #0x0
  4035c0:	cset	x1, ne  // ne = any
  4035c4:	orr	x0, x0, x1
  4035c8:	mov	x2, #0x0                   	// #0
  4035cc:	b	40358c <ferror@plt+0x192c>
  4035d0:	orr	x1, x2, x1
  4035d4:	cmp	x1, #0x0
  4035d8:	cset	x0, ne  // ne = any
  4035dc:	b	4035c8 <ferror@plt+0x1968>
  4035e0:	b.eq	4036e4 <ferror@plt+0x1a84>  // b.none
  4035e4:	mov	x5, #0x7fff                	// #32767
  4035e8:	cbnz	x4, 40368c <ferror@plt+0x1a2c>
  4035ec:	orr	x4, x3, x7
  4035f0:	cbnz	x4, 40361c <ferror@plt+0x19bc>
  4035f4:	cmp	x12, x5
  4035f8:	b.ne	403c9c <ferror@plt+0x203c>  // b.any
  4035fc:	orr	x0, x2, x1
  403600:	cbz	x0, 403ce4 <ferror@plt+0x2084>
  403604:	lsr	x0, x2, #50
  403608:	mov	x4, x6
  40360c:	eor	x0, x0, #0x1
  403610:	and	w0, w0, #0x1
  403614:	mov	w5, #0x0                   	// #0
  403618:	b	403724 <ferror@plt+0x1ac4>
  40361c:	cmn	w0, #0x1
  403620:	b.ne	403638 <ferror@plt+0x19d8>  // b.any
  403624:	adds	x1, x7, x1
  403628:	mov	x7, x1
  40362c:	adc	x3, x3, x2
  403630:	mov	x4, x6
  403634:	b	4034f0 <ferror@plt+0x1890>
  403638:	cmp	x12, x5
  40363c:	b.eq	4035fc <ferror@plt+0x199c>  // b.none
  403640:	mvn	w0, w0
  403644:	cmp	w0, #0x74
  403648:	b.gt	4036d4 <ferror@plt+0x1a74>
  40364c:	cmp	w0, #0x3f
  403650:	b.gt	4036a0 <ferror@plt+0x1a40>
  403654:	mov	w5, #0x40                  	// #64
  403658:	sub	w5, w5, w0
  40365c:	lsr	x9, x7, x0
  403660:	lsl	x7, x7, x5
  403664:	cmp	x7, #0x0
  403668:	cset	x7, ne  // ne = any
  40366c:	lsl	x4, x3, x5
  403670:	orr	x4, x4, x9
  403674:	lsr	x0, x3, x0
  403678:	orr	x7, x4, x7
  40367c:	adds	x1, x7, x1
  403680:	mov	x7, x1
  403684:	adc	x3, x0, x2
  403688:	b	403630 <ferror@plt+0x19d0>
  40368c:	cmp	x12, x5
  403690:	b.eq	4035fc <ferror@plt+0x199c>  // b.none
  403694:	neg	w0, w0
  403698:	orr	x3, x3, #0x8000000000000
  40369c:	b	403644 <ferror@plt+0x19e4>
  4036a0:	sub	w4, w0, #0x40
  4036a4:	mov	w5, #0x80                  	// #128
  4036a8:	sub	w5, w5, w0
  4036ac:	cmp	w0, #0x40
  4036b0:	lsr	x4, x3, x4
  4036b4:	lsl	x3, x3, x5
  4036b8:	csel	x3, x3, xzr, ne  // ne = any
  4036bc:	orr	x3, x3, x7
  4036c0:	cmp	x3, #0x0
  4036c4:	cset	x7, ne  // ne = any
  4036c8:	orr	x7, x4, x7
  4036cc:	mov	x0, #0x0                   	// #0
  4036d0:	b	40367c <ferror@plt+0x1a1c>
  4036d4:	orr	x3, x3, x7
  4036d8:	cmp	x3, #0x0
  4036dc:	cset	x7, ne  // ne = any
  4036e0:	b	4036cc <ferror@plt+0x1a6c>
  4036e4:	add	x0, x4, #0x1
  4036e8:	mov	x13, #0x7fff                	// #32767
  4036ec:	tst	x0, #0x7ffe
  4036f0:	b.ne	403800 <ferror@plt+0x1ba0>  // b.any
  4036f4:	orr	x12, x3, x7
  4036f8:	cbnz	x4, 403764 <ferror@plt+0x1b04>
  4036fc:	cbz	x12, 403cc0 <ferror@plt+0x2060>
  403700:	orr	x0, x2, x1
  403704:	cbz	x0, 403aac <ferror@plt+0x1e4c>
  403708:	adds	x1, x7, x1
  40370c:	mov	x7, x1
  403710:	adc	x3, x3, x2
  403714:	tbz	x3, #51, 403aac <ferror@plt+0x1e4c>
  403718:	and	x2, x3, #0xfff7ffffffffffff
  40371c:	mov	w0, #0x0                   	// #0
  403720:	mov	x4, #0x1                   	// #1
  403724:	tst	x1, #0x7
  403728:	b.eq	403d40 <ferror@plt+0x20e0>  // b.none
  40372c:	and	x3, x10, #0xc00000
  403730:	orr	w0, w0, #0x10
  403734:	cmp	x3, #0x400, lsl #12
  403738:	b.eq	403d2c <ferror@plt+0x20cc>  // b.none
  40373c:	cmp	x3, #0x800, lsl #12
  403740:	b.eq	403d38 <ferror@plt+0x20d8>  // b.none
  403744:	cbnz	x3, 40375c <ferror@plt+0x1afc>
  403748:	and	x3, x1, #0xf
  40374c:	cmp	x3, #0x4
  403750:	b.eq	40375c <ferror@plt+0x1afc>  // b.none
  403754:	adds	x1, x1, #0x4
  403758:	cinc	x2, x2, cs  // cs = hs, nlast
  40375c:	cbz	w5, 403d50 <ferror@plt+0x20f0>
  403760:	b	403d4c <ferror@plt+0x20ec>
  403764:	cmp	x4, x13
  403768:	b.ne	4037cc <ferror@plt+0x1b6c>  // b.any
  40376c:	cbz	x12, 403e30 <ferror@plt+0x21d0>
  403770:	lsr	x0, x3, #50
  403774:	cmp	x6, x4
  403778:	eor	x0, x0, #0x1
  40377c:	and	w0, w0, #0x1
  403780:	b.ne	4037ec <ferror@plt+0x1b8c>  // b.any
  403784:	orr	x4, x2, x1
  403788:	cbz	x4, 403e28 <ferror@plt+0x21c8>
  40378c:	tst	x2, #0x4000000000000
  403790:	csinc	w0, w0, wzr, ne  // ne = any
  403794:	cbz	x12, 4037e4 <ferror@plt+0x1b84>
  403798:	and	x9, x9, #0x1fffffffffffffff
  40379c:	lsr	x1, x3, #3
  4037a0:	orr	x9, x9, x3, lsl #61
  4037a4:	tbz	x3, #50, 4037c0 <ferror@plt+0x1b60>
  4037a8:	lsr	x3, x2, #3
  4037ac:	tbnz	x2, #50, 4037c0 <ferror@plt+0x1b60>
  4037b0:	and	x1, x14, #0x1fffffffffffffff
  4037b4:	mov	x8, x11
  4037b8:	orr	x9, x1, x2, lsl #61
  4037bc:	mov	x1, x3
  4037c0:	extr	x2, x1, x9, #61
  4037c4:	lsl	x1, x9, #3
  4037c8:	b	4037e4 <ferror@plt+0x1b84>
  4037cc:	cmp	x6, x13
  4037d0:	b.ne	4037dc <ferror@plt+0x1b7c>  // b.any
  4037d4:	mov	w0, #0x0                   	// #0
  4037d8:	b	403784 <ferror@plt+0x1b24>
  4037dc:	mov	w0, #0x0                   	// #0
  4037e0:	cbnz	x12, 4037ec <ferror@plt+0x1b8c>
  4037e4:	mov	x4, #0x7fff                	// #32767
  4037e8:	b	403724 <ferror@plt+0x1ac4>
  4037ec:	orr	x1, x2, x1
  4037f0:	cbnz	x1, 403798 <ferror@plt+0x1b38>
  4037f4:	mov	x2, x3
  4037f8:	mov	x1, x7
  4037fc:	b	4037e4 <ferror@plt+0x1b84>
  403800:	cmp	x0, x13
  403804:	b.eq	403824 <ferror@plt+0x1bc4>  // b.none
  403808:	adds	x1, x7, x1
  40380c:	mov	x4, x0
  403810:	adc	x2, x3, x2
  403814:	extr	x1, x2, x1, #1
  403818:	lsr	x2, x2, #1
  40381c:	mov	w0, #0x0                   	// #0
  403820:	b	403724 <ferror@plt+0x1ac4>
  403824:	ands	x1, x10, #0xc00000
  403828:	b.eq	403cf4 <ferror@plt+0x2094>  // b.none
  40382c:	cmp	x1, #0x400, lsl #12
  403830:	b.ne	403848 <ferror@plt+0x1be8>  // b.any
  403834:	cbnz	x8, 403854 <ferror@plt+0x1bf4>
  403838:	mov	x4, x0
  40383c:	mov	x2, #0x0                   	// #0
  403840:	mov	x1, #0x0                   	// #0
  403844:	b	403cfc <ferror@plt+0x209c>
  403848:	cmp	x1, #0x800, lsl #12
  40384c:	b.ne	403854 <ferror@plt+0x1bf4>  // b.any
  403850:	cbnz	x8, 403838 <ferror@plt+0x1bd8>
  403854:	mov	x2, #0xffffffffffffffff    	// #-1
  403858:	mov	x4, #0x7ffe                	// #32766
  40385c:	mov	x1, x2
  403860:	b	403cfc <ferror@plt+0x209c>
  403864:	ands	x1, x10, #0xc00000
  403868:	b.eq	403d04 <ferror@plt+0x20a4>  // b.none
  40386c:	cmp	x1, #0x400, lsl #12
  403870:	b.ne	403884 <ferror@plt+0x1c24>  // b.any
  403874:	cbnz	x8, 403890 <ferror@plt+0x1c30>
  403878:	mov	x2, #0x0                   	// #0
  40387c:	mov	x1, #0x0                   	// #0
  403880:	b	403d08 <ferror@plt+0x20a8>
  403884:	cmp	x1, #0x800, lsl #12
  403888:	b.ne	403890 <ferror@plt+0x1c30>  // b.any
  40388c:	cbnz	x8, 403878 <ferror@plt+0x1c18>
  403890:	mov	x2, #0xffffffffffffffff    	// #-1
  403894:	mov	x4, #0x7ffe                	// #32766
  403898:	mov	x1, x2
  40389c:	b	403d08 <ferror@plt+0x20a8>
  4038a0:	cmp	w0, #0x0
  4038a4:	b.le	403978 <ferror@plt+0x1d18>
  4038a8:	mov	x9, #0x7fff                	// #32767
  4038ac:	cbnz	x12, 403924 <ferror@plt+0x1cc4>
  4038b0:	orr	x5, x2, x1
  4038b4:	cbz	x5, 4034b4 <ferror@plt+0x1854>
  4038b8:	subs	w5, w0, #0x1
  4038bc:	b.ne	4038d8 <ferror@plt+0x1c78>  // b.any
  4038c0:	subs	x7, x7, x1
  4038c4:	sbc	x3, x3, x2
  4038c8:	tbz	x3, #51, 403c8c <ferror@plt+0x202c>
  4038cc:	and	x5, x3, #0x7ffffffffffff
  4038d0:	mov	x6, x7
  4038d4:	b	403bbc <ferror@plt+0x1f5c>
  4038d8:	cmp	x4, x9
  4038dc:	b.eq	403528 <ferror@plt+0x18c8>  // b.none
  4038e0:	cmp	w5, #0x74
  4038e4:	b.gt	403968 <ferror@plt+0x1d08>
  4038e8:	cmp	w5, #0x3f
  4038ec:	b.gt	403934 <ferror@plt+0x1cd4>
  4038f0:	mov	w6, #0x40                  	// #64
  4038f4:	sub	w6, w6, w5
  4038f8:	lsr	x9, x1, x5
  4038fc:	lsl	x1, x1, x6
  403900:	cmp	x1, #0x0
  403904:	lsl	x0, x2, x6
  403908:	cset	x1, ne  // ne = any
  40390c:	orr	x0, x0, x9
  403910:	lsr	x2, x2, x5
  403914:	orr	x0, x0, x1
  403918:	subs	x7, x7, x0
  40391c:	sbc	x3, x3, x2
  403920:	b	4038c8 <ferror@plt+0x1c68>
  403924:	cmp	x4, x9
  403928:	b.eq	403528 <ferror@plt+0x18c8>  // b.none
  40392c:	orr	x2, x2, #0x8000000000000
  403930:	b	4038e0 <ferror@plt+0x1c80>
  403934:	sub	w0, w5, #0x40
  403938:	mov	w6, #0x80                  	// #128
  40393c:	sub	w6, w6, w5
  403940:	cmp	w5, #0x40
  403944:	lsr	x0, x2, x0
  403948:	lsl	x2, x2, x6
  40394c:	csel	x2, x2, xzr, ne  // ne = any
  403950:	orr	x1, x2, x1
  403954:	cmp	x1, #0x0
  403958:	cset	x1, ne  // ne = any
  40395c:	orr	x0, x0, x1
  403960:	mov	x2, #0x0                   	// #0
  403964:	b	403918 <ferror@plt+0x1cb8>
  403968:	orr	x1, x2, x1
  40396c:	cmp	x1, #0x0
  403970:	cset	x0, ne  // ne = any
  403974:	b	403960 <ferror@plt+0x1d00>
  403978:	b.eq	403a78 <ferror@plt+0x1e18>  // b.none
  40397c:	mov	x5, #0x7fff                	// #32767
  403980:	cbnz	x4, 403a20 <ferror@plt+0x1dc0>
  403984:	orr	x4, x3, x7
  403988:	cbnz	x4, 4039b4 <ferror@plt+0x1d54>
  40398c:	cmp	x12, x5
  403990:	b.ne	403cac <ferror@plt+0x204c>  // b.any
  403994:	orr	x0, x2, x1
  403998:	cbz	x0, 403d18 <ferror@plt+0x20b8>
  40399c:	lsr	x0, x2, #50
  4039a0:	mov	x4, x6
  4039a4:	eor	x0, x0, #0x1
  4039a8:	mov	x8, x11
  4039ac:	and	w0, w0, #0x1
  4039b0:	b	403614 <ferror@plt+0x19b4>
  4039b4:	cmn	w0, #0x1
  4039b8:	b.ne	4039d0 <ferror@plt+0x1d70>  // b.any
  4039bc:	subs	x7, x1, x7
  4039c0:	sbc	x3, x2, x3
  4039c4:	mov	x4, x6
  4039c8:	mov	x8, x11
  4039cc:	b	4038c8 <ferror@plt+0x1c68>
  4039d0:	cmp	x12, x5
  4039d4:	b.eq	403994 <ferror@plt+0x1d34>  // b.none
  4039d8:	mvn	w0, w0
  4039dc:	cmp	w0, #0x74
  4039e0:	b.gt	403a68 <ferror@plt+0x1e08>
  4039e4:	cmp	w0, #0x3f
  4039e8:	b.gt	403a34 <ferror@plt+0x1dd4>
  4039ec:	mov	w5, #0x40                  	// #64
  4039f0:	sub	w5, w5, w0
  4039f4:	lsr	x8, x7, x0
  4039f8:	lsl	x7, x7, x5
  4039fc:	cmp	x7, #0x0
  403a00:	lsl	x4, x3, x5
  403a04:	cset	x5, ne  // ne = any
  403a08:	orr	x4, x4, x8
  403a0c:	lsr	x0, x3, x0
  403a10:	orr	x4, x4, x5
  403a14:	subs	x7, x1, x4
  403a18:	sbc	x3, x2, x0
  403a1c:	b	4039c4 <ferror@plt+0x1d64>
  403a20:	cmp	x12, x5
  403a24:	b.eq	403994 <ferror@plt+0x1d34>  // b.none
  403a28:	neg	w0, w0
  403a2c:	orr	x3, x3, #0x8000000000000
  403a30:	b	4039dc <ferror@plt+0x1d7c>
  403a34:	sub	w4, w0, #0x40
  403a38:	mov	w5, #0x80                  	// #128
  403a3c:	sub	w5, w5, w0
  403a40:	cmp	w0, #0x40
  403a44:	lsr	x4, x3, x4
  403a48:	lsl	x3, x3, x5
  403a4c:	csel	x3, x3, xzr, ne  // ne = any
  403a50:	orr	x3, x3, x7
  403a54:	cmp	x3, #0x0
  403a58:	cset	x0, ne  // ne = any
  403a5c:	orr	x4, x4, x0
  403a60:	mov	x0, #0x0                   	// #0
  403a64:	b	403a14 <ferror@plt+0x1db4>
  403a68:	orr	x3, x3, x7
  403a6c:	cmp	x3, #0x0
  403a70:	cset	x4, ne  // ne = any
  403a74:	b	403a60 <ferror@plt+0x1e00>
  403a78:	add	x0, x4, #0x1
  403a7c:	tst	x0, #0x7ffe
  403a80:	b.ne	403b9c <ferror@plt+0x1f3c>  // b.any
  403a84:	orr	x12, x3, x7
  403a88:	orr	x13, x2, x1
  403a8c:	cbnz	x4, 403b08 <ferror@plt+0x1ea8>
  403a90:	cbnz	x12, 403ac8 <ferror@plt+0x1e68>
  403a94:	cbnz	x13, 403ccc <ferror@plt+0x206c>
  403a98:	and	x0, x10, #0xc00000
  403a9c:	mov	x3, #0x0                   	// #0
  403aa0:	cmp	x0, #0x800, lsl #12
  403aa4:	mov	x7, #0x0                   	// #0
  403aa8:	cset	x8, eq  // eq = none
  403aac:	orr	x0, x7, x3
  403ab0:	mov	x2, x3
  403ab4:	cmp	x0, #0x0
  403ab8:	mov	x1, x7
  403abc:	cset	w5, ne  // ne = any
  403ac0:	mov	x4, #0x0                   	// #0
  403ac4:	b	40381c <ferror@plt+0x1bbc>
  403ac8:	cbz	x13, 403aac <ferror@plt+0x1e4c>
  403acc:	subs	x4, x7, x1
  403ad0:	cmp	x7, x1
  403ad4:	sbc	x0, x3, x2
  403ad8:	tbz	x0, #51, 403aec <ferror@plt+0x1e8c>
  403adc:	subs	x7, x1, x7
  403ae0:	sbc	x3, x2, x3
  403ae4:	mov	x8, x11
  403ae8:	b	403aac <ferror@plt+0x1e4c>
  403aec:	orr	x7, x4, x0
  403af0:	cbnz	x7, 403cd8 <ferror@plt+0x2078>
  403af4:	and	x0, x10, #0xc00000
  403af8:	cmp	x0, #0x800, lsl #12
  403afc:	cset	x8, eq  // eq = none
  403b00:	mov	x3, #0x0                   	// #0
  403b04:	b	403aac <ferror@plt+0x1e4c>
  403b08:	mov	x0, #0x7fff                	// #32767
  403b0c:	cmp	x4, x0
  403b10:	b.ne	403b70 <ferror@plt+0x1f10>  // b.any
  403b14:	cbz	x12, 403e18 <ferror@plt+0x21b8>
  403b18:	lsr	x0, x3, #50
  403b1c:	cmp	x6, x4
  403b20:	eor	x0, x0, #0x1
  403b24:	and	w0, w0, #0x1
  403b28:	b.ne	403b94 <ferror@plt+0x1f34>  // b.any
  403b2c:	cbz	x13, 403e40 <ferror@plt+0x21e0>
  403b30:	tst	x2, #0x4000000000000
  403b34:	csinc	w0, w0, wzr, ne  // ne = any
  403b38:	cbz	x12, 403b88 <ferror@plt+0x1f28>
  403b3c:	and	x9, x9, #0x1fffffffffffffff
  403b40:	lsr	x4, x3, #3
  403b44:	orr	x1, x9, x3, lsl #61
  403b48:	tbz	x3, #50, 403b64 <ferror@plt+0x1f04>
  403b4c:	lsr	x3, x2, #3
  403b50:	tbnz	x2, #50, 403b64 <ferror@plt+0x1f04>
  403b54:	and	x1, x14, #0x1fffffffffffffff
  403b58:	mov	x4, x3
  403b5c:	orr	x1, x1, x2, lsl #61
  403b60:	mov	x8, x11
  403b64:	extr	x2, x4, x1, #61
  403b68:	lsl	x1, x1, #3
  403b6c:	b	4037e4 <ferror@plt+0x1b84>
  403b70:	cmp	x6, x0
  403b74:	b.ne	403b80 <ferror@plt+0x1f20>  // b.any
  403b78:	mov	w0, #0x0                   	// #0
  403b7c:	b	403b2c <ferror@plt+0x1ecc>
  403b80:	mov	w0, #0x0                   	// #0
  403b84:	cbnz	x12, 403b94 <ferror@plt+0x1f34>
  403b88:	cbz	x13, 403e44 <ferror@plt+0x21e4>
  403b8c:	mov	x8, x11
  403b90:	b	4037e4 <ferror@plt+0x1b84>
  403b94:	cbnz	x13, 403b3c <ferror@plt+0x1edc>
  403b98:	b	4037f4 <ferror@plt+0x1b94>
  403b9c:	subs	x0, x7, x1
  403ba0:	cmp	x7, x1
  403ba4:	mov	x6, x0
  403ba8:	sbc	x5, x3, x2
  403bac:	tbz	x5, #51, 403c38 <ferror@plt+0x1fd8>
  403bb0:	subs	x6, x1, x7
  403bb4:	mov	x8, x11
  403bb8:	sbc	x5, x2, x3
  403bbc:	clz	x0, x6
  403bc0:	cmp	x5, #0x0
  403bc4:	add	w0, w0, #0x40
  403bc8:	clz	x3, x5
  403bcc:	csel	w3, w0, w3, eq  // eq = none
  403bd0:	sub	w0, w3, #0xc
  403bd4:	cmp	w0, #0x3f
  403bd8:	b.gt	403c44 <ferror@plt+0x1fe4>
  403bdc:	neg	w3, w0
  403be0:	lsl	x5, x5, x0
  403be4:	lsl	x7, x6, x0
  403be8:	lsr	x3, x6, x3
  403bec:	orr	x3, x3, x5
  403bf0:	sxtw	x1, w0
  403bf4:	cmp	x4, w0, sxtw
  403bf8:	b.gt	403c84 <ferror@plt+0x2024>
  403bfc:	sub	w4, w0, w4
  403c00:	add	w2, w4, #0x1
  403c04:	cmp	w2, #0x3f
  403c08:	b.gt	403c54 <ferror@plt+0x1ff4>
  403c0c:	mov	w1, #0x40                  	// #64
  403c10:	sub	w1, w1, w2
  403c14:	lsr	x4, x7, x2
  403c18:	lsl	x0, x3, x1
  403c1c:	orr	x0, x0, x4
  403c20:	lsl	x1, x7, x1
  403c24:	cmp	x1, #0x0
  403c28:	cset	x1, ne  // ne = any
  403c2c:	lsr	x3, x3, x2
  403c30:	orr	x7, x0, x1
  403c34:	b	403aac <ferror@plt+0x1e4c>
  403c38:	orr	x7, x0, x5
  403c3c:	cbnz	x7, 403bbc <ferror@plt+0x1f5c>
  403c40:	b	403af4 <ferror@plt+0x1e94>
  403c44:	sub	w3, w3, #0x4c
  403c48:	mov	x7, #0x0                   	// #0
  403c4c:	lsl	x3, x6, x3
  403c50:	b	403bf0 <ferror@plt+0x1f90>
  403c54:	sub	w4, w4, #0x3f
  403c58:	mov	w0, #0x80                  	// #128
  403c5c:	sub	w0, w0, w2
  403c60:	cmp	w2, #0x40
  403c64:	lsr	x4, x3, x4
  403c68:	lsl	x3, x3, x0
  403c6c:	csel	x3, x3, xzr, ne  // ne = any
  403c70:	orr	x3, x7, x3
  403c74:	cmp	x3, #0x0
  403c78:	cset	x3, ne  // ne = any
  403c7c:	orr	x7, x4, x3
  403c80:	b	403b00 <ferror@plt+0x1ea0>
  403c84:	sub	x4, x4, x1
  403c88:	and	x3, x3, #0xfff7ffffffffffff
  403c8c:	cbz	x4, 403aac <ferror@plt+0x1e4c>
  403c90:	mov	x2, x3
  403c94:	mov	x1, x7
  403c98:	b	403518 <ferror@plt+0x18b8>
  403c9c:	mov	x3, x2
  403ca0:	mov	x7, x1
  403ca4:	mov	x4, x12
  403ca8:	b	403c8c <ferror@plt+0x202c>
  403cac:	mov	x3, x2
  403cb0:	mov	x7, x1
  403cb4:	mov	x4, x12
  403cb8:	mov	x8, x11
  403cbc:	b	403c8c <ferror@plt+0x202c>
  403cc0:	mov	x3, x2
  403cc4:	mov	x7, x1
  403cc8:	b	403aac <ferror@plt+0x1e4c>
  403ccc:	mov	x3, x2
  403cd0:	mov	x7, x1
  403cd4:	b	403ae4 <ferror@plt+0x1e84>
  403cd8:	mov	x3, x0
  403cdc:	mov	x7, x4
  403ce0:	b	403aac <ferror@plt+0x1e4c>
  403ce4:	mov	x4, x6
  403ce8:	mov	x2, #0x0                   	// #0
  403cec:	mov	x1, #0x0                   	// #0
  403cf0:	b	403518 <ferror@plt+0x18b8>
  403cf4:	mov	x4, x0
  403cf8:	mov	x2, #0x0                   	// #0
  403cfc:	mov	w0, #0x14                  	// #20
  403d00:	b	403724 <ferror@plt+0x1ac4>
  403d04:	mov	x2, #0x0                   	// #0
  403d08:	mov	w0, #0x14                  	// #20
  403d0c:	b	403614 <ferror@plt+0x19b4>
  403d10:	mov	x2, #0x0                   	// #0
  403d14:	b	403518 <ferror@plt+0x18b8>
  403d18:	mov	x4, x6
  403d1c:	mov	x8, x11
  403d20:	mov	x2, #0x0                   	// #0
  403d24:	mov	x1, #0x0                   	// #0
  403d28:	b	403518 <ferror@plt+0x18b8>
  403d2c:	cbnz	x8, 40375c <ferror@plt+0x1afc>
  403d30:	adds	x1, x1, #0x8
  403d34:	b	403758 <ferror@plt+0x1af8>
  403d38:	cbz	x8, 40375c <ferror@plt+0x1afc>
  403d3c:	b	403d30 <ferror@plt+0x20d0>
  403d40:	cbz	w5, 403d50 <ferror@plt+0x20f0>
  403d44:	tbnz	w0, #4, 403d4c <ferror@plt+0x20ec>
  403d48:	tbz	w10, #11, 403d50 <ferror@plt+0x20f0>
  403d4c:	orr	w0, w0, #0x8
  403d50:	tbz	x2, #51, 403d68 <ferror@plt+0x2108>
  403d54:	add	x4, x4, #0x1
  403d58:	mov	x3, #0x7fff                	// #32767
  403d5c:	cmp	x4, x3
  403d60:	b.eq	403dc0 <ferror@plt+0x2160>  // b.none
  403d64:	and	x2, x2, #0xfff7ffffffffffff
  403d68:	mov	x3, #0x7fff                	// #32767
  403d6c:	extr	x1, x2, x1, #3
  403d70:	cmp	x4, x3
  403d74:	lsr	x2, x2, #3
  403d78:	b.ne	403d8c <ferror@plt+0x212c>  // b.any
  403d7c:	orr	x3, x1, x2
  403d80:	orr	x2, x2, #0x800000000000
  403d84:	cmp	x3, #0x0
  403d88:	csel	x2, x2, xzr, ne  // ne = any
  403d8c:	and	x4, x4, #0x7fff
  403d90:	mov	x7, #0x0                   	// #0
  403d94:	bfxil	x7, x2, #0, #48
  403d98:	orr	w8, w4, w8, lsl #15
  403d9c:	fmov	d0, x1
  403da0:	bfi	x7, x8, #48, #16
  403da4:	fmov	v0.d[1], x7
  403da8:	cbz	w0, 403db8 <ferror@plt+0x2158>
  403dac:	str	q0, [sp, #16]
  403db0:	bl	404fa0 <ferror@plt+0x3340>
  403db4:	ldr	q0, [sp, #16]
  403db8:	ldp	x29, x30, [sp], #32
  403dbc:	ret
  403dc0:	ands	x1, x10, #0xc00000
  403dc4:	b.eq	403de0 <ferror@plt+0x2180>  // b.none
  403dc8:	cmp	x1, #0x400, lsl #12
  403dcc:	b.ne	403df0 <ferror@plt+0x2190>  // b.any
  403dd0:	cmp	x8, #0x0
  403dd4:	mov	x2, #0x7ffe                	// #32766
  403dd8:	csetm	x1, ne  // ne = any
  403ddc:	csel	x4, x4, x2, eq  // eq = none
  403de0:	mov	w2, #0x14                  	// #20
  403de4:	orr	w0, w0, w2
  403de8:	mov	x2, x1
  403dec:	b	403d68 <ferror@plt+0x2108>
  403df0:	cmp	x1, #0x800, lsl #12
  403df4:	b.ne	403e0c <ferror@plt+0x21ac>  // b.any
  403df8:	cmp	x8, #0x0
  403dfc:	mov	x2, #0x7ffe                	// #32766
  403e00:	csetm	x1, eq  // eq = none
  403e04:	csel	x4, x4, x2, ne  // ne = any
  403e08:	b	403de0 <ferror@plt+0x2180>
  403e0c:	mov	x1, #0xffffffffffffffff    	// #-1
  403e10:	mov	x4, #0x7ffe                	// #32766
  403e14:	b	403de0 <ferror@plt+0x2180>
  403e18:	cmp	x6, x4
  403e1c:	b.eq	403b78 <ferror@plt+0x1f18>  // b.none
  403e20:	mov	w0, #0x0                   	// #0
  403e24:	b	403b88 <ferror@plt+0x1f28>
  403e28:	cbz	x12, 4037e4 <ferror@plt+0x1b84>
  403e2c:	b	4037f4 <ferror@plt+0x1b94>
  403e30:	cmp	x6, x4
  403e34:	b.eq	4037d4 <ferror@plt+0x1b74>  // b.none
  403e38:	mov	w0, #0x0                   	// #0
  403e3c:	b	4037e4 <ferror@plt+0x1b84>
  403e40:	cbnz	x12, 4037f4 <ferror@plt+0x1b94>
  403e44:	mov	x8, #0x0                   	// #0
  403e48:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  403e4c:	mov	x1, #0xfffffffffffffff8    	// #-8
  403e50:	mov	x4, #0x7fff                	// #32767
  403e54:	mov	w0, #0x1                   	// #1
  403e58:	b	403724 <ferror@plt+0x1ac4>
  403e5c:	stp	x29, x30, [sp, #-32]!
  403e60:	mov	x29, sp
  403e64:	str	q0, [sp, #16]
  403e68:	ldp	x1, x10, [sp, #16]
  403e6c:	str	q1, [sp, #16]
  403e70:	ldp	x8, x9, [sp, #16]
  403e74:	mrs	x6, fpcr
  403e78:	ubfx	x4, x10, #0, #48
  403e7c:	ubfx	x11, x10, #48, #15
  403e80:	lsr	x10, x10, #63
  403e84:	and	w5, w10, #0xff
  403e88:	cbz	w11, 403ebc <ferror@plt+0x225c>
  403e8c:	mov	w2, #0x7fff                	// #32767
  403e90:	cmp	w11, w2
  403e94:	b.eq	403f1c <ferror@plt+0x22bc>  // b.none
  403e98:	and	x11, x11, #0xffff
  403e9c:	extr	x2, x4, x1, #61
  403ea0:	mov	x12, #0xffffffffffffc001    	// #-16383
  403ea4:	orr	x2, x2, #0x8000000000000
  403ea8:	lsl	x1, x1, #3
  403eac:	add	x11, x11, x12
  403eb0:	mov	x14, #0x0                   	// #0
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	b	403f38 <ferror@plt+0x22d8>
  403ebc:	orr	x2, x4, x1
  403ec0:	cbz	x2, 403fb0 <ferror@plt+0x2350>
  403ec4:	clz	x2, x1
  403ec8:	cmp	x4, #0x0
  403ecc:	add	x2, x2, #0x40
  403ed0:	clz	x11, x4
  403ed4:	csel	x0, x2, x11, eq  // eq = none
  403ed8:	sub	x2, x0, #0xf
  403edc:	cmp	x2, #0x3c
  403ee0:	b.gt	403f0c <ferror@plt+0x22ac>
  403ee4:	add	w7, w2, #0x3
  403ee8:	mov	w3, #0x3d                  	// #61
  403eec:	sub	w2, w3, w2
  403ef0:	lsl	x4, x4, x7
  403ef4:	lsr	x2, x1, x2
  403ef8:	orr	x2, x2, x4
  403efc:	lsl	x1, x1, x7
  403f00:	mov	x11, #0xffffffffffffc011    	// #-16367
  403f04:	sub	x11, x11, x0
  403f08:	b	403eb0 <ferror@plt+0x2250>
  403f0c:	sub	w2, w2, #0x3d
  403f10:	lsl	x2, x1, x2
  403f14:	mov	x1, #0x0                   	// #0
  403f18:	b	403f00 <ferror@plt+0x22a0>
  403f1c:	orr	x2, x4, x1
  403f20:	cbz	x2, 403fc0 <ferror@plt+0x2360>
  403f24:	lsr	x0, x4, #47
  403f28:	mov	x2, x4
  403f2c:	eor	w0, w0, #0x1
  403f30:	mov	x11, #0x7fff                	// #32767
  403f34:	mov	x14, #0x3                   	// #3
  403f38:	lsr	x13, x9, #63
  403f3c:	ubfx	x7, x9, #0, #48
  403f40:	ubfx	x4, x9, #48, #15
  403f44:	and	w3, w13, #0xff
  403f48:	cbz	w4, 403fd0 <ferror@plt+0x2370>
  403f4c:	mov	w9, #0x7fff                	// #32767
  403f50:	cmp	w4, w9
  403f54:	b.eq	404030 <ferror@plt+0x23d0>  // b.none
  403f58:	and	x4, x4, #0xffff
  403f5c:	extr	x7, x7, x8, #61
  403f60:	mov	x9, #0xffffffffffffc001    	// #-16383
  403f64:	orr	x7, x7, #0x8000000000000
  403f68:	lsl	x8, x8, #3
  403f6c:	add	x4, x4, x9
  403f70:	mov	x12, #0x0                   	// #0
  403f74:	eor	w5, w5, w3
  403f78:	orr	x3, x12, x14, lsl #2
  403f7c:	sub	x3, x3, #0x1
  403f80:	and	x5, x5, #0xff
  403f84:	sub	x9, x11, x4
  403f88:	cmp	x3, #0xe
  403f8c:	b.hi	404074 <ferror@plt+0x2414>  // b.pmore
  403f90:	cmp	w3, #0xe
  403f94:	b.hi	404074 <ferror@plt+0x2414>  // b.pmore
  403f98:	adrp	x4, 405000 <ferror@plt+0x33a0>
  403f9c:	add	x4, x4, #0x63c
  403fa0:	ldrh	w3, [x4, w3, uxtw #1]
  403fa4:	adr	x4, 403fb0 <ferror@plt+0x2350>
  403fa8:	add	x3, x4, w3, sxth #2
  403fac:	br	x3
  403fb0:	mov	x1, #0x0                   	// #0
  403fb4:	mov	x11, #0x0                   	// #0
  403fb8:	mov	x14, #0x1                   	// #1
  403fbc:	b	403eb4 <ferror@plt+0x2254>
  403fc0:	mov	x1, #0x0                   	// #0
  403fc4:	mov	x11, #0x7fff                	// #32767
  403fc8:	mov	x14, #0x2                   	// #2
  403fcc:	b	403eb4 <ferror@plt+0x2254>
  403fd0:	orr	x4, x7, x8
  403fd4:	cbz	x4, 40404c <ferror@plt+0x23ec>
  403fd8:	clz	x12, x8
  403fdc:	cmp	x7, #0x0
  403fe0:	add	x12, x12, #0x40
  403fe4:	clz	x9, x7
  403fe8:	csel	x9, x12, x9, eq  // eq = none
  403fec:	sub	x12, x9, #0xf
  403ff0:	cmp	x12, #0x3c
  403ff4:	b.gt	404020 <ferror@plt+0x23c0>
  403ff8:	add	w16, w12, #0x3
  403ffc:	mov	w15, #0x3d                  	// #61
  404000:	sub	w12, w15, w12
  404004:	lsl	x7, x7, x16
  404008:	lsr	x12, x8, x12
  40400c:	orr	x7, x12, x7
  404010:	lsl	x8, x8, x16
  404014:	mov	x4, #0xffffffffffffc011    	// #-16367
  404018:	sub	x4, x4, x9
  40401c:	b	403f70 <ferror@plt+0x2310>
  404020:	sub	w7, w12, #0x3d
  404024:	lsl	x7, x8, x7
  404028:	mov	x8, #0x0                   	// #0
  40402c:	b	404014 <ferror@plt+0x23b4>
  404030:	orr	x4, x7, x8
  404034:	cbz	x4, 404060 <ferror@plt+0x2400>
  404038:	tst	x7, #0x800000000000
  40403c:	mov	x4, #0x7fff                	// #32767
  404040:	csinc	w0, w0, wzr, ne  // ne = any
  404044:	mov	x12, #0x3                   	// #3
  404048:	b	403f74 <ferror@plt+0x2314>
  40404c:	mov	x7, #0x0                   	// #0
  404050:	mov	x8, #0x0                   	// #0
  404054:	mov	x4, #0x0                   	// #0
  404058:	mov	x12, #0x1                   	// #1
  40405c:	b	403f74 <ferror@plt+0x2314>
  404060:	mov	x7, #0x0                   	// #0
  404064:	mov	x8, #0x0                   	// #0
  404068:	mov	x4, #0x7fff                	// #32767
  40406c:	mov	x12, #0x2                   	// #2
  404070:	b	403f74 <ferror@plt+0x2314>
  404074:	cmp	x7, x2
  404078:	b.cc	404084 <ferror@plt+0x2424>  // b.lo, b.ul, b.last
  40407c:	ccmp	x8, x1, #0x2, eq  // eq = none
  404080:	b.hi	40431c <ferror@plt+0x26bc>  // b.pmore
  404084:	lsl	x14, x1, #63
  404088:	extr	x1, x2, x1, #1
  40408c:	lsr	x2, x2, #1
  404090:	extr	x3, x7, x8, #52
  404094:	ubfx	x7, x7, #20, #32
  404098:	and	x13, x3, #0xffffffff
  40409c:	lsl	x8, x8, #12
  4040a0:	udiv	x10, x2, x7
  4040a4:	msub	x2, x10, x7, x2
  4040a8:	mul	x11, x13, x10
  4040ac:	extr	x2, x2, x1, #32
  4040b0:	cmp	x11, x2
  4040b4:	b.ls	404328 <ferror@plt+0x26c8>  // b.plast
  4040b8:	sub	x4, x10, #0x1
  4040bc:	adds	x2, x3, x2
  4040c0:	b.cs	4040d4 <ferror@plt+0x2474>  // b.hs, b.nlast
  4040c4:	cmp	x11, x2
  4040c8:	b.ls	4040d4 <ferror@plt+0x2474>  // b.plast
  4040cc:	sub	x4, x10, #0x2
  4040d0:	add	x2, x2, x3
  4040d4:	sub	x2, x2, x11
  4040d8:	and	x1, x1, #0xffffffff
  4040dc:	udiv	x10, x2, x7
  4040e0:	msub	x2, x10, x7, x2
  4040e4:	mul	x11, x13, x10
  4040e8:	orr	x1, x1, x2, lsl #32
  4040ec:	cmp	x11, x1
  4040f0:	b.ls	404330 <ferror@plt+0x26d0>  // b.plast
  4040f4:	sub	x2, x10, #0x1
  4040f8:	adds	x1, x3, x1
  4040fc:	b.cs	404110 <ferror@plt+0x24b0>  // b.hs, b.nlast
  404100:	cmp	x11, x1
  404104:	b.ls	404110 <ferror@plt+0x24b0>  // b.plast
  404108:	sub	x2, x10, #0x2
  40410c:	add	x1, x1, x3
  404110:	orr	x4, x2, x4, lsl #32
  404114:	and	x15, x8, #0xffffffff
  404118:	lsr	x10, x8, #32
  40411c:	sub	x1, x1, x11
  404120:	lsr	x12, x4, #32
  404124:	and	x11, x4, #0xffffffff
  404128:	mul	x16, x12, x15
  40412c:	mul	x2, x11, x15
  404130:	madd	x11, x10, x11, x16
  404134:	mul	x12, x12, x10
  404138:	add	x11, x11, x2, lsr #32
  40413c:	cmp	x16, x11
  404140:	b.ls	40414c <ferror@plt+0x24ec>  // b.plast
  404144:	mov	x16, #0x100000000           	// #4294967296
  404148:	add	x12, x12, x16
  40414c:	add	x12, x12, x11, lsr #32
  404150:	and	x2, x2, #0xffffffff
  404154:	add	x11, x2, x11, lsl #32
  404158:	cmp	x1, x12
  40415c:	b.cc	404168 <ferror@plt+0x2508>  // b.lo, b.ul, b.last
  404160:	ccmp	x14, x11, #0x2, eq  // eq = none
  404164:	b.cs	404338 <ferror@plt+0x26d8>  // b.hs, b.nlast
  404168:	adds	x16, x14, x8
  40416c:	sub	x2, x4, #0x1
  404170:	adc	x1, x1, x3
  404174:	cset	x17, cs  // cs = hs, nlast
  404178:	mov	x14, x16
  40417c:	cmp	x3, x1
  404180:	b.cc	404190 <ferror@plt+0x2530>  // b.lo, b.ul, b.last
  404184:	cmp	x17, #0x0
  404188:	ccmp	x3, x1, #0x0, eq  // eq = none
  40418c:	b.ne	4041ac <ferror@plt+0x254c>  // b.any
  404190:	cmp	x12, x1
  404194:	b.hi	4041a0 <ferror@plt+0x2540>  // b.pmore
  404198:	ccmp	x11, x16, #0x0, eq  // eq = none
  40419c:	b.ls	4041ac <ferror@plt+0x254c>  // b.plast
  4041a0:	adds	x14, x8, x16
  4041a4:	sub	x2, x4, #0x2
  4041a8:	adc	x1, x1, x3
  4041ac:	subs	x16, x14, x11
  4041b0:	cmp	x14, x11
  4041b4:	sbc	x1, x1, x12
  4041b8:	cmp	x3, x1
  4041bc:	b.eq	4043cc <ferror@plt+0x276c>  // b.none
  4041c0:	udiv	x12, x1, x7
  4041c4:	msub	x1, x12, x7, x1
  4041c8:	mul	x4, x13, x12
  4041cc:	extr	x1, x1, x16, #32
  4041d0:	cmp	x4, x1
  4041d4:	b.ls	404340 <ferror@plt+0x26e0>  // b.plast
  4041d8:	sub	x11, x12, #0x1
  4041dc:	adds	x1, x3, x1
  4041e0:	b.cs	4041f4 <ferror@plt+0x2594>  // b.hs, b.nlast
  4041e4:	cmp	x4, x1
  4041e8:	b.ls	4041f4 <ferror@plt+0x2594>  // b.plast
  4041ec:	sub	x11, x12, #0x2
  4041f0:	add	x1, x1, x3
  4041f4:	sub	x1, x1, x4
  4041f8:	and	x16, x16, #0xffffffff
  4041fc:	udiv	x12, x1, x7
  404200:	msub	x4, x12, x7, x1
  404204:	mul	x13, x13, x12
  404208:	orr	x4, x16, x4, lsl #32
  40420c:	cmp	x13, x4
  404210:	b.ls	404348 <ferror@plt+0x26e8>  // b.plast
  404214:	sub	x1, x12, #0x1
  404218:	adds	x4, x3, x4
  40421c:	b.cs	404230 <ferror@plt+0x25d0>  // b.hs, b.nlast
  404220:	cmp	x13, x4
  404224:	b.ls	404230 <ferror@plt+0x25d0>  // b.plast
  404228:	sub	x1, x12, #0x2
  40422c:	add	x4, x4, x3
  404230:	orr	x11, x1, x11, lsl #32
  404234:	sub	x4, x4, x13
  404238:	and	x12, x11, #0xffffffff
  40423c:	lsr	x7, x11, #32
  404240:	mul	x1, x15, x12
  404244:	mul	x15, x7, x15
  404248:	mul	x7, x10, x7
  40424c:	madd	x10, x10, x12, x15
  404250:	add	x10, x10, x1, lsr #32
  404254:	cmp	x15, x10
  404258:	b.ls	404264 <ferror@plt+0x2604>  // b.plast
  40425c:	mov	x12, #0x100000000           	// #4294967296
  404260:	add	x7, x7, x12
  404264:	add	x7, x7, x10, lsr #32
  404268:	and	x1, x1, #0xffffffff
  40426c:	add	x10, x1, x10, lsl #32
  404270:	cmp	x4, x7
  404274:	b.cc	404284 <ferror@plt+0x2624>  // b.lo, b.ul, b.last
  404278:	cmp	x10, #0x0
  40427c:	ccmp	x4, x7, #0x0, ne  // ne = any
  404280:	b.ne	404350 <ferror@plt+0x26f0>  // b.any
  404284:	adds	x12, x3, x4
  404288:	sub	x1, x11, #0x1
  40428c:	mov	x4, x12
  404290:	b.cs	4042bc <ferror@plt+0x265c>  // b.hs, b.nlast
  404294:	cmp	x12, x7
  404298:	b.cc	4042a4 <ferror@plt+0x2644>  // b.lo, b.ul, b.last
  40429c:	ccmp	x8, x10, #0x2, eq  // eq = none
  4042a0:	b.cs	4042bc <ferror@plt+0x265c>  // b.hs, b.nlast
  4042a4:	sub	x1, x11, #0x2
  4042a8:	lsl	x11, x8, #1
  4042ac:	cmp	x8, x11
  4042b0:	mov	x8, x11
  4042b4:	cinc	x4, x3, hi  // hi = pmore
  4042b8:	add	x4, x12, x4
  4042bc:	cmp	x4, x7
  4042c0:	mov	x3, x1
  4042c4:	ccmp	x8, x10, #0x0, eq  // eq = none
  4042c8:	orr	x1, x1, #0x1
  4042cc:	csel	x1, x1, x3, ne  // ne = any
  4042d0:	mov	x3, #0x3fff                	// #16383
  4042d4:	add	x3, x9, x3
  4042d8:	cmp	x3, #0x0
  4042dc:	b.le	404498 <ferror@plt+0x2838>
  4042e0:	tst	x1, #0x7
  4042e4:	b.eq	4043e4 <ferror@plt+0x2784>  // b.none
  4042e8:	and	x4, x6, #0xc00000
  4042ec:	orr	w0, w0, #0x10
  4042f0:	cmp	x4, #0x400, lsl #12
  4042f4:	b.eq	4043d4 <ferror@plt+0x2774>  // b.none
  4042f8:	cmp	x4, #0x800, lsl #12
  4042fc:	b.eq	4043e0 <ferror@plt+0x2780>  // b.none
  404300:	cbnz	x4, 4043e4 <ferror@plt+0x2784>
  404304:	and	x4, x1, #0xf
  404308:	cmp	x4, #0x4
  40430c:	b.eq	4043e4 <ferror@plt+0x2784>  // b.none
  404310:	adds	x1, x1, #0x4
  404314:	cinc	x2, x2, cs  // cs = hs, nlast
  404318:	b	4043e4 <ferror@plt+0x2784>
  40431c:	sub	x9, x9, #0x1
  404320:	mov	x14, #0x0                   	// #0
  404324:	b	404090 <ferror@plt+0x2430>
  404328:	mov	x4, x10
  40432c:	b	4040d4 <ferror@plt+0x2474>
  404330:	mov	x2, x10
  404334:	b	404110 <ferror@plt+0x24b0>
  404338:	mov	x2, x4
  40433c:	b	4041ac <ferror@plt+0x254c>
  404340:	mov	x11, x12
  404344:	b	4041f4 <ferror@plt+0x2594>
  404348:	mov	x1, x12
  40434c:	b	404230 <ferror@plt+0x25d0>
  404350:	mov	x1, x11
  404354:	mov	x8, #0x0                   	// #0
  404358:	b	4042bc <ferror@plt+0x265c>
  40435c:	tbz	x2, #47, 404370 <ferror@plt+0x2710>
  404360:	tbnz	x7, #47, 404370 <ferror@plt+0x2710>
  404364:	mov	x2, x7
  404368:	mov	x1, x8
  40436c:	mov	x10, x13
  404370:	orr	x2, x2, #0x800000000000
  404374:	mov	x5, x10
  404378:	mov	x3, #0x7fff                	// #32767
  40437c:	b	404404 <ferror@plt+0x27a4>
  404380:	orr	w0, w0, #0x2
  404384:	mov	x2, #0x0                   	// #0
  404388:	mov	x1, #0x0                   	// #0
  40438c:	b	404378 <ferror@plt+0x2718>
  404390:	mov	x5, x10
  404394:	mov	x12, x14
  404398:	cmp	x12, #0x1
  40439c:	b.eq	404600 <ferror@plt+0x29a0>  // b.none
  4043a0:	cbz	x12, 4042d0 <ferror@plt+0x2670>
  4043a4:	cmp	x12, #0x2
  4043a8:	b.eq	404384 <ferror@plt+0x2724>  // b.none
  4043ac:	cmp	x12, #0x3
  4043b0:	b.ne	4042d0 <ferror@plt+0x2670>  // b.any
  4043b4:	mov	x10, x5
  4043b8:	b	404370 <ferror@plt+0x2710>
  4043bc:	mov	x2, x7
  4043c0:	mov	x1, x8
  4043c4:	mov	x5, x13
  4043c8:	b	404398 <ferror@plt+0x2738>
  4043cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4043d0:	b	4042d0 <ferror@plt+0x2670>
  4043d4:	cbnz	x5, 4043e4 <ferror@plt+0x2784>
  4043d8:	adds	x1, x1, #0x8
  4043dc:	b	404314 <ferror@plt+0x26b4>
  4043e0:	cbnz	x5, 4043d8 <ferror@plt+0x2778>
  4043e4:	tbz	x2, #52, 4043f0 <ferror@plt+0x2790>
  4043e8:	and	x2, x2, #0xffefffffffffffff
  4043ec:	add	x3, x9, #0x4, lsl #12
  4043f0:	mov	x4, #0x7ffe                	// #32766
  4043f4:	cmp	x3, x4
  4043f8:	b.gt	404438 <ferror@plt+0x27d8>
  4043fc:	extr	x1, x2, x1, #3
  404400:	lsr	x2, x2, #3
  404404:	and	x3, x3, #0x7fff
  404408:	mov	x7, #0x0                   	// #0
  40440c:	bfxil	x7, x2, #0, #48
  404410:	orr	w3, w3, w5, lsl #15
  404414:	fmov	d0, x1
  404418:	bfi	x7, x3, #48, #16
  40441c:	fmov	v0.d[1], x7
  404420:	cbz	w0, 404430 <ferror@plt+0x27d0>
  404424:	str	q0, [sp, #16]
  404428:	bl	404fa0 <ferror@plt+0x3340>
  40442c:	ldr	q0, [sp, #16]
  404430:	ldp	x29, x30, [sp], #32
  404434:	ret
  404438:	and	x1, x6, #0xc00000
  40443c:	cmp	x1, #0x400, lsl #12
  404440:	b.eq	404464 <ferror@plt+0x2804>  // b.none
  404444:	cmp	x1, #0x800, lsl #12
  404448:	b.eq	404478 <ferror@plt+0x2818>  // b.none
  40444c:	cbnz	x1, 40448c <ferror@plt+0x282c>
  404450:	mov	x3, #0x7fff                	// #32767
  404454:	mov	w2, #0x14                  	// #20
  404458:	orr	w0, w0, w2
  40445c:	mov	x2, x1
  404460:	b	404404 <ferror@plt+0x27a4>
  404464:	cmp	x5, #0x0
  404468:	mov	x2, #0x7fff                	// #32767
  40446c:	csetm	x1, ne  // ne = any
  404470:	csel	x3, x2, x4, eq  // eq = none
  404474:	b	404454 <ferror@plt+0x27f4>
  404478:	cmp	x5, #0x0
  40447c:	mov	x2, #0x7fff                	// #32767
  404480:	csetm	x1, eq  // eq = none
  404484:	csel	x3, x2, x4, ne  // ne = any
  404488:	b	404454 <ferror@plt+0x27f4>
  40448c:	mov	x3, x4
  404490:	mov	x1, #0xffffffffffffffff    	// #-1
  404494:	b	404454 <ferror@plt+0x27f4>
  404498:	mov	x4, #0x1                   	// #1
  40449c:	sub	x3, x4, x3
  4044a0:	cmp	x3, #0x74
  4044a4:	b.gt	40458c <ferror@plt+0x292c>
  4044a8:	cmp	x3, #0x3f
  4044ac:	b.gt	404514 <ferror@plt+0x28b4>
  4044b0:	mov	w7, #0x40                  	// #64
  4044b4:	sub	w7, w7, w3
  4044b8:	lsr	x8, x1, x3
  4044bc:	lsl	x1, x1, x7
  4044c0:	cmp	x1, #0x0
  4044c4:	lsl	x4, x2, x7
  4044c8:	cset	x1, ne  // ne = any
  4044cc:	orr	x4, x4, x8
  4044d0:	lsr	x2, x2, x3
  4044d4:	orr	x1, x4, x1
  4044d8:	tst	x1, #0x7
  4044dc:	b.eq	404558 <ferror@plt+0x28f8>  // b.none
  4044e0:	and	x3, x6, #0xc00000
  4044e4:	orr	w0, w0, #0x10
  4044e8:	cmp	x3, #0x400, lsl #12
  4044ec:	b.eq	404548 <ferror@plt+0x28e8>  // b.none
  4044f0:	cmp	x3, #0x800, lsl #12
  4044f4:	b.eq	404554 <ferror@plt+0x28f4>  // b.none
  4044f8:	cbnz	x3, 404558 <ferror@plt+0x28f8>
  4044fc:	and	x3, x1, #0xf
  404500:	cmp	x3, #0x4
  404504:	b.eq	404558 <ferror@plt+0x28f8>  // b.none
  404508:	adds	x1, x1, #0x4
  40450c:	cinc	x2, x2, cs  // cs = hs, nlast
  404510:	b	404558 <ferror@plt+0x28f8>
  404514:	sub	w4, w3, #0x40
  404518:	mov	w7, #0x80                  	// #128
  40451c:	sub	w7, w7, w3
  404520:	cmp	x3, #0x40
  404524:	lsr	x4, x2, x4
  404528:	lsl	x2, x2, x7
  40452c:	csel	x2, x2, xzr, ne  // ne = any
  404530:	orr	x1, x2, x1
  404534:	mov	x2, #0x0                   	// #0
  404538:	cmp	x1, #0x0
  40453c:	cset	x1, ne  // ne = any
  404540:	orr	x1, x4, x1
  404544:	b	4044d8 <ferror@plt+0x2878>
  404548:	cbnz	x5, 404558 <ferror@plt+0x28f8>
  40454c:	adds	x1, x1, #0x8
  404550:	b	40450c <ferror@plt+0x28ac>
  404554:	cbnz	x5, 40454c <ferror@plt+0x28ec>
  404558:	tbz	x2, #51, 404574 <ferror@plt+0x2914>
  40455c:	orr	w0, w0, #0x10
  404560:	mov	x2, #0x0                   	// #0
  404564:	mov	x1, #0x0                   	// #0
  404568:	mov	x3, #0x1                   	// #1
  40456c:	orr	w0, w0, #0x8
  404570:	b	404404 <ferror@plt+0x27a4>
  404574:	mov	x3, #0x0                   	// #0
  404578:	extr	x1, x2, x1, #3
  40457c:	lsr	x2, x2, #3
  404580:	tbnz	w0, #4, 40456c <ferror@plt+0x290c>
  404584:	tbz	w6, #11, 404404 <ferror@plt+0x27a4>
  404588:	b	40456c <ferror@plt+0x290c>
  40458c:	orr	x1, x1, x2
  404590:	cbz	x1, 4045bc <ferror@plt+0x295c>
  404594:	and	x6, x6, #0xc00000
  404598:	orr	w0, w0, #0x10
  40459c:	cmp	x6, #0x400, lsl #12
  4045a0:	b.eq	4045cc <ferror@plt+0x296c>  // b.none
  4045a4:	cmp	x6, #0x800, lsl #12
  4045a8:	b.eq	4045dc <ferror@plt+0x297c>  // b.none
  4045ac:	cmp	x6, #0x0
  4045b0:	mov	x1, #0x5                   	// #5
  4045b4:	csel	x4, x4, x1, ne  // ne = any
  4045b8:	lsr	x1, x4, #3
  4045bc:	orr	w0, w0, #0x8
  4045c0:	mov	x2, #0x0                   	// #0
  4045c4:	mov	x3, #0x0                   	// #0
  4045c8:	b	404404 <ferror@plt+0x27a4>
  4045cc:	cmp	x5, #0x0
  4045d0:	mov	x1, #0x9                   	// #9
  4045d4:	csel	x4, x1, x4, eq  // eq = none
  4045d8:	b	4045b8 <ferror@plt+0x2958>
  4045dc:	cmp	x5, #0x0
  4045e0:	mov	x1, #0x9                   	// #9
  4045e4:	csel	x4, x1, x4, ne  // ne = any
  4045e8:	b	4045b8 <ferror@plt+0x2958>
  4045ec:	mov	x2, #0xffffffffffff        	// #281474976710655
  4045f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4045f4:	mov	w0, #0x1                   	// #1
  4045f8:	mov	x10, #0x0                   	// #0
  4045fc:	b	404370 <ferror@plt+0x2710>
  404600:	mov	x2, #0x0                   	// #0
  404604:	mov	x1, #0x0                   	// #0
  404608:	b	4045c4 <ferror@plt+0x2964>
  40460c:	stp	x29, x30, [sp, #-32]!
  404610:	mov	x29, sp
  404614:	str	q0, [sp, #16]
  404618:	ldp	x8, x4, [sp, #16]
  40461c:	str	q1, [sp, #16]
  404620:	ldp	x1, x9, [sp, #16]
  404624:	mrs	x6, fpcr
  404628:	ubfx	x11, x4, #0, #48
  40462c:	ubfx	x10, x4, #48, #15
  404630:	lsr	x4, x4, #63
  404634:	and	w5, w4, #0xff
  404638:	cbz	w10, 40466c <ferror@plt+0x2a0c>
  40463c:	mov	w2, #0x7fff                	// #32767
  404640:	cmp	w10, w2
  404644:	b.eq	4046cc <ferror@plt+0x2a6c>  // b.none
  404648:	and	x10, x10, #0xffff
  40464c:	extr	x11, x11, x8, #61
  404650:	mov	x12, #0xffffffffffffc001    	// #-16383
  404654:	orr	x11, x11, #0x8000000000000
  404658:	lsl	x2, x8, #3
  40465c:	add	x10, x10, x12
  404660:	mov	x15, #0x0                   	// #0
  404664:	mov	w0, #0x0                   	// #0
  404668:	b	4046ec <ferror@plt+0x2a8c>
  40466c:	orr	x2, x11, x8
  404670:	cbz	x2, 40476c <ferror@plt+0x2b0c>
  404674:	clz	x2, x8
  404678:	cmp	x11, #0x0
  40467c:	clz	x0, x11
  404680:	add	x2, x2, #0x40
  404684:	csel	x0, x2, x0, eq  // eq = none
  404688:	sub	x7, x0, #0xf
  40468c:	cmp	x7, #0x3c
  404690:	b.gt	4046bc <ferror@plt+0x2a5c>
  404694:	add	w2, w7, #0x3
  404698:	mov	w10, #0x3d                  	// #61
  40469c:	sub	w7, w10, w7
  4046a0:	lsl	x11, x11, x2
  4046a4:	lsr	x7, x8, x7
  4046a8:	orr	x11, x7, x11
  4046ac:	lsl	x2, x8, x2
  4046b0:	mov	x10, #0xffffffffffffc011    	// #-16367
  4046b4:	sub	x10, x10, x0
  4046b8:	b	404660 <ferror@plt+0x2a00>
  4046bc:	sub	w11, w7, #0x3d
  4046c0:	mov	x2, #0x0                   	// #0
  4046c4:	lsl	x11, x8, x11
  4046c8:	b	4046b0 <ferror@plt+0x2a50>
  4046cc:	orr	x2, x11, x8
  4046d0:	cbz	x2, 40477c <ferror@plt+0x2b1c>
  4046d4:	lsr	x0, x11, #47
  4046d8:	mov	x2, x8
  4046dc:	eor	x0, x0, #0x1
  4046e0:	mov	x10, #0x7fff                	// #32767
  4046e4:	and	w0, w0, #0x1
  4046e8:	mov	x15, #0x3                   	// #3
  4046ec:	lsr	x8, x9, #63
  4046f0:	ubfx	x12, x9, #0, #48
  4046f4:	ubfx	x7, x9, #48, #15
  4046f8:	and	w3, w8, #0xff
  4046fc:	mov	x16, x8
  404700:	cbz	w7, 40478c <ferror@plt+0x2b2c>
  404704:	mov	w8, #0x7fff                	// #32767
  404708:	cmp	w7, w8
  40470c:	b.eq	4047ec <ferror@plt+0x2b8c>  // b.none
  404710:	and	x7, x7, #0xffff
  404714:	extr	x12, x12, x1, #61
  404718:	mov	x8, #0xffffffffffffc001    	// #-16383
  40471c:	orr	x12, x12, #0x8000000000000
  404720:	lsl	x1, x1, #3
  404724:	add	x7, x7, x8
  404728:	mov	x8, #0x0                   	// #0
  40472c:	eor	w5, w5, w3
  404730:	orr	x3, x8, x15, lsl #2
  404734:	add	x10, x7, x10
  404738:	sub	x3, x3, #0x1
  40473c:	and	x5, x5, #0xff
  404740:	add	x9, x10, #0x1
  404744:	cmp	x3, #0xe
  404748:	b.hi	404860 <ferror@plt+0x2c00>  // b.pmore
  40474c:	cmp	w3, #0xe
  404750:	b.hi	404860 <ferror@plt+0x2c00>  // b.pmore
  404754:	adrp	x7, 405000 <ferror@plt+0x33a0>
  404758:	add	x7, x7, #0x65c
  40475c:	ldrh	w3, [x7, w3, uxtw #1]
  404760:	adr	x7, 40476c <ferror@plt+0x2b0c>
  404764:	add	x3, x7, w3, sxth #2
  404768:	br	x3
  40476c:	mov	x11, #0x0                   	// #0
  404770:	mov	x10, #0x0                   	// #0
  404774:	mov	x15, #0x1                   	// #1
  404778:	b	404664 <ferror@plt+0x2a04>
  40477c:	mov	x11, #0x0                   	// #0
  404780:	mov	x10, #0x7fff                	// #32767
  404784:	mov	x15, #0x2                   	// #2
  404788:	b	404664 <ferror@plt+0x2a04>
  40478c:	orr	x7, x12, x1
  404790:	cbz	x7, 404808 <ferror@plt+0x2ba8>
  404794:	clz	x13, x1
  404798:	cmp	x12, #0x0
  40479c:	add	x13, x13, #0x40
  4047a0:	clz	x7, x12
  4047a4:	csel	x9, x13, x7, eq  // eq = none
  4047a8:	sub	x13, x9, #0xf
  4047ac:	cmp	x13, #0x3c
  4047b0:	b.gt	4047dc <ferror@plt+0x2b7c>
  4047b4:	add	w7, w13, #0x3
  4047b8:	mov	w14, #0x3d                  	// #61
  4047bc:	sub	w13, w14, w13
  4047c0:	lsl	x12, x12, x7
  4047c4:	lsr	x13, x1, x13
  4047c8:	orr	x12, x13, x12
  4047cc:	lsl	x1, x1, x7
  4047d0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4047d4:	sub	x7, x7, x9
  4047d8:	b	404728 <ferror@plt+0x2ac8>
  4047dc:	sub	w12, w13, #0x3d
  4047e0:	lsl	x12, x1, x12
  4047e4:	mov	x1, #0x0                   	// #0
  4047e8:	b	4047d0 <ferror@plt+0x2b70>
  4047ec:	orr	x7, x12, x1
  4047f0:	cbz	x7, 40481c <ferror@plt+0x2bbc>
  4047f4:	tst	x12, #0x800000000000
  4047f8:	mov	x7, #0x7fff                	// #32767
  4047fc:	csinc	w0, w0, wzr, ne  // ne = any
  404800:	mov	x8, #0x3                   	// #3
  404804:	b	40472c <ferror@plt+0x2acc>
  404808:	mov	x12, #0x0                   	// #0
  40480c:	mov	x1, #0x0                   	// #0
  404810:	mov	x7, #0x0                   	// #0
  404814:	mov	x8, #0x1                   	// #1
  404818:	b	40472c <ferror@plt+0x2acc>
  40481c:	mov	x12, #0x0                   	// #0
  404820:	mov	x1, #0x0                   	// #0
  404824:	mov	x7, #0x7fff                	// #32767
  404828:	mov	x8, #0x2                   	// #2
  40482c:	b	40472c <ferror@plt+0x2acc>
  404830:	mov	x12, x11
  404834:	mov	x1, x2
  404838:	mov	x8, x15
  40483c:	cmp	x8, #0x2
  404840:	b.eq	404c8c <ferror@plt+0x302c>  // b.none
  404844:	cmp	x8, #0x3
  404848:	b.eq	404c7c <ferror@plt+0x301c>  // b.none
  40484c:	cmp	x8, #0x1
  404850:	b.ne	4049c0 <ferror@plt+0x2d60>  // b.any
  404854:	mov	x1, #0x0                   	// #0
  404858:	mov	x2, #0x0                   	// #0
  40485c:	b	404c40 <ferror@plt+0x2fe0>
  404860:	lsr	x14, x2, #32
  404864:	and	x15, x1, #0xffffffff
  404868:	lsr	x4, x1, #32
  40486c:	and	x2, x2, #0xffffffff
  404870:	mul	x1, x14, x15
  404874:	mul	x3, x15, x2
  404878:	madd	x13, x4, x2, x1
  40487c:	mul	x17, x14, x4
  404880:	add	x13, x13, x3, lsr #32
  404884:	cmp	x1, x13
  404888:	b.ls	404894 <ferror@plt+0x2c34>  // b.plast
  40488c:	mov	x1, #0x100000000           	// #4294967296
  404890:	add	x17, x17, x1
  404894:	and	x3, x3, #0xffffffff
  404898:	and	x1, x12, #0xffffffff
  40489c:	lsr	x7, x13, #32
  4048a0:	add	x13, x3, x13, lsl #32
  4048a4:	lsr	x3, x12, #32
  4048a8:	mul	x12, x14, x1
  4048ac:	mul	x18, x2, x1
  4048b0:	madd	x2, x3, x2, x12
  4048b4:	mul	x14, x14, x3
  4048b8:	add	x8, x2, x18, lsr #32
  4048bc:	cmp	x12, x8
  4048c0:	b.ls	4048cc <ferror@plt+0x2c6c>  // b.plast
  4048c4:	mov	x2, #0x100000000           	// #4294967296
  4048c8:	add	x14, x14, x2
  4048cc:	lsr	x16, x11, #32
  4048d0:	and	x11, x11, #0xffffffff
  4048d4:	and	x18, x18, #0xffffffff
  4048d8:	add	x14, x14, x8, lsr #32
  4048dc:	add	x18, x18, x8, lsl #32
  4048e0:	mul	x8, x15, x11
  4048e4:	add	x7, x7, x18
  4048e8:	mul	x15, x16, x15
  4048ec:	mul	x2, x4, x16
  4048f0:	madd	x4, x4, x11, x15
  4048f4:	add	x4, x4, x8, lsr #32
  4048f8:	cmp	x15, x4
  4048fc:	b.ls	404908 <ferror@plt+0x2ca8>  // b.plast
  404900:	mov	x12, #0x100000000           	// #4294967296
  404904:	add	x2, x2, x12
  404908:	mul	x12, x16, x1
  40490c:	and	x8, x8, #0xffffffff
  404910:	mul	x16, x3, x16
  404914:	add	x15, x2, x4, lsr #32
  404918:	madd	x3, x3, x11, x12
  40491c:	add	x8, x8, x4, lsl #32
  404920:	mul	x4, x11, x1
  404924:	add	x3, x3, x4, lsr #32
  404928:	cmp	x12, x3
  40492c:	b.ls	404938 <ferror@plt+0x2cd8>  // b.plast
  404930:	mov	x1, #0x100000000           	// #4294967296
  404934:	add	x16, x16, x1
  404938:	and	x2, x4, #0xffffffff
  40493c:	add	x7, x17, x7
  404940:	add	x2, x2, x3, lsl #32
  404944:	lsr	x3, x3, #32
  404948:	adds	x2, x2, x14
  40494c:	cset	x4, cs  // cs = hs, nlast
  404950:	cmp	x7, x18
  404954:	cset	x1, cc  // cc = lo, ul, last
  404958:	adds	x2, x2, x1
  40495c:	cset	x1, cs  // cs = hs, nlast
  404960:	cmp	x4, #0x0
  404964:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404968:	cinc	x3, x3, ne  // ne = any
  40496c:	adds	x7, x7, x8
  404970:	cset	x1, cs  // cs = hs, nlast
  404974:	adds	x2, x2, x15
  404978:	cset	x4, cs  // cs = hs, nlast
  40497c:	adds	x2, x2, x1
  404980:	cset	x1, cs  // cs = hs, nlast
  404984:	cmp	x4, #0x0
  404988:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40498c:	orr	x13, x13, x7, lsl #13
  404990:	cinc	x1, x16, ne  // ne = any
  404994:	cmp	x13, #0x0
  404998:	add	x3, x1, x3
  40499c:	cset	x1, ne  // ne = any
  4049a0:	orr	x7, x1, x7, lsr #51
  4049a4:	orr	x1, x7, x2, lsl #13
  4049a8:	extr	x12, x3, x2, #51
  4049ac:	tbz	x3, #39, 404a48 <ferror@plt+0x2de8>
  4049b0:	and	x2, x1, #0x1
  4049b4:	orr	x1, x2, x1, lsr #1
  4049b8:	orr	x1, x1, x12, lsl #63
  4049bc:	lsr	x12, x12, #1
  4049c0:	mov	x2, #0x3fff                	// #16383
  4049c4:	add	x3, x9, x2
  4049c8:	cmp	x3, #0x0
  4049cc:	b.le	404b14 <ferror@plt+0x2eb4>
  4049d0:	tst	x1, #0x7
  4049d4:	b.eq	404a60 <ferror@plt+0x2e00>  // b.none
  4049d8:	and	x2, x6, #0xc00000
  4049dc:	orr	w0, w0, #0x10
  4049e0:	cmp	x2, #0x400, lsl #12
  4049e4:	b.eq	404a50 <ferror@plt+0x2df0>  // b.none
  4049e8:	cmp	x2, #0x800, lsl #12
  4049ec:	b.eq	404a5c <ferror@plt+0x2dfc>  // b.none
  4049f0:	cbnz	x2, 404a60 <ferror@plt+0x2e00>
  4049f4:	and	x2, x1, #0xf
  4049f8:	cmp	x2, #0x4
  4049fc:	b.eq	404a60 <ferror@plt+0x2e00>  // b.none
  404a00:	adds	x1, x1, #0x4
  404a04:	cinc	x12, x12, cs  // cs = hs, nlast
  404a08:	b	404a60 <ferror@plt+0x2e00>
  404a0c:	tbz	x11, #47, 404a20 <ferror@plt+0x2dc0>
  404a10:	tbnz	x12, #47, 404a20 <ferror@plt+0x2dc0>
  404a14:	mov	x11, x12
  404a18:	mov	x2, x1
  404a1c:	mov	x4, x16
  404a20:	orr	x1, x11, #0x800000000000
  404a24:	mov	x5, x4
  404a28:	mov	x3, #0x7fff                	// #32767
  404a2c:	b	404a80 <ferror@plt+0x2e20>
  404a30:	mov	x12, x11
  404a34:	mov	x1, x2
  404a38:	mov	x5, x4
  404a3c:	b	404838 <ferror@plt+0x2bd8>
  404a40:	mov	x5, x16
  404a44:	b	40483c <ferror@plt+0x2bdc>
  404a48:	mov	x9, x10
  404a4c:	b	4049c0 <ferror@plt+0x2d60>
  404a50:	cbnz	x5, 404a60 <ferror@plt+0x2e00>
  404a54:	adds	x1, x1, #0x8
  404a58:	b	404a04 <ferror@plt+0x2da4>
  404a5c:	cbnz	x5, 404a54 <ferror@plt+0x2df4>
  404a60:	tbz	x12, #52, 404a6c <ferror@plt+0x2e0c>
  404a64:	and	x12, x12, #0xffefffffffffffff
  404a68:	add	x3, x9, #0x4, lsl #12
  404a6c:	mov	x4, #0x7ffe                	// #32766
  404a70:	cmp	x3, x4
  404a74:	b.gt	404ab4 <ferror@plt+0x2e54>
  404a78:	extr	x2, x12, x1, #3
  404a7c:	lsr	x1, x12, #3
  404a80:	and	x3, x3, #0x7fff
  404a84:	mov	x7, #0x0                   	// #0
  404a88:	bfxil	x7, x1, #0, #48
  404a8c:	orr	w3, w3, w5, lsl #15
  404a90:	fmov	d0, x2
  404a94:	bfi	x7, x3, #48, #16
  404a98:	fmov	v0.d[1], x7
  404a9c:	cbz	w0, 404aac <ferror@plt+0x2e4c>
  404aa0:	str	q0, [sp, #16]
  404aa4:	bl	404fa0 <ferror@plt+0x3340>
  404aa8:	ldr	q0, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	ret
  404ab4:	and	x2, x6, #0xc00000
  404ab8:	cmp	x2, #0x400, lsl #12
  404abc:	b.eq	404ae0 <ferror@plt+0x2e80>  // b.none
  404ac0:	cmp	x2, #0x800, lsl #12
  404ac4:	b.eq	404af4 <ferror@plt+0x2e94>  // b.none
  404ac8:	cbnz	x2, 404b08 <ferror@plt+0x2ea8>
  404acc:	mov	x3, #0x7fff                	// #32767
  404ad0:	mov	w1, #0x14                  	// #20
  404ad4:	orr	w0, w0, w1
  404ad8:	mov	x1, x2
  404adc:	b	404a80 <ferror@plt+0x2e20>
  404ae0:	cmp	x5, #0x0
  404ae4:	mov	x3, #0x7fff                	// #32767
  404ae8:	csetm	x2, ne  // ne = any
  404aec:	csel	x3, x3, x4, eq  // eq = none
  404af0:	b	404ad0 <ferror@plt+0x2e70>
  404af4:	cmp	x5, #0x0
  404af8:	mov	x3, #0x7fff                	// #32767
  404afc:	csetm	x2, eq  // eq = none
  404b00:	csel	x3, x3, x4, ne  // ne = any
  404b04:	b	404ad0 <ferror@plt+0x2e70>
  404b08:	mov	x3, x4
  404b0c:	mov	x2, #0xffffffffffffffff    	// #-1
  404b10:	b	404ad0 <ferror@plt+0x2e70>
  404b14:	mov	x4, #0x1                   	// #1
  404b18:	sub	x3, x4, x3
  404b1c:	cmp	x3, #0x74
  404b20:	b.gt	404c08 <ferror@plt+0x2fa8>
  404b24:	cmp	x3, #0x3f
  404b28:	b.gt	404b90 <ferror@plt+0x2f30>
  404b2c:	mov	w4, #0x40                  	// #64
  404b30:	sub	w4, w4, w3
  404b34:	lsr	x7, x1, x3
  404b38:	lsl	x1, x1, x4
  404b3c:	cmp	x1, #0x0
  404b40:	cset	x1, ne  // ne = any
  404b44:	lsl	x2, x12, x4
  404b48:	orr	x2, x2, x7
  404b4c:	orr	x2, x2, x1
  404b50:	lsr	x1, x12, x3
  404b54:	tst	x2, #0x7
  404b58:	b.eq	404bd4 <ferror@plt+0x2f74>  // b.none
  404b5c:	and	x3, x6, #0xc00000
  404b60:	orr	w0, w0, #0x10
  404b64:	cmp	x3, #0x400, lsl #12
  404b68:	b.eq	404bc4 <ferror@plt+0x2f64>  // b.none
  404b6c:	cmp	x3, #0x800, lsl #12
  404b70:	b.eq	404bd0 <ferror@plt+0x2f70>  // b.none
  404b74:	cbnz	x3, 404bd4 <ferror@plt+0x2f74>
  404b78:	and	x3, x2, #0xf
  404b7c:	cmp	x3, #0x4
  404b80:	b.eq	404bd4 <ferror@plt+0x2f74>  // b.none
  404b84:	adds	x2, x2, #0x4
  404b88:	cinc	x1, x1, cs  // cs = hs, nlast
  404b8c:	b	404bd4 <ferror@plt+0x2f74>
  404b90:	sub	w2, w3, #0x40
  404b94:	mov	w4, #0x80                  	// #128
  404b98:	sub	w4, w4, w3
  404b9c:	cmp	x3, #0x40
  404ba0:	lsr	x2, x12, x2
  404ba4:	lsl	x12, x12, x4
  404ba8:	csel	x12, x12, xzr, ne  // ne = any
  404bac:	orr	x1, x12, x1
  404bb0:	cmp	x1, #0x0
  404bb4:	cset	x1, ne  // ne = any
  404bb8:	orr	x2, x2, x1
  404bbc:	mov	x1, #0x0                   	// #0
  404bc0:	b	404b54 <ferror@plt+0x2ef4>
  404bc4:	cbnz	x5, 404bd4 <ferror@plt+0x2f74>
  404bc8:	adds	x2, x2, #0x8
  404bcc:	b	404b88 <ferror@plt+0x2f28>
  404bd0:	cbnz	x5, 404bc8 <ferror@plt+0x2f68>
  404bd4:	tbz	x1, #51, 404bf0 <ferror@plt+0x2f90>
  404bd8:	orr	w0, w0, #0x10
  404bdc:	mov	x1, #0x0                   	// #0
  404be0:	mov	x2, #0x0                   	// #0
  404be4:	mov	x3, #0x1                   	// #1
  404be8:	orr	w0, w0, #0x8
  404bec:	b	404a80 <ferror@plt+0x2e20>
  404bf0:	mov	x3, #0x0                   	// #0
  404bf4:	extr	x2, x1, x2, #3
  404bf8:	lsr	x1, x1, #3
  404bfc:	tbnz	w0, #4, 404be8 <ferror@plt+0x2f88>
  404c00:	tbz	w6, #11, 404a80 <ferror@plt+0x2e20>
  404c04:	b	404be8 <ferror@plt+0x2f88>
  404c08:	orr	x2, x1, x12
  404c0c:	cbz	x2, 404c38 <ferror@plt+0x2fd8>
  404c10:	and	x6, x6, #0xc00000
  404c14:	orr	w0, w0, #0x10
  404c18:	cmp	x6, #0x400, lsl #12
  404c1c:	b.eq	404c48 <ferror@plt+0x2fe8>  // b.none
  404c20:	cmp	x6, #0x800, lsl #12
  404c24:	b.eq	404c58 <ferror@plt+0x2ff8>  // b.none
  404c28:	cmp	x6, #0x0
  404c2c:	mov	x2, #0x5                   	// #5
  404c30:	csel	x4, x4, x2, ne  // ne = any
  404c34:	lsr	x2, x4, #3
  404c38:	orr	w0, w0, #0x8
  404c3c:	mov	x1, #0x0                   	// #0
  404c40:	mov	x3, #0x0                   	// #0
  404c44:	b	404a80 <ferror@plt+0x2e20>
  404c48:	cmp	x5, #0x0
  404c4c:	mov	x2, #0x9                   	// #9
  404c50:	csel	x4, x2, x4, eq  // eq = none
  404c54:	b	404c34 <ferror@plt+0x2fd4>
  404c58:	cmp	x5, #0x0
  404c5c:	mov	x2, #0x9                   	// #9
  404c60:	csel	x4, x2, x4, ne  // ne = any
  404c64:	b	404c34 <ferror@plt+0x2fd4>
  404c68:	mov	x11, #0xffffffffffff        	// #281474976710655
  404c6c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c70:	mov	w0, #0x1                   	// #1
  404c74:	mov	x4, #0x0                   	// #0
  404c78:	b	404a20 <ferror@plt+0x2dc0>
  404c7c:	mov	x11, x12
  404c80:	mov	x2, x1
  404c84:	mov	x4, x5
  404c88:	b	404a20 <ferror@plt+0x2dc0>
  404c8c:	mov	x1, #0x0                   	// #0
  404c90:	mov	x2, #0x0                   	// #0
  404c94:	b	404a28 <ferror@plt+0x2dc8>
  404c98:	cmp	w0, #0x0
  404c9c:	cbz	w0, 404ce4 <ferror@plt+0x3084>
  404ca0:	lsr	w1, w0, #31
  404ca4:	cneg	w0, w0, lt  // lt = tstop
  404ca8:	clz	x3, x0
  404cac:	mov	w2, #0x403e                	// #16446
  404cb0:	sub	w2, w2, w3
  404cb4:	mov	w3, #0x402f                	// #16431
  404cb8:	sxtw	x4, w2
  404cbc:	sub	w2, w3, w2
  404cc0:	lsl	x0, x0, x2
  404cc4:	mov	x3, #0x0                   	// #0
  404cc8:	orr	w1, w4, w1, lsl #15
  404ccc:	bfxil	x3, x0, #0, #48
  404cd0:	mov	x2, #0x0                   	// #0
  404cd4:	fmov	d0, x2
  404cd8:	bfi	x3, x1, #48, #16
  404cdc:	fmov	v0.d[1], x3
  404ce0:	ret
  404ce4:	mov	x0, #0x0                   	// #0
  404ce8:	mov	x4, #0x0                   	// #0
  404cec:	mov	x1, #0x0                   	// #0
  404cf0:	b	404cc4 <ferror@plt+0x3064>
  404cf4:	stp	x29, x30, [sp, #-48]!
  404cf8:	mov	x29, sp
  404cfc:	str	x19, [sp, #16]
  404d00:	str	q0, [sp, #32]
  404d04:	ldp	x0, x3, [sp, #32]
  404d08:	mrs	x6, fpcr
  404d0c:	ubfx	x2, x3, #48, #15
  404d10:	lsr	x4, x3, #63
  404d14:	add	x1, x2, #0x1
  404d18:	ubfiz	x3, x3, #3, #48
  404d1c:	and	w4, w4, #0xff
  404d20:	orr	x3, x3, x0, lsr #61
  404d24:	lsl	x5, x0, #3
  404d28:	tst	x1, #0x7ffe
  404d2c:	b.eq	404e24 <ferror@plt+0x31c4>  // b.none
  404d30:	mov	x1, #0xffffffffffffc400    	// #-15360
  404d34:	add	x2, x2, x1
  404d38:	cmp	x2, #0x7fe
  404d3c:	b.le	404d8c <ferror@plt+0x312c>
  404d40:	ands	x1, x6, #0xc00000
  404d44:	b.eq	404eac <ferror@plt+0x324c>  // b.none
  404d48:	cmp	x1, #0x400, lsl #12
  404d4c:	b.ne	404d6c <ferror@plt+0x310c>  // b.any
  404d50:	cmp	w4, #0x0
  404d54:	mov	x2, #0x7ff                 	// #2047
  404d58:	mov	x0, #0x7fe                 	// #2046
  404d5c:	csetm	x1, ne  // ne = any
  404d60:	csel	x2, x2, x0, eq  // eq = none
  404d64:	mov	w0, #0x14                  	// #20
  404d68:	b	404e60 <ferror@plt+0x3200>
  404d6c:	cmp	x1, #0x800, lsl #12
  404d70:	b.ne	404eb4 <ferror@plt+0x3254>  // b.any
  404d74:	cmp	w4, #0x0
  404d78:	mov	x2, #0x7ff                 	// #2047
  404d7c:	mov	x0, #0x7fe                 	// #2046
  404d80:	csetm	x1, eq  // eq = none
  404d84:	csel	x2, x2, x0, ne  // ne = any
  404d88:	b	404d64 <ferror@plt+0x3104>
  404d8c:	cmp	x2, #0x0
  404d90:	b.gt	404e0c <ferror@plt+0x31ac>
  404d94:	cmn	x2, #0x34
  404d98:	b.lt	404ec0 <ferror@plt+0x3260>  // b.tstop
  404d9c:	mov	x0, #0x3d                  	// #61
  404da0:	sub	x8, x0, x2
  404da4:	orr	x3, x3, #0x8000000000000
  404da8:	cmp	x8, #0x3f
  404dac:	b.gt	404ddc <ferror@plt+0x317c>
  404db0:	add	w7, w2, #0x3
  404db4:	sub	w1, w0, w2
  404db8:	lsr	x1, x5, x1
  404dbc:	lsl	x5, x5, x7
  404dc0:	cmp	x5, #0x0
  404dc4:	cset	x0, ne  // ne = any
  404dc8:	lsl	x3, x3, x7
  404dcc:	orr	x1, x1, x0
  404dd0:	orr	x1, x3, x1
  404dd4:	mov	x2, #0x0                   	// #0
  404dd8:	b	404e1c <ferror@plt+0x31bc>
  404ddc:	add	w0, w2, #0x43
  404de0:	mov	w1, #0xfffffffd            	// #-3
  404de4:	sub	w1, w1, w2
  404de8:	cmp	x8, #0x40
  404dec:	lsr	x1, x3, x1
  404df0:	lsl	x3, x3, x0
  404df4:	csel	x3, x3, xzr, ne  // ne = any
  404df8:	orr	x3, x3, x5
  404dfc:	cmp	x3, #0x0
  404e00:	cset	x0, ne  // ne = any
  404e04:	orr	x1, x1, x0
  404e08:	b	404dd4 <ferror@plt+0x3174>
  404e0c:	cmp	xzr, x0, lsl #7
  404e10:	cset	x1, ne  // ne = any
  404e14:	orr	x1, x1, x5, lsr #60
  404e18:	orr	x1, x1, x3, lsl #4
  404e1c:	mov	w0, #0x0                   	// #0
  404e20:	b	404e60 <ferror@plt+0x3200>
  404e24:	orr	x1, x3, x5
  404e28:	cbnz	x2, 404e38 <ferror@plt+0x31d8>
  404e2c:	cmp	x1, #0x0
  404e30:	cset	x1, ne  // ne = any
  404e34:	b	404e1c <ferror@plt+0x31bc>
  404e38:	cbz	x1, 404ec8 <ferror@plt+0x3268>
  404e3c:	mov	x1, #0x7fff                	// #32767
  404e40:	lsr	x0, x3, #50
  404e44:	cmp	x2, x1
  404e48:	extr	x1, x3, x5, #60
  404e4c:	eor	w0, w0, #0x1
  404e50:	and	x1, x1, #0xfffffffffffffff8
  404e54:	csel	w0, w0, wzr, eq  // eq = none
  404e58:	orr	x1, x1, #0x40000000000000
  404e5c:	mov	x2, #0x7ff                 	// #2047
  404e60:	cmp	x2, #0x0
  404e64:	cset	w3, eq  // eq = none
  404e68:	cmp	x1, #0x0
  404e6c:	csel	w3, w3, wzr, ne  // ne = any
  404e70:	tst	x1, #0x7
  404e74:	b.eq	404ee4 <ferror@plt+0x3284>  // b.none
  404e78:	and	x5, x6, #0xc00000
  404e7c:	orr	w0, w0, #0x10
  404e80:	cmp	x5, #0x400, lsl #12
  404e84:	b.eq	404ed0 <ferror@plt+0x3270>  // b.none
  404e88:	cmp	x5, #0x800, lsl #12
  404e8c:	b.eq	404edc <ferror@plt+0x327c>  // b.none
  404e90:	cbnz	x5, 404ea4 <ferror@plt+0x3244>
  404e94:	and	x5, x1, #0xf
  404e98:	cmp	x5, #0x4
  404e9c:	b.eq	404ea4 <ferror@plt+0x3244>  // b.none
  404ea0:	add	x1, x1, #0x4
  404ea4:	cbz	w3, 404ef4 <ferror@plt+0x3294>
  404ea8:	b	404ef0 <ferror@plt+0x3290>
  404eac:	mov	x2, #0x7ff                 	// #2047
  404eb0:	b	404d64 <ferror@plt+0x3104>
  404eb4:	mov	x1, #0xffffffffffffffff    	// #-1
  404eb8:	mov	x2, #0x7fe                 	// #2046
  404ebc:	b	404d64 <ferror@plt+0x3104>
  404ec0:	mov	x1, #0x1                   	// #1
  404ec4:	b	404dd4 <ferror@plt+0x3174>
  404ec8:	mov	x2, #0x7ff                 	// #2047
  404ecc:	b	404e1c <ferror@plt+0x31bc>
  404ed0:	cbnz	w4, 404ea4 <ferror@plt+0x3244>
  404ed4:	add	x1, x1, #0x8
  404ed8:	b	404ea4 <ferror@plt+0x3244>
  404edc:	cbz	w4, 404ea4 <ferror@plt+0x3244>
  404ee0:	b	404ed4 <ferror@plt+0x3274>
  404ee4:	cbz	w3, 404ef4 <ferror@plt+0x3294>
  404ee8:	tbnz	w0, #4, 404ef0 <ferror@plt+0x3290>
  404eec:	tbz	w6, #11, 404ef4 <ferror@plt+0x3294>
  404ef0:	orr	w0, w0, #0x8
  404ef4:	tbz	x1, #55, 404f08 <ferror@plt+0x32a8>
  404ef8:	add	x2, x2, #0x1
  404efc:	cmp	x2, #0x7ff
  404f00:	b.eq	404f4c <ferror@plt+0x32ec>  // b.none
  404f04:	and	x1, x1, #0xff7fffffffffffff
  404f08:	lsr	x1, x1, #3
  404f0c:	cmp	x2, #0x7ff
  404f10:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404f14:	mov	x3, x1
  404f18:	orr	x1, x1, #0x8000000000000
  404f1c:	ubfiz	x2, x2, #52, #11
  404f20:	csel	x1, x1, x3, ne  // ne = any
  404f24:	and	x4, x4, #0xff
  404f28:	and	x1, x1, #0xfffffffffffff
  404f2c:	orr	x1, x2, x1
  404f30:	orr	x19, x1, x4, lsl #63
  404f34:	cbz	w0, 404f3c <ferror@plt+0x32dc>
  404f38:	bl	404fa0 <ferror@plt+0x3340>
  404f3c:	fmov	d0, x19
  404f40:	ldr	x19, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #48
  404f48:	ret
  404f4c:	ands	x1, x6, #0xc00000
  404f50:	b.eq	404f6c <ferror@plt+0x330c>  // b.none
  404f54:	cmp	x1, #0x400, lsl #12
  404f58:	b.ne	404f78 <ferror@plt+0x3318>  // b.any
  404f5c:	cmp	w4, #0x0
  404f60:	mov	x3, #0x7fe                 	// #2046
  404f64:	csetm	x1, ne  // ne = any
  404f68:	csel	x2, x2, x3, eq  // eq = none
  404f6c:	mov	w3, #0x14                  	// #20
  404f70:	orr	w0, w0, w3
  404f74:	b	404f08 <ferror@plt+0x32a8>
  404f78:	cmp	x1, #0x800, lsl #12
  404f7c:	b.ne	404f94 <ferror@plt+0x3334>  // b.any
  404f80:	cmp	w4, #0x0
  404f84:	mov	x3, #0x7fe                 	// #2046
  404f88:	csetm	x1, eq  // eq = none
  404f8c:	csel	x2, x2, x3, ne  // ne = any
  404f90:	b	404f6c <ferror@plt+0x330c>
  404f94:	mov	x1, #0xffffffffffffffff    	// #-1
  404f98:	mov	x2, #0x7fe                 	// #2046
  404f9c:	b	404f6c <ferror@plt+0x330c>
  404fa0:	tbz	w0, #0, 404fb0 <ferror@plt+0x3350>
  404fa4:	movi	v1.2s, #0x0
  404fa8:	fdiv	s0, s1, s1
  404fac:	mrs	x1, fpsr
  404fb0:	tbz	w0, #1, 404fc4 <ferror@plt+0x3364>
  404fb4:	fmov	s1, #1.000000000000000000e+00
  404fb8:	movi	v2.2s, #0x0
  404fbc:	fdiv	s0, s1, s2
  404fc0:	mrs	x1, fpsr
  404fc4:	tbz	w0, #2, 404fe4 <ferror@plt+0x3384>
  404fc8:	mov	w1, #0x7f7fffff            	// #2139095039
  404fcc:	fmov	s1, w1
  404fd0:	mov	w1, #0xc5ae                	// #50606
  404fd4:	movk	w1, #0x749d, lsl #16
  404fd8:	fmov	s2, w1
  404fdc:	fadd	s0, s1, s2
  404fe0:	mrs	x1, fpsr
  404fe4:	tbz	w0, #3, 404ff4 <ferror@plt+0x3394>
  404fe8:	movi	v1.2s, #0x80, lsl #16
  404fec:	fmul	s0, s1, s1
  404ff0:	mrs	x1, fpsr
  404ff4:	tbz	w0, #4, 40500c <ferror@plt+0x33ac>
  404ff8:	mov	w0, #0x7f7fffff            	// #2139095039
  404ffc:	fmov	s2, #1.000000000000000000e+00
  405000:	fmov	s1, w0
  405004:	fsub	s0, s1, s2
  405008:	mrs	x0, fpsr
  40500c:	ret
  405010:	stp	x29, x30, [sp, #-64]!
  405014:	mov	x29, sp
  405018:	stp	x19, x20, [sp, #16]
  40501c:	adrp	x20, 415000 <ferror@plt+0x133a0>
  405020:	add	x20, x20, #0xdd0
  405024:	stp	x21, x22, [sp, #32]
  405028:	adrp	x21, 415000 <ferror@plt+0x133a0>
  40502c:	add	x21, x21, #0xdc8
  405030:	sub	x20, x20, x21
  405034:	mov	w22, w0
  405038:	stp	x23, x24, [sp, #48]
  40503c:	mov	x23, x1
  405040:	mov	x24, x2
  405044:	bl	4017e0 <memcpy@plt-0x40>
  405048:	cmp	xzr, x20, asr #3
  40504c:	b.eq	405078 <ferror@plt+0x3418>  // b.none
  405050:	asr	x20, x20, #3
  405054:	mov	x19, #0x0                   	// #0
  405058:	ldr	x3, [x21, x19, lsl #3]
  40505c:	mov	x2, x24
  405060:	add	x19, x19, #0x1
  405064:	mov	x1, x23
  405068:	mov	w0, w22
  40506c:	blr	x3
  405070:	cmp	x20, x19
  405074:	b.ne	405058 <ferror@plt+0x33f8>  // b.any
  405078:	ldp	x19, x20, [sp, #16]
  40507c:	ldp	x21, x22, [sp, #32]
  405080:	ldp	x23, x24, [sp, #48]
  405084:	ldp	x29, x30, [sp], #64
  405088:	ret
  40508c:	nop
  405090:	ret
  405094:	nop
  405098:	adrp	x2, 416000 <ferror@plt+0x143a0>
  40509c:	mov	x1, #0x0                   	// #0
  4050a0:	ldr	x2, [x2, #560]
  4050a4:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004050a8 <.fini>:
  4050a8:	stp	x29, x30, [sp, #-16]!
  4050ac:	mov	x29, sp
  4050b0:	ldp	x29, x30, [sp], #16
  4050b4:	ret
