# Verilog part of the project 
For the actual code refer to the folder "innovative electronic door" , here I have only displayed the project .
## Block diagram of the project 
![image](https://user-images.githubusercontent.com/86561124/136646224-c1e541d8-6fa9-417e-8634-8ed3b89cb834.png)

## Design Module
![image](https://user-images.githubusercontent.com/86561124/136646228-7d0cc677-db43-464f-a972-4f6d09210c9f.png)

![image](https://user-images.githubusercontent.com/86561124/136646229-b633ebdc-f3c8-4676-93e2-e54c42b74f4c.png)

![image](https://user-images.githubusercontent.com/86561124/136646243-e5c38218-eacf-48ca-b35f-5dfd4a9fb270.png)

![image](https://user-images.githubusercontent.com/86561124/136646245-e86c68f0-da13-42d9-9aec-1d53c2affa66.png)

![image](https://user-images.githubusercontent.com/86561124/136646250-73af51fd-863c-4886-805c-9c308a7a8132.png)

![image](https://user-images.githubusercontent.com/86561124/136646252-4bfad43b-60df-4463-b2c1-269d71919431.png)

![image](https://user-images.githubusercontent.com/86561124/136646258-8cf6ce06-3892-471e-bda0-3133505c1f25.png)

## TestBench

![image](https://user-images.githubusercontent.com/86561124/136646266-06393da7-3f03-453e-8e1d-42bf469a7e06.png)

![image](https://user-images.githubusercontent.com/86561124/136646272-76735cf2-90ca-4273-b3bb-c43b8d7e5586.png)

![image](https://user-images.githubusercontent.com/86561124/136646275-368bd996-22ce-4d1e-b9ce-08e622bcd7d2.png)

![image](https://user-images.githubusercontent.com/86561124/136646277-c53f45f4-de58-4651-998c-e7b04d0f589d.png)

![image](https://user-images.githubusercontent.com/86561124/136646281-638ec3f3-4f3c-4601-9615-d19dfba66861.png)

![image](https://user-images.githubusercontent.com/86561124/136646285-4fd045a3-dd40-46a3-a348-0d8b800c66a6.png)

![image](https://user-images.githubusercontent.com/86561124/136646289-5a09368a-7663-4086-bef4-1c09d062c716.png)

## Verilog Output 
![image](https://user-images.githubusercontent.com/86561124/136646303-4ec07371-b5af-44bb-8227-3e1a97ddb4db.png)

