;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SLT <100, 10
	JMP <-121, 156
	SUB @121, 106
	SUB @121, 103
	ADD <-210, 565
	ADD <300, 90
	ADD <300, 90
	DJN -1, @-20
	SUB @-127, <100
	JMN <-151, 156
	MOV @121, 106
	SUB 12, <10
	MOV -1, <-20
	SUB 12, <10
	JMP 3, 530
	SUB #82, @200
	MOV -1, <-20
	SUB 12, <10
	ADD #272, <0
	SUB 12, <10
	JMN -237, @126
	SUB @-121, 156
	SLT -1, <-20
	SUB #121, 103
	SUB #0, -75
	JMN -237, @126
	SLT <100, 10
	SUB @121, 106
	CMP @-127, 100
	MOV -1, <-20
	SUB @121, 106
	JMN -1, @-20
	SLT -8, <-20
	SUB #0, -31
	ADD 280, 60
	CMP @128, 106
	JMP @82, #200
	JMP @82, #200
	SPL 0, <753
	CMP -207, <-120
	JMN @-4, 500
	DJN <-408, #-90
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-10
