Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\ram_62_256.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\ram_62_256 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/ram_62_256.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 15.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ram_62_256.ram_2port_0: Targeting device family: Arria 10.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\ram_62_256.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\ram_62_256 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/ram_62_256.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 15.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ram_62_256.ram_2port_0: Targeting device family: Arria 10.
Info: ram_62_256: "Transforming system: ram_62_256"
Info: ram_62_256: Running transform generation_view_transform
Info: ram_62_256: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: ram_62_256: Running transform merlin_avalon_transform
Info: ram_62_256: Running transform merlin_avalon_transform took 0.114s
Info: ram_62_256: "Naming system components in system: ram_62_256"
Info: ram_62_256: "Processing generation queue"
Info: ram_62_256: "Generating: ram_62_256"
Info: ram_62_256: "Generating: ram_62_256_ram_2port_150_37we7hy"
Info: ram_62_256: Done "ram_62_256" with 2 modules, 3 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
