Cycle 1 --> addi $r1 , $zero , 3
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 2 --> addi $r2 , $zero , 3
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 3 --> mul $r3 , $r1 , $r2
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 4 --> j x
Cycle 5 --> addi $r5 , $r1 , 4
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 6 --> sw   $r5 , 0($zero)
DRAM request issued : WRITE

Cycle 7-18 --> sw   $r5 , 0($zero)
ROW 0 activated
Data from Register $r5 stored at the column offset in row buffer
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 19 --> lw $r4 , 1048($zero)
DRAM request issued : READ

Cycle 20 --> add $t0,$r2,$r3
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 21 --> add $t1,$r2,$r5
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 22 --> add $t2,$r1,$r2
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 6
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 23 --> add $t3,$r3,$r5
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 6
R14 [t3] = 16
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 24 --> add $t4,$r5,$r5
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 3
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 6
R14 [t3] = 16
R15 [t4] = 14
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 25 --> slt $r1 , $r5 , $r3
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 1
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 6
R14 [t3] = 16
R15 [t4] = 14
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
-----------------------------------------

Cycle 20-41 --> lw $r4 , 1048($zero)
ROW 0 copied back to DRAM and ROW 1 activated
Data at the column offset from the row buffer loaded to Register $r4
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 1
R3  [r2] = 3
R4  [r3] = 9
R5  [r4] = 0
R6  [r5] = 7
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 12
R12 [t1] = 10
R13 [t2] = 6
R14 [t3] = 16
R15 [t4] = 14
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 0
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
0-3: 7
1048-1051: 0
-----------------------------------------

Total Number of clock cycles: 41
Total Number of Row-buffer Updates: 3
Instruction Memory Used: 64 Bytes
Data Memory Used: 8 Bytes
Number of times each instruction was executed :
add ->5
sub ->0
mul ->1
beq ->0
bne ->0
slt ->1
lw ->2
sw ->1
addi ->3
j -> 1
-----------------------------------------
Data Memory at the end of Execution:
0-3: 7
1048-1051: 0
