# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:39:54 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# ** Error: (vlog-13069) UART.v(2): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 21:39:55 on Sep 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog UART.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:40:22 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# ** Error: (vlog-13069) UART.v(12): near "DATA": syntax error, unexpected IDENTIFIER.
# -- Compiling module UART_tb
# ** Error: (vlog-13069) UART.v(36): near "end": syntax error, unexpected end.
# End time: 21:40:22 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog UART.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:40:59 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 21:40:59 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim UART_tb 
# Start time: 21:41:00 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 Time=                  90
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:42:04 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 21:42:04 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:42:07 on Sep 18,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim UART_tb 
# Start time: 21:42:07 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 FRAME=100100100000 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 FRAME=110000001000 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 FRAME=100001001000 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 FRAME=101100011000 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 FRAME=110001101000 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 FRAME=101100101000 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 FRAME=100010010000 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 FRAME=100000001100 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  90
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:44:43 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# ** Error: (vlog-13069) UART.v(9): near "<=": syntax error, unexpected <=.
# -- Compiling module UART_tb
# End time: 21:44:43 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog UART.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:45:03 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# ** Error: UART.v(9): Register is illegal in left-hand side of continuous assignment
# -- Compiling module UART_tb
# End time: 21:45:04 on Sep 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog UART.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:45:43 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 21:45:43 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:45:44 on Sep 18,2025, Elapsed time: 0:03:37
# Errors: 8, Warnings: 0
# vsim UART_tb 
# Start time: 21:45:44 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 FRAME=100100100000 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 FRAME=110000001000 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 FRAME=100001001000 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 FRAME=101100011000 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 FRAME=110001101000 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 FRAME=101100101000 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 FRAME=100010010000 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 FRAME=100000001100 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  90
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:15:10 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 22:15:10 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:15:11 on Sep 18,2025, Elapsed time: 0:29:27
# Errors: 0, Warnings: 0
# vsim UART_tb 
# Start time: 22:15:11 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 FRAME=100100100000 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 FRAME=110000001000 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 FRAME=100001001000 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 FRAME=101100011000 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 FRAME=110001101000 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 FRAME=101100101000 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 FRAME=100010010000 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 FRAME=100000001100 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  90
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:19:33 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 22:19:33 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:19:34 on Sep 18,2025, Elapsed time: 0:04:23
# Errors: 0, Warnings: 0
# vsim UART_tb 
# Start time: 22:19:34 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 FRAME=100100100000 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 FRAME=110000001000 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 FRAME=100001001000 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 FRAME=101100011000 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 FRAME=110001101000 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 FRAME=101100101000 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 FRAME=100010010000 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 FRAME=100000001100 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  90
quit -sim
# End time: 22:21:29 on Sep 18,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:21:37 on Sep 18,2025
# vlog -reportprogress 300 UART.v "+acc" 
# -- Compiling module UART
# -- Compiling module UART_tb
# 
# Top level modules:
# 	UART_tb
# End time: 22:21:37 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim UART_tb 
# Start time: 22:21:37 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# START=1 DATA=00100100 PARITY=0 STOP=00 FRAME=100100100000 Time=                   0
# START=1 DATA=10000001 PARITY=0 STOP=00 FRAME=110000001000 Time=                  10
# START=1 DATA=00001001 PARITY=0 STOP=00 FRAME=100001001000 Time=                  20
# START=1 DATA=01100011 PARITY=0 STOP=00 FRAME=101100011000 Time=                  30
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  40
# START=1 DATA=10001101 PARITY=0 STOP=00 FRAME=110001101000 Time=                  50
# START=1 DATA=01100101 PARITY=0 STOP=00 FRAME=101100101000 Time=                  60
# START=1 DATA=00010010 PARITY=0 STOP=00 FRAME=100010010000 Time=                  70
# START=1 DATA=00000001 PARITY=1 STOP=00 FRAME=100000001100 Time=                  80
# START=1 DATA=00001101 PARITY=1 STOP=00 FRAME=100001101100 Time=                  90
vsim -debugDB UART_tb
# End time: 22:23:31 on Sep 18,2025, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim -debugDB UART_tb 
# Start time: 22:23:31 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.UART_tb(fast)
# Loading work.UART(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
env ..
# sim:/UART_tb/U1
env ..
# sim:/UART_tb
env ..
# sim:/UART_tb
env ..
# sim:/UART_tb
env ..
# sim:/UART_tb
env ..
# sim:/UART_tb
quit -sim
# End time: 22:25:10 on Sep 18,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 2
