#######################################################################
#
# <COPYRIGHT_TAG>
#
#######################################################################

# This is simple configuration file. Use '#' sign for comments
appMode=0 # lls-CU(0) | RU(1)
xranMode=0 # Category A  (0) (precoder in lls-CU) | Category B (1) (precoder in RU)
ccNum=6 # Number of Componnent Carriers (CC) per ETH port with XRAN protocol (default:1 max: 12)
antNum=4 # Number of Antennas per CC (default: 4)

##Numerology
mu=0 #15Khz Sub Carrier Spacing
ttiPeriod=1000 # in us TTI period (15Khz default 1000us)
nDLAbsFrePointA=2645460 #nAbsFrePointA - Abs Freq Point A of the Carrier Center Frequency for in KHz Value: 450000->52600000
nULAbsFrePointA=2525460 #nAbsFrePointA - Abs Freq Point A of the Carrier Center Frequency for in KHz Value: 450000->52600000
nDLBandwidth=20 #Carrier bandwidth for in MHz. Value: 5->400
nULBandwidth=20 #Carrier bandwidth for in MHz. Value: 5->400
nDLFftSize=2048
nULFftSize=2048

nFrameDuplexType=0 # 0 - FDD 1 - TDD
nTddPeriod=0 #TDD priod e.g. DDDS 4

MTUSize=9600 #maximum transmission unit (MTU) is the size of the largest protocol data unit (PDU) that can be communicated in a single
 #xRAN network layer transaction. supported 1500 bytes and 9600 bytes (Jumbo Frame)
Gps_Alpha=0	#alpha and beta value as in section 9.7.2 of ORAN spec
Gps_Beta=0


# Eth 0
duMac0=00:11:22:33:44:66 # asigned MAC of O-DU VF
ruMac0=00:11:22:33:44:55 # O-RU VF for O-RU app
duMac1=00:11:22:33:44:66 # asigned MAC of O-DU VF
ruMac1=00:11:22:33:44:55 # O-RU VF for O-RU app

#Eth 1
duMac2=00:11:22:33:44:77 # asigned MAC of O-DU VF
ruMac2=00:11:22:33:44:44 # O-RU VF for O-RU app
duMac3=00:11:22:33:44:77 # asigned MAC of O-DU VF
ruMac3=00:11:22:33:44:44 # O-RU VF for O-RU app

numSlots=20 #number of slots per IQ files
#fd 10Mhz 2
#antC0=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
#antC1=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
#antC2=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
#antC3=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC0=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC1=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC2=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC3=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC4=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC5=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC6=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC7=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC8=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC9=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC10=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC11=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC12=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC13=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC14=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC15=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC16=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC17=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC18=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC19=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC20=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC21=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC22=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC23=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC24=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC25=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC26=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC27=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC28=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC29=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC30=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC31=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC32=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC33=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC34=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC35=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC36=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC37=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC38=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC39=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC40=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC41=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC42=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC43=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0

antC44=../usecase/cat_a/mu0_20mhz/12/uliq0.bin    #CC0
antC45=../usecase/cat_a/mu0_20mhz/12/uliq1.bin    #CC0
antC46=../usecase/cat_a/mu0_20mhz/12/uliq2.bin    #CC0
antC47=../usecase/cat_a/mu0_20mhz/12/uliq3.bin    #CC0


#antC0=../usecase/cat_a/mu0_20mhz/12/ant_0.bin    #CC0
#antC1=../usecase/cat_a/mu0_20mhz/12/ant_1.bin   #CC0
#antC2=../usecase/cat_a/mu0_20mhz/12/ant_2.bin    #CC0
#antC3=../usecase/cat_a/mu0_20mhz/12/ant_3.bin    #CC0

#antC0=../usecase/cat_a/mu0_20mhz/12/ant_0.bin    #CC0
#antC1=../usecase/cat_a/mu0_20mhz/12/ant_0.bin    #CC0
#antC2=../usecase/cat_a/mu0_20mhz/12/ant_0.bin    #CC0
#antC3=../usecase/cat_a/mu0_20mhz/12/ant_0.bin    #CC0

#antC4=../usecase/cat_a/mu0_20mhz/12/ant_4.bin    #CC1
#antC5=../usecase/cat_a/mu0_20mhz/12/ant_5.bin    #CC1
#antC6=../usecase/cat_a/mu0_20mhz/12/ant_6.bin    #CC1
#antC7=../usecase/cat_a/mu0_20mhz/12/ant_7.bin    #CC1
#antC8=../usecase/cat_a/mu0_20mhz/12/ant_8.bin    #CC2
#antC9=../usecase/cat_a/mu0_20mhz/12/ant_9.bin    #CC2
#antC10=../usecase/cat_a/mu0_20mhz/12/ant_10.bin  #CC2
#antC11=../usecase/cat_a/mu0_20mhz/12/ant_11.bin  #CC2
#antC12=../usecase/cat_a/mu0_20mhz/12/ant_12.bin  #CC3
#antC13=../usecase/cat_a/mu0_20mhz/12/ant_13.bin  #CC3
#antC14=../usecase/cat_a/mu0_20mhz/12/ant_14.bin  #CC3
#antC15=../usecase/cat_a/mu0_20mhz/12/ant_15.bin  #CC3
#antC16=../usecase/cat_a/mu0_20mhz/12/ant_0.bin   #CC4
#antC17=../usecase/cat_a/mu0_20mhz/12/ant_1.bin   #CC4
#antC18=../usecase/cat_a/mu0_20mhz/12/ant_2.bin   #CC4
#antC19=../usecase/cat_a/mu0_20mhz/12/ant_3.bin   #CC4
#antC20=../usecase/cat_a/mu0_20mhz/12/ant_4.bin   #CC5
#antC21=../usecase/cat_a/mu0_20mhz/12/ant_5.bin   #CC5
#antC22=../usecase/cat_a/mu0_20mhz/12/ant_6.bin   #CC5
#antC23=../usecase/cat_a/mu0_20mhz/12/ant_7.bin   #CC5
#antC24=../usecase/cat_a/mu0_20mhz/12/ant_8.bin   #CC6
#antC25=../usecase/cat_a/mu0_20mhz/12/ant_9.bin   #CC6
#antC26=../usecase/cat_a/mu0_20mhz/12/ant_10.bin  #CC6
#antC27=../usecase/cat_a/mu0_20mhz/12/ant_11.bin  #CC6
#antC28=../usecase/cat_a/mu0_20mhz/12/ant_12.bin  #CC7
#antC29=../usecase/cat_a/mu0_20mhz/12/ant_13.bin  #CC7
#antC30=../usecase/cat_a/mu0_20mhz/12/ant_14.bin  #CC7
#antC31=../usecase/cat_a/mu0_20mhz/12/ant_15.bin  #CC7
#antC32=../usecase/cat_a/mu0_20mhz/12/ant_0.bin   #CC8
#antC33=../usecase/cat_a/mu0_20mhz/12/ant_1.bin   #CC8
#antC34=../usecase/cat_a/mu0_20mhz/12/ant_2.bin   #CC8
#antC35=../usecase/cat_a/mu0_20mhz/12/ant_3.bin   #CC8
#antC36=../usecase/cat_a/mu0_20mhz/12/ant_4.bin   #CC9
#antC37=../usecase/cat_a/mu0_20mhz/12/ant_5.bin   #CC9
#antC38=../usecase/cat_a/mu0_20mhz/12/ant_6.bin   #CC9
#antC39=../usecase/cat_a/mu0_20mhz/12/ant_7.bin   #CC9
#antC40=../usecase/cat_a/mu0_20mhz/12/ant_8.bin   #CC10
#antC41=../usecase/cat_a/mu0_20mhz/12/ant_9.bin   #CC10
#antC42=../usecase/cat_a/mu0_20mhz/12/ant_10.bin  #CC10
#antC43=../usecase/cat_a/mu0_20mhz/12/ant_11.bin  #CC10
#antC44=../usecase/cat_a/mu0_20mhz/12/ant_12.bin  #CC11
#antC45=../usecase/cat_a/mu0_20mhz/12/ant_13.bin  #CC11
#antC46=../usecase/cat_a/mu0_20mhz/12/ant_14.bin  #CC11
#antC47=../usecase/cat_a/mu0_20mhz/12/ant_15.bin  #CC11

rachEnable=1 # Enable (1)| disable (0) PRACH configuration
prachConfigIndex=189 # PRACH config index as per TS36.211 - Table 5.7.1-2 : PRACH Configuration Index

## control of IQ byte order
iqswap=0 #do swap of IQ before send buffer to eth
nebyteorderswap=1 #do swap of byte order for each I and Q from CPU byte order to network byte order

##Debug
debugStop=0 #stop app on 1pps boundary (gps_second % 30)
debugStopCount=0 #if this value is >0 then stop app after x transmission packets, otherwise app will stop at 1pps boundary

CPenable=1 #(1) C-Plane is enabled| (0) C-Plane is disabled

##RU Settings
Tadv_cp_dl=25 #in us  TODO: update per RU implementation
              #C-Plane messages must arrive at the RU some amount of time in advance (Tcp_adv_dl) of the corresponding U-Plane messages

#Reception Window C-plane DL
T2a_min_cp_dl=400  #in us
T2a_max_cp_dl=850 #in us

#Reception Window C-plane UL
T2a_min_cp_ul=400 #in us
T2a_max_cp_ul=850 #in us

#Reception Window U-plane
T2a_min_up=200  # in us
T2a_max_up=800 # in us

#Transmission Window
Ta3_min=160 #in us
Ta3_max=256 #in us

###########################################################
##lls-CU Settings
#C-plane
#Transmission Window Fast C-plane DL
T1a_min_cp_dl=560
T1a_max_cp_dl=800

##Transmission Window Fast C-plane UL
T1a_min_cp_ul=480
T1a_max_cp_ul=560

#U-plane
##Transmission Window
T1a_min_up=280
T1a_max_up=400

#Reception Window
Ta4_min=0
Ta4_max=360
###########################################################

