# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Predavanje1_V1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/example1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:17:49 on Mar 09,2018
# vcom -reportprogress 300 -93 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/example1.vhd 
# -- Loading package STANDARD
# -- Compiling entity example1
# -- Compiling architecture rtl of example1
# End time: 05:17:49 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:18:03 on Mar 09,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OR_GATE
# -- Compiling architecture behv of OR_GATE
# -- Compiling entity AND_GATE
# -- Compiling architecture behv of AND_GATE
# -- Compiling entity comb_ckt
# -- Compiling architecture struct of comb_ckt
# End time: 05:18:04 on Mar 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_ckt.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:18:05 on Mar 09,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_ckt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity CKT_TB
# -- Compiling architecture TB of CKT_TB
# -- Compiling configuration CFG_TB
# -- Loading entity CKT_TB
# -- Loading architecture TB of CKT_TB
# -- Loading entity comb_ckt
# End time: 05:18:05 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.or_gate
# vsim work.or_gate 
# Start time: 05:18:19 on Mar 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.or_gate(behv)
add wave -position end  sim:/or_gate/X
add wave -position end  sim:/or_gate/Y
add wave -position end  sim:/or_gate/F2
run -all
vsim work.ckt_tb
# End time: 05:18:43 on Mar 09,2018, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim work.ckt_tb 
# Start time: 05:18:44 on Mar 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ckt_tb(tb)
# Loading work.comb_ckt(struct)
# Loading work.and_gate(behv)
# Loading work.or_gate(behv)
add wave -position end  sim:/ckt_tb/T_input1
add wave -position end  sim:/ckt_tb/T_input2
add wave -position end  sim:/ckt_tb/T_input3
add wave -position end  sim:/ckt_tb/T_output
run -all
# ** Note: Testbench completed successfully!
#    Time: 40 ns  Iteration: 0  Instance: /ckt_tb
# End time: 05:28:13 on Mar 09,2018, Elapsed time: 0:09:29
# Errors: 0, Warnings: 0
