

================================================================
== Vitis HLS Report for 'runOutputL1toL2'
================================================================
* Date:           Thu Jan 27 10:53:50 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%param_read = read i1120 @_ssdm_op_Read.ap_fifo.i1120P, i1120 %param"   --->   Operation 11 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%ko_1_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro"   --->   Operation 15 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co"   --->   Operation 16 'read' 'co_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375]   --->   Operation 17 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 18 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 19 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'partselect' 'trunc_ln220_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln375)   --->   "%or_ln375_1 = or i32 %co_read, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 22 'or' 'or_ln375_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln375)   --->   "%or_ln375 = or i32 %or_ln375_1, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 23 'or' 'or_ln375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln375 = icmp_eq  i32 %or_ln375, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'partselect' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 31 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 34 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 35 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 36 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 44 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 45 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 46 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_H_i_i"   --->   Operation 47 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_W_i_i"   --->   Operation 48 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 49 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.60ns)   --->   "%br_ln103 = br void %bb31.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 50 'br' 'br_ln103' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln103_2, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln103_1, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 52 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln105, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 53 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.06ns)   --->   "%icmp_ln103 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 55 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln103_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 56 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge.loopexit.i.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln105 = icmp_eq  i32 %wi, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.22ns)   --->   "%select_ln103 = select i1 %icmp_ln105, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 59 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln103_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 60 'add' 'add_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln103_1 = select i1 %icmp_ln105, i32 %add_ln103_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i32 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.73ns)   --->   "%add_ln103 = add i11 %mul3_i_i_i, i11 %trunc_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.69ns) (grouped into DSP with root node add15_i_i_i)   --->   "%add_ln103_1 = add i11 %add_ln103, i11 %mul11_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'add' 'add_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [3/3] (0.99ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'trunc' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'trunc' 'empty_69' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.73ns)   --->   "%tmp2 = add i11 %mul5_i_i_i, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'add' 'tmp2' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln375, void %bb21.i.i.i, void %bb20.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'br' 'br_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.88ns)   --->   "%add_ln105 = add i32 %select_ln103, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'add' 'add_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 73 [2/3] (0.99ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 77 [2/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i_i = add i6 %empty_69, i6 %mul_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'add' 'add8_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'add' 'add15_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.80>
ST_8 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i_i = add i6 %empty_69, i6 %mul_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'add' 'add8_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%idxprom_i_i_i = zext i6 %add8_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'zext' 'idxprom_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'add' 'add15_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%idxprom16_i_i_i = zext i11 %add15_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'zext' 'idxprom16_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%output_l1_021_i_addr = getelementptr i32 %output_l1_021_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'getelementptr' 'output_l1_021_i_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.15ns)   --->   "%output_l1_021_i_load = load i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'load' 'output_l1_021_i_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%output_l2_reduction_0_addr = getelementptr i32 %output_l2_reduction_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'getelementptr' 'output_l2_reduction_0_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.15ns)   --->   "%output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 86 'load' 'output_l2_reduction_0_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr_1 = getelementptr i32 %output_l1_122_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'getelementptr' 'output_l1_122_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.15ns)   --->   "%output_l1_122_i_load_1 = load i6 %output_l1_122_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'load' 'output_l1_122_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%output_l2_reduction_1_addr_1 = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'getelementptr' 'output_l2_reduction_1_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (1.15ns)   --->   "%output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'load' 'output_l2_reduction_1_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr_1 = getelementptr i32 %output_l1_223_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'getelementptr' 'output_l1_223_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.15ns)   --->   "%output_l1_223_i_load_1 = load i6 %output_l1_223_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'load' 'output_l1_223_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%output_l2_reduction_2_addr_1 = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'getelementptr' 'output_l2_reduction_2_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (1.15ns)   --->   "%output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'load' 'output_l2_reduction_2_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr_1 = getelementptr i32 %output_l1_324_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'getelementptr' 'output_l1_324_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.15ns)   --->   "%output_l1_324_i_load_1 = load i6 %output_l1_324_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'load' 'output_l1_324_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%output_l2_reduction_3_addr_1 = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'getelementptr' 'output_l2_reduction_3_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.15ns)   --->   "%output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'load' 'output_l2_reduction_3_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr = getelementptr i32 %output_l1_122_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'getelementptr' 'output_l1_122_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (1.15ns)   --->   "%output_l1_122_i_load = load i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'load' 'output_l1_122_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr = getelementptr i32 %output_l1_223_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'getelementptr' 'output_l1_223_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.15ns)   --->   "%output_l1_223_i_load = load i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'load' 'output_l1_223_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr = getelementptr i32 %output_l1_324_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'getelementptr' 'output_l1_324_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.15ns)   --->   "%output_l1_324_i_load = load i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'load' 'output_l1_324_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 9 <SV = 8> <Delay = 3.79>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_LOOP_L2_W_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'specloopname' 'specloopname_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 109 [1/2] (1.15ns)   --->   "%output_l1_021_i_load = load i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'load' 'output_l1_021_i_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 110 [1/2] (1.15ns)   --->   "%output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'load' 'output_l2_reduction_0_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln117 = add i32 %output_l2_reduction_0_load, i32 %output_l1_021_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 111 'add' 'add_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117, i11 %output_l2_reduction_0_addr, i32 %output_l2_reduction_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 112 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%output_l2_0_addr_1 = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 113 'getelementptr' 'output_l2_0_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117, i11 %output_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 115 [1/2] (1.15ns)   --->   "%output_l1_122_i_load_1 = load i6 %output_l1_122_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'load' 'output_l1_122_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 116 [1/2] (1.15ns)   --->   "%output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'load' 'output_l2_reduction_1_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln117_1 = add i32 %output_l2_reduction_1_load, i32 %output_l1_122_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'add' 'add_ln117_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_1, i11 %output_l2_reduction_1_addr_1, i32 %output_l2_reduction_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_l2_1_addr_1 = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'getelementptr' 'output_l2_1_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117_1, i11 %output_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 121 [1/2] (1.15ns)   --->   "%output_l1_223_i_load_1 = load i6 %output_l1_223_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'load' 'output_l1_223_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 122 [1/2] (1.15ns)   --->   "%output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'load' 'output_l2_reduction_2_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln117_2 = add i32 %output_l2_reduction_2_load, i32 %output_l1_223_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'add' 'add_ln117_2' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_2, i11 %output_l2_reduction_2_addr_1, i32 %output_l2_reduction_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%output_l2_2_addr_1 = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'getelementptr' 'output_l2_2_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117_2, i11 %output_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 127 [1/2] (1.15ns)   --->   "%output_l1_324_i_load_1 = load i6 %output_l1_324_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 127 'load' 'output_l1_324_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 128 [1/2] (1.15ns)   --->   "%output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'load' 'output_l2_reduction_3_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln117_3 = add i32 %output_l2_reduction_3_load, i32 %output_l1_324_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 129 'add' 'add_ln117_3' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_3, i11 %output_l2_reduction_3_addr_1, i32 %output_l2_reduction_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 130 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 131 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb.i.i.i"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.60>
ST_9 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_021_i_load, i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 132 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 133 'getelementptr' 'output_l2_0_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_021_i_load, i11 %output_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 134 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 135 [1/2] (1.15ns)   --->   "%output_l1_122_i_load = load i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 135 'load' 'output_l1_122_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%output_l2_reduction_1_addr = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 136 'getelementptr' 'output_l2_reduction_1_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_122_i_load, i11 %output_l2_reduction_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 137 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 138 'getelementptr' 'output_l2_1_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_122_i_load, i11 %output_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 139 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 140 [1/2] (1.15ns)   --->   "%output_l1_223_i_load = load i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 140 'load' 'output_l1_223_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%output_l2_reduction_2_addr = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 141 'getelementptr' 'output_l2_reduction_2_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_223_i_load, i11 %output_l2_reduction_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 142 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 143 'getelementptr' 'output_l2_2_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_223_i_load, i11 %output_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 144 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 145 [1/2] (1.15ns)   --->   "%output_l1_324_i_load = load i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 145 'load' 'output_l1_324_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%output_l2_reduction_3_addr = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 146 'getelementptr' 'output_l2_reduction_3_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_324_i_load, i11 %output_l2_reduction_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 147 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 148 [1/1] (0.60ns)   --->   "%br_ln113 = br void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 148 'br' 'br_ln113' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.60>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_70 = phi i32 %output_l1_324_i_load, void %bb20.i.i.i, i32 %add_ln117_3, void %bb21.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 149 'phi' 'empty_70' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 150 'getelementptr' 'output_l2_3_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %empty_70, i11 %output_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 151 'store' 'store_ln119' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb31.i.i.i"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 153 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_l1_021_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_122_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_223_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_324_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ param]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
param_read                   (read             ) [ 00000000000]
ko_1_read                    (read             ) [ 00111000000]
ho_read                      (read             ) [ 00111000000]
wo_read                      (read             ) [ 00111000000]
ro_read                      (read             ) [ 00000000000]
co_read                      (read             ) [ 00000000000]
so_read                      (read             ) [ 00000000000]
param_TILESIZE_H_i_i         (partselect       ) [ 00111000000]
param_TILESIZE_W_i_i         (partselect       ) [ 00111111110]
trunc_ln                     (partselect       ) [ 00111111110]
trunc_ln220_1                (partselect       ) [ 00111000000]
or_ln375_1                   (or               ) [ 00000000000]
or_ln375                     (or               ) [ 00000000000]
icmp_ln375                   (icmp             ) [ 00111111110]
trunc_ln1                    (partselect       ) [ 00111111110]
trunc_ln100_1                (partselect       ) [ 00111000000]
trunc_ln100_2                (partselect       ) [ 00111000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
specinterface_ln0            (specinterface    ) [ 00000000000]
mul3_i_i_i                   (mul              ) [ 00000111110]
mul5_i_i_i                   (mul              ) [ 00000111110]
mul11_i_i_i                  (mul              ) [ 00000111110]
cast                         (zext             ) [ 00000000000]
cast1                        (zext             ) [ 00000000000]
bound                        (mul              ) [ 00000111110]
br_ln103                     (br               ) [ 00001111110]
indvar_flatten               (phi              ) [ 00000100000]
hi                           (phi              ) [ 00000100000]
wi                           (phi              ) [ 00000100000]
specpipeline_ln0             (specpipeline     ) [ 00000000000]
icmp_ln103                   (icmp             ) [ 00000111110]
add_ln103_2                  (add              ) [ 00001111110]
br_ln103                     (br               ) [ 00000000000]
icmp_ln105                   (icmp             ) [ 00000000000]
select_ln103                 (select           ) [ 00000000000]
add_ln103_3                  (add              ) [ 00000000000]
select_ln103_1               (select           ) [ 00001111110]
trunc_ln103                  (trunc            ) [ 00000111000]
trunc_ln103_1                (trunc            ) [ 00000000000]
add_ln103                    (add              ) [ 00000000000]
add_ln103_1                  (add              ) [ 00000111000]
empty                        (trunc            ) [ 00000000000]
empty_69                     (trunc            ) [ 00000111100]
tmp2                         (add              ) [ 00000111100]
br_ln112                     (br               ) [ 00000000000]
add_ln105                    (add              ) [ 00001111110]
mul_ln103                    (mul              ) [ 00000100100]
mul_ln103_1                  (mul              ) [ 00000100100]
add8_i_i_i                   (add              ) [ 00000000000]
idxprom_i_i_i                (zext             ) [ 00000000000]
add15_i_i_i                  (add              ) [ 00000000000]
idxprom16_i_i_i              (zext             ) [ 00000100010]
output_l1_021_i_addr         (getelementptr    ) [ 00000100010]
output_l2_reduction_0_addr   (getelementptr    ) [ 00000100010]
output_l1_122_i_addr_1       (getelementptr    ) [ 00000100010]
output_l2_reduction_1_addr_1 (getelementptr    ) [ 00000100010]
output_l1_223_i_addr_1       (getelementptr    ) [ 00000100010]
output_l2_reduction_2_addr_1 (getelementptr    ) [ 00000100010]
output_l1_324_i_addr_1       (getelementptr    ) [ 00000100010]
output_l2_reduction_3_addr_1 (getelementptr    ) [ 00000100010]
output_l1_122_i_addr         (getelementptr    ) [ 00000100010]
output_l1_223_i_addr         (getelementptr    ) [ 00000100010]
output_l1_324_i_addr         (getelementptr    ) [ 00000100010]
specloopname_ln0             (specloopname     ) [ 00000000000]
speclooptripcount_ln0        (speclooptripcount) [ 00000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000]
specloopname_ln105           (specloopname     ) [ 00000000000]
output_l1_021_i_load         (load             ) [ 00000000000]
output_l2_reduction_0_load   (load             ) [ 00000000000]
add_ln117                    (add              ) [ 00000000000]
store_ln117                  (store            ) [ 00000000000]
output_l2_0_addr_1           (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_122_i_load_1       (load             ) [ 00000000000]
output_l2_reduction_1_load   (load             ) [ 00000000000]
add_ln117_1                  (add              ) [ 00000000000]
store_ln117                  (store            ) [ 00000000000]
output_l2_1_addr_1           (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_223_i_load_1       (load             ) [ 00000000000]
output_l2_reduction_2_load   (load             ) [ 00000000000]
add_ln117_2                  (add              ) [ 00000000000]
store_ln117                  (store            ) [ 00000000000]
output_l2_2_addr_1           (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_324_i_load_1       (load             ) [ 00000000000]
output_l2_reduction_3_load   (load             ) [ 00000000000]
add_ln117_3                  (add              ) [ 00000000000]
store_ln117                  (store            ) [ 00000000000]
br_ln0                       (br               ) [ 00000000000]
store_ln114                  (store            ) [ 00000000000]
output_l2_0_addr             (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_122_i_load         (load             ) [ 00000000000]
output_l2_reduction_1_addr   (getelementptr    ) [ 00000000000]
store_ln114                  (store            ) [ 00000000000]
output_l2_1_addr             (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_223_i_load         (load             ) [ 00000000000]
output_l2_reduction_2_addr   (getelementptr    ) [ 00000000000]
store_ln114                  (store            ) [ 00000000000]
output_l2_2_addr             (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
output_l1_324_i_load         (load             ) [ 00000000000]
output_l2_reduction_3_addr   (getelementptr    ) [ 00000000000]
store_ln114                  (store            ) [ 00000000000]
br_ln113                     (br               ) [ 00000000000]
empty_70                     (phi              ) [ 00000000000]
output_l2_3_addr             (getelementptr    ) [ 00000000000]
store_ln119                  (store            ) [ 00000000000]
br_ln0                       (br               ) [ 00001111110]
ret_ln394                    (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_l1_021_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_021_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_l1_122_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_122_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_l1_223_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_223_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_l1_324_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_324_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="param">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ko_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ho">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ro">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="co">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="so">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1120P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_L2_H_LOOP_L2_W_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="param_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1120" slack="0"/>
<pin id="108" dir="0" index="1" bw="1120" slack="0"/>
<pin id="109" dir="1" index="2" bw="1120" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ko_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ho_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="wo_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ro_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="co_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="so_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_l1_021_i_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_021_i_addr/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_021_i_load/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_l2_reduction_0_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_0_addr/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l2_reduction_0_load/8 store_ln117/9 store_ln114/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_l1_122_i_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_122_i_addr_1/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_122_i_load_1/8 output_l1_122_i_load/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="output_l2_reduction_1_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_1_addr_1/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l2_reduction_1_load/8 store_ln117/9 store_ln114/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="output_l1_223_i_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_223_i_addr_1/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_223_i_load_1/8 output_l1_223_i_load/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="output_l2_reduction_2_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_2_addr_1/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l2_reduction_2_load/8 store_ln117/9 store_ln114/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output_l1_324_i_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_324_i_addr_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_324_i_load_1/8 output_l1_324_i_load/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="output_l2_reduction_3_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_3_addr_1/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l2_reduction_3_load/8 store_ln117/9 store_ln114/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="output_l1_122_i_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_122_i_addr/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_l1_223_i_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_223_i_addr/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_l1_324_i_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_324_i_addr/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="output_l2_0_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="11" slack="1"/>
<pin id="296" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_0_addr_1/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/9 store_ln119/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="output_l2_1_addr_1_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="11" slack="1"/>
<pin id="309" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_1_addr_1/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/9 store_ln119/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="output_l2_2_addr_1_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="11" slack="1"/>
<pin id="322" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_2_addr_1/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/9 store_ln119/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="output_l2_0_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="11" slack="1"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_0_addr/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="output_l2_reduction_1_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="11" slack="1"/>
<pin id="345" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_1_addr/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="output_l2_1_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="11" slack="1"/>
<pin id="354" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_1_addr/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="output_l2_reduction_2_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="1"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_2_addr/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="output_l2_2_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="11" slack="1"/>
<pin id="372" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_2_addr/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="output_l2_reduction_3_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="11" slack="1"/>
<pin id="381" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_reduction_3_addr/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="output_l2_3_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="11" slack="1"/>
<pin id="390" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l2_3_addr/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln119_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/9 "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="indvar_flatten_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="64" slack="0"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="hi_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="hi_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/5 "/>
</bind>
</comp>

<comp id="421" class="1005" name="wi_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="wi_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/5 "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_70_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_70 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_70_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_70/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="param_TILESIZE_H_i_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1120" slack="0"/>
<pin id="446" dir="0" index="2" bw="12" slack="0"/>
<pin id="447" dir="0" index="3" bw="12" slack="0"/>
<pin id="448" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_H_i_i/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="param_TILESIZE_W_i_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1120" slack="0"/>
<pin id="456" dir="0" index="2" bw="12" slack="0"/>
<pin id="457" dir="0" index="3" bw="12" slack="0"/>
<pin id="458" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_W_i_i/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="0" index="1" bw="1120" slack="0"/>
<pin id="466" dir="0" index="2" bw="10" slack="0"/>
<pin id="467" dir="0" index="3" bw="10" slack="0"/>
<pin id="468" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln220_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="1120" slack="0"/>
<pin id="476" dir="0" index="2" bw="10" slack="0"/>
<pin id="477" dir="0" index="3" bw="10" slack="0"/>
<pin id="478" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln220_1/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln375_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln375_1/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln375_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln375/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln375_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="1120" slack="0"/>
<pin id="504" dir="0" index="2" bw="12" slack="0"/>
<pin id="505" dir="0" index="3" bw="12" slack="0"/>
<pin id="506" dir="1" index="4" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln100_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="1120" slack="0"/>
<pin id="514" dir="0" index="2" bw="12" slack="0"/>
<pin id="515" dir="0" index="3" bw="12" slack="0"/>
<pin id="516" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln100_1/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln100_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="1120" slack="0"/>
<pin id="524" dir="0" index="2" bw="12" slack="0"/>
<pin id="525" dir="0" index="3" bw="12" slack="0"/>
<pin id="526" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln100_2/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="3"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="cast1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="3"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="bound_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln103_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="1"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln103_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln105_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="4"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln103_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln103_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_3/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln103_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln103_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln103_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln103_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="0" index="1" bw="11" slack="0"/>
<pin id="592" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="empty_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="empty_69_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_69/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="1"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln105_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="idxprom_i_i_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i_i/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="idxprom16_i_i_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom16_i_i_i/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln117_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln117_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln117_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln117_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_3/9 "/>
</bind>
</comp>

<comp id="662" class="1007" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="11" slack="0"/>
<pin id="665" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3_i_i_i/1 "/>
</bind>
</comp>

<comp id="668" class="1007" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="11" slack="0"/>
<pin id="671" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5_i_i_i/1 "/>
</bind>
</comp>

<comp id="674" class="1007" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="0" index="1" bw="11" slack="0"/>
<pin id="677" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul11_i_i_i/1 "/>
</bind>
</comp>

<comp id="680" class="1007" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="2"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="684" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln103/5 add8_i_i_i/7 "/>
</bind>
</comp>

<comp id="687" class="1007" name="grp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="0" index="1" bw="11" slack="1"/>
<pin id="690" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="691" dir="0" index="3" bw="11" slack="2147483647"/>
<pin id="692" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln103_1/5 mul_ln103_1/5 add15_i_i_i/7 "/>
</bind>
</comp>

<comp id="695" class="1005" name="ko_1_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="1"/>
<pin id="697" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="ho_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="1"/>
<pin id="702" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="wo_read_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="1"/>
<pin id="707" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="710" class="1005" name="param_TILESIZE_H_i_i_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="3"/>
<pin id="712" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_H_i_i "/>
</bind>
</comp>

<comp id="715" class="1005" name="param_TILESIZE_W_i_i_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="3"/>
<pin id="717" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_W_i_i "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="4"/>
<pin id="723" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln220_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="1"/>
<pin id="728" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln220_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln375_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="4"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln375 "/>
</bind>
</comp>

<comp id="735" class="1005" name="trunc_ln1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="4"/>
<pin id="737" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln100_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="trunc_ln100_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="1"/>
<pin id="747" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="mul3_i_i_i_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="1"/>
<pin id="752" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i_i "/>
</bind>
</comp>

<comp id="755" class="1005" name="mul5_i_i_i_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul5_i_i_i "/>
</bind>
</comp>

<comp id="760" class="1005" name="mul11_i_i_i_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="1"/>
<pin id="762" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul11_i_i_i "/>
</bind>
</comp>

<comp id="765" class="1005" name="bound_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="1"/>
<pin id="767" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln103_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="774" class="1005" name="add_ln103_2_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="select_ln103_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln103_1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln103_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="1"/>
<pin id="786" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="789" class="1005" name="empty_69_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="2"/>
<pin id="791" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="2"/>
<pin id="796" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln105_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="804" class="1005" name="idxprom16_i_i_i_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idxprom16_i_i_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="output_l1_021_i_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="1"/>
<pin id="820" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_021_i_addr "/>
</bind>
</comp>

<comp id="823" class="1005" name="output_l2_reduction_0_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="1"/>
<pin id="825" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_l2_reduction_0_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="output_l1_122_i_addr_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="1"/>
<pin id="831" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_122_i_addr_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="output_l2_reduction_1_addr_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="1"/>
<pin id="836" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_l2_reduction_1_addr_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="output_l1_223_i_addr_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_223_i_addr_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="output_l2_reduction_2_addr_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="1"/>
<pin id="847" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_l2_reduction_2_addr_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="output_l1_324_i_addr_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="6" slack="1"/>
<pin id="853" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_324_i_addr_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="output_l2_reduction_3_addr_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="11" slack="1"/>
<pin id="858" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_l2_reduction_3_addr_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="output_l1_122_i_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="1"/>
<pin id="864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_122_i_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="output_l1_223_i_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="1"/>
<pin id="869" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_223_i_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="output_l1_324_i_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="1"/>
<pin id="874" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_324_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="86" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="221" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="86" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="267"><net_src comp="251" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="86" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="86" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="155" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="86" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="155" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="86" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="185" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="86" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="185" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="215" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="215" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="245" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="441"><net_src comp="245" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="106" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="106" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="106" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="106" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="487"><net_src comp="136" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="142" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="130" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="106" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="106" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="106" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="403" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="403" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="425" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="425" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="92" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="414" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="554" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="414" pin="4"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="573" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="559" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="559" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="594" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="559" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="92" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="613" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="634"><net_src comp="168" pin="7"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="155" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="637"><net_src comp="630" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="642"><net_src comp="198" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="185" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="645"><net_src comp="638" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="650"><net_src comp="228" pin="7"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="215" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="646" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="653"><net_src comp="646" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="658"><net_src comp="258" pin="7"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="245" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="654" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="661"><net_src comp="654" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="666"><net_src comp="521" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="118" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="511" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="124" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="112" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="473" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="581" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="680" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="693"><net_src comp="589" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="687" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="698"><net_src comp="112" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="703"><net_src comp="118" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="708"><net_src comp="124" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="713"><net_src comp="443" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="718"><net_src comp="453" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="724"><net_src comp="463" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="729"><net_src comp="473" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="734"><net_src comp="495" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="501" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="743"><net_src comp="511" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="748"><net_src comp="521" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="753"><net_src comp="662" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="758"><net_src comp="668" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="763"><net_src comp="674" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="768"><net_src comp="537" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="773"><net_src comp="543" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="548" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="782"><net_src comp="573" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="787"><net_src comp="581" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="792"><net_src comp="598" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="797"><net_src comp="602" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="802"><net_src comp="607" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="807"><net_src comp="623" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="813"><net_src comp="804" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="815"><net_src comp="804" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="816"><net_src comp="804" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="817"><net_src comp="804" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="821"><net_src comp="148" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="826"><net_src comp="161" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="832"><net_src comp="178" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="837"><net_src comp="191" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="843"><net_src comp="208" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="848"><net_src comp="221" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="854"><net_src comp="238" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="859"><net_src comp="251" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="865"><net_src comp="268" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="870"><net_src comp="276" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="875"><net_src comp="284" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {9 }
	Port: output_l2_1 | {9 }
	Port: output_l2_2 | {9 }
	Port: output_l2_3 | {9 }
	Port: output_l2_reduction_0 | {9 }
	Port: output_l2_reduction_1 | {9 }
	Port: output_l2_reduction_2 | {9 }
	Port: output_l2_reduction_3 | {9 }
 - Input state : 
	Port: runOutputL1toL2 : output_l1_021_i | {8 9 }
	Port: runOutputL1toL2 : output_l1_122_i | {8 9 }
	Port: runOutputL1toL2 : output_l1_223_i | {8 9 }
	Port: runOutputL1toL2 : output_l1_324_i | {8 9 }
	Port: runOutputL1toL2 : param | {1 }
	Port: runOutputL1toL2 : ko_1 | {1 }
	Port: runOutputL1toL2 : ho | {1 }
	Port: runOutputL1toL2 : wo | {1 }
	Port: runOutputL1toL2 : ro | {1 }
	Port: runOutputL1toL2 : co | {1 }
	Port: runOutputL1toL2 : so | {1 }
	Port: runOutputL1toL2 : output_l2_reduction_0 | {8 9 }
	Port: runOutputL1toL2 : output_l2_reduction_1 | {8 9 }
	Port: runOutputL1toL2 : output_l2_reduction_2 | {8 9 }
	Port: runOutputL1toL2 : output_l2_reduction_3 | {8 9 }
  - Chain level:
	State 1
		mul3_i_i_i : 1
		mul5_i_i_i : 1
		mul11_i_i_i : 1
	State 2
	State 3
	State 4
		bound : 1
	State 5
		icmp_ln103 : 1
		add_ln103_2 : 1
		br_ln103 : 2
		icmp_ln105 : 1
		select_ln103 : 2
		add_ln103_3 : 1
		select_ln103_1 : 2
		trunc_ln103 : 3
		mul_ln103 : 4
		trunc_ln103_1 : 3
		add_ln103 : 4
		add_ln103_1 : 5
		mul_ln103_1 : 6
		empty : 3
		empty_69 : 3
		tmp2 : 4
		add_ln105 : 3
	State 6
	State 7
		add8_i_i_i : 1
		add15_i_i_i : 1
	State 8
		idxprom_i_i_i : 1
		idxprom16_i_i_i : 1
		output_l1_021_i_addr : 2
		output_l1_021_i_load : 3
		output_l2_reduction_0_addr : 2
		output_l2_reduction_0_load : 3
		output_l1_122_i_addr_1 : 2
		output_l1_122_i_load_1 : 3
		output_l2_reduction_1_addr_1 : 2
		output_l2_reduction_1_load : 3
		output_l1_223_i_addr_1 : 2
		output_l1_223_i_load_1 : 3
		output_l2_reduction_2_addr_1 : 2
		output_l2_reduction_2_load : 3
		output_l1_324_i_addr_1 : 2
		output_l1_324_i_load_1 : 3
		output_l2_reduction_3_addr_1 : 2
		output_l2_reduction_3_load : 3
		output_l1_122_i_addr : 2
		output_l1_122_i_load : 3
		output_l1_223_i_addr : 2
		output_l1_223_i_load : 3
		output_l1_324_i_addr : 2
		output_l1_324_i_load : 3
	State 9
		add_ln117 : 1
		store_ln117 : 2
		store_ln119 : 2
		add_ln117_1 : 1
		store_ln117 : 2
		store_ln119 : 2
		add_ln117_2 : 1
		store_ln117 : 2
		store_ln119 : 2
		add_ln117_3 : 1
		store_ln117 : 2
		store_ln114 : 1
		store_ln119 : 1
		store_ln114 : 1
		store_ln119 : 1
		store_ln114 : 1
		store_ln119 : 1
		store_ln114 : 1
		empty_70 : 2
		store_ln119 : 3
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln103_2_fu_548     |    0    |    0    |    71   |
|          |      add_ln103_3_fu_567     |    0    |    0    |    39   |
|          |       add_ln103_fu_589      |    0    |    0    |    18   |
|          |         tmp2_fu_602         |    0    |    0    |    18   |
|    add   |       add_ln105_fu_607      |    0    |    0    |    39   |
|          |       add_ln117_fu_630      |    0    |    0    |    39   |
|          |      add_ln117_1_fu_638     |    0    |    0    |    39   |
|          |      add_ln117_2_fu_646     |    0    |    0    |    39   |
|          |      add_ln117_3_fu_654     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln375_fu_495      |    0    |    0    |    20   |
|   icmp   |      icmp_ln103_fu_543      |    0    |    0    |    29   |
|          |      icmp_ln105_fu_554      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    or    |      or_ln375_1_fu_483      |    0    |    0    |    32   |
|          |       or_ln375_fu_489       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln103_fu_559     |    0    |    0    |    32   |
|          |    select_ln103_1_fu_573    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         bound_fu_537        |    4    |    0    |    20   |
|    mul   |          grp_fu_662         |    1    |    0    |    0    |
|          |          grp_fu_668         |    1    |    0    |    0    |
|          |          grp_fu_674         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_680         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| addmuladd|          grp_fu_687         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    param_read_read_fu_106   |    0    |    0    |    0    |
|          |    ko_1_read_read_fu_112    |    0    |    0    |    0    |
|          |     ho_read_read_fu_118     |    0    |    0    |    0    |
|   read   |     wo_read_read_fu_124     |    0    |    0    |    0    |
|          |     ro_read_read_fu_130     |    0    |    0    |    0    |
|          |     co_read_read_fu_136     |    0    |    0    |    0    |
|          |     so_read_read_fu_142     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | param_TILESIZE_H_i_i_fu_443 |    0    |    0    |    0    |
|          | param_TILESIZE_W_i_i_fu_453 |    0    |    0    |    0    |
|          |       trunc_ln_fu_463       |    0    |    0    |    0    |
|partselect|     trunc_ln220_1_fu_473    |    0    |    0    |    0    |
|          |       trunc_ln1_fu_501      |    0    |    0    |    0    |
|          |     trunc_ln100_1_fu_511    |    0    |    0    |    0    |
|          |     trunc_ln100_2_fu_521    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_531         |    0    |    0    |    0    |
|   zext   |         cast1_fu_534        |    0    |    0    |    0    |
|          |     idxprom_i_i_i_fu_613    |    0    |    0    |    0    |
|          |    idxprom16_i_i_i_fu_623   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln103_fu_581     |    0    |    0    |    0    |
|   trunc  |     trunc_ln103_1_fu_585    |    0    |    0    |    0    |
|          |         empty_fu_594        |    0    |    0    |    0    |
|          |       empty_69_fu_598       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |    0    |   558   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln103_2_reg_774        |   64   |
|          add_ln105_reg_799         |   32   |
|            bound_reg_765           |   64   |
|          empty_69_reg_789          |    6   |
|          empty_70_reg_432          |   32   |
|             hi_reg_410             |   32   |
|           ho_read_reg_700          |   11   |
|         icmp_ln103_reg_770         |    1   |
|         icmp_ln375_reg_731         |    1   |
|       idxprom16_i_i_i_reg_804      |   64   |
|       indvar_flatten_reg_399       |   64   |
|          ko_1_read_reg_695         |   11   |
|         mul11_i_i_i_reg_760        |   11   |
|         mul3_i_i_i_reg_750         |   11   |
|         mul5_i_i_i_reg_755         |   11   |
|    output_l1_021_i_addr_reg_818    |    6   |
|   output_l1_122_i_addr_1_reg_829   |    6   |
|    output_l1_122_i_addr_reg_862    |    6   |
|   output_l1_223_i_addr_1_reg_840   |    6   |
|    output_l1_223_i_addr_reg_867    |    6   |
|   output_l1_324_i_addr_1_reg_851   |    6   |
|    output_l1_324_i_addr_reg_872    |    6   |
| output_l2_reduction_0_addr_reg_823 |   11   |
|output_l2_reduction_1_addr_1_reg_834|   11   |
|output_l2_reduction_2_addr_1_reg_845|   11   |
|output_l2_reduction_3_addr_1_reg_856|   11   |
|    param_TILESIZE_H_i_i_reg_710    |   32   |
|    param_TILESIZE_W_i_i_reg_715    |   32   |
|       select_ln103_1_reg_779       |   32   |
|            tmp2_reg_794            |   11   |
|        trunc_ln100_1_reg_740       |   11   |
|        trunc_ln100_2_reg_745       |   11   |
|         trunc_ln103_reg_784        |    6   |
|          trunc_ln1_reg_735         |    6   |
|        trunc_ln220_1_reg_726       |   11   |
|          trunc_ln_reg_721          |   11   |
|             wi_reg_421             |   32   |
|           wo_read_reg_705          |   11   |
+------------------------------------+--------+
|                Total               |   707  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_168 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_168 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_185 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_198 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_198 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_215 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_228 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_228 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_245 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_258 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_258 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_258 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_312 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_312 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_325 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_325 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_662    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_662    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_668    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_668    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_674    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_674    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_680    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_680    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_687    |  p0  |   3  |  11  |   33   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   853  || 18.1897 ||   312   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   558  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   312  |
|  Register |    -   |    -   |   707  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   18   |   707  |   870  |
+-----------+--------+--------+--------+--------+
