-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "01/23/2023 16:35:35"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UNI_Projektas IS
    PORT (
	CLK : IN std_logic;
	ADC_IN : IN std_logic_vector(7 DOWNTO 0);
	DATA_OUT : OUT std_logic_vector(5 DOWNTO 0);
	SYNC : OUT std_logic;
	UART_TX : OUT std_logic;
	UART_RX : IN std_logic;
	test_val : OUT std_logic_vector(19 DOWNTO 0);
	test_val2 : OUT std_logic_vector(19 DOWNTO 0)
	);
END UNI_Projektas;

-- Design Ports Information
-- DATA_OUT[0]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[1]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[3]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[4]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[5]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SYNC	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RX	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- test_val[0]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[1]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[2]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[3]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[4]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[5]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[6]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[7]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[8]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[9]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[10]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[11]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[12]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[13]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[14]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[15]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[16]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[17]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[18]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[19]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[1]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[2]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[3]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[4]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[5]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[6]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[7]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[8]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[9]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[10]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[11]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[12]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[13]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[14]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[15]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[16]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[17]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[18]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[19]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[1]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[3]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[4]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[5]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[6]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[7]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UNI_Projektas IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_ADC_IN : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DATA_OUT : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_SYNC : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_UART_RX : std_logic;
SIGNAL ww_test_val : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_test_val2 : std_logic_vector(19 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_divider1|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|LessThan8~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~22_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add11~0_combout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add12~0_combout\ : std_logic;
SIGNAL \corr_long|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|Add10~2_combout\ : std_logic;
SIGNAL \corr_long|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|Add10~4_combout\ : std_logic;
SIGNAL \corr_long|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|Add12~6_combout\ : std_logic;
SIGNAL \corr_long|Add11~8_combout\ : std_logic;
SIGNAL \corr_long|Add10~8_combout\ : std_logic;
SIGNAL \corr_long|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|Add11~10_combout\ : std_logic;
SIGNAL \corr_long|Add10~10_combout\ : std_logic;
SIGNAL \corr_long|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|Add10~12_combout\ : std_logic;
SIGNAL \corr_long|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|Add10~14_combout\ : std_logic;
SIGNAL \corr_long|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|Add12~16_combout\ : std_logic;
SIGNAL \corr_long|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|Add12~18_combout\ : std_logic;
SIGNAL \corr_long|Add11~20_combout\ : std_logic;
SIGNAL \corr_long|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|Add12~20_combout\ : std_logic;
SIGNAL \corr_long|Add11~22_combout\ : std_logic;
SIGNAL \corr_long|Add10~22_combout\ : std_logic;
SIGNAL \corr_long|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|Add10~24_combout\ : std_logic;
SIGNAL \corr_long|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|Add12~26_combout\ : std_logic;
SIGNAL \corr_long|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|Add12~28_combout\ : std_logic;
SIGNAL \corr_long|Add11~31\ : std_logic;
SIGNAL \corr_long|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|Add7~31\ : std_logic;
SIGNAL \corr_long|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|Add0~31\ : std_logic;
SIGNAL \corr_long|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|Add12~30_combout\ : std_logic;
SIGNAL \corr_long|Add11~32_combout\ : std_logic;
SIGNAL \corr_long|Add10~33\ : std_logic;
SIGNAL \corr_long|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|Add12~32_combout\ : std_logic;
SIGNAL \corr_long|Add10~34_combout\ : std_logic;
SIGNAL \corr_long|Add8~35\ : std_logic;
SIGNAL \corr_long|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|Add8~36_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~0_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~4_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~10_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~24_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~29\ : std_logic;
SIGNAL \clock_divider1|Add1~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[26]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~84_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[12]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[21]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[26]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[27]~88\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[28]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[28]~90\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[29]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[29]~92\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[30]~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[30]~94\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[31]~95_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~9_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~7_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector468~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector467~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector461~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector451~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector447~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector445~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector444~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector443~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector442~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector433~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector431~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector429~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector419~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector417~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector415~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \clock_divider1|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[4]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][4]~feeder_combout\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \CLK~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~33\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~35\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~37\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~39\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~41\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~44\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~46\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~48\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~50\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~52\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~54\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~56\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~58\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~60\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~62\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~64\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~66\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~68\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~70\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~72\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~74\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~76\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~78\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~80\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~82\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~84\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~86\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~88\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~90\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[0]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~92\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[31]~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[0]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector473~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector441~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector450~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[24]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector449~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector448~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector446~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector470~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector463~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector465~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[0]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[1]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[2]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[3]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[19]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[20]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[33]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[38]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[39]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[51]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[50]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[51]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[71]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[70]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[63]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[62]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[61]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[59]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[57]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[61]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[60]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[59]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[57]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[56]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[69]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[85]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[77]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[75]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[86]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[85]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[84]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[94]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[94]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[95]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[100]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[98]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[103]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[101]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[100]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[99]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[98]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[109]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[111]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[118]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[117]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[115]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[113]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[119]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[118]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[113]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[112]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[124]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[55]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[68]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[107]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[122]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[67]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[92]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[91]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[90]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[89]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[88]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[121]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[66]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[120]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[47]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[45]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[52]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[74]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[82]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[55]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[69]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[81]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[124]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[92]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[90]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[88]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[108]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[67]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[107]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[122]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[52]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[66]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[82]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[106]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[104]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[121]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[47]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[45]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[44]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[43]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[36]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[35]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[40]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[31]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[30]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[29]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[28]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[27]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[34]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[43]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[39]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[42]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[38]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[37]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[30]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[29]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[27]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[25]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[14]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[13]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[12]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[11]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[9]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[22]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[21]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[14]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[13]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[9]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[20]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[49]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[97]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[126]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[127]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[19]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[64]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[17]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[35]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[16]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[34]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[33]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[2]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[32]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[1]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[8]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[16]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[96]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector409~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector408~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector407~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux246~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.idle~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.idle~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.finding_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux104~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux104~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~2_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][2]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~1_combout\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~1_combout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add7~1\ : std_logic;
SIGNAL \corr_long|Add7~3\ : std_logic;
SIGNAL \corr_long|Add7~5\ : std_logic;
SIGNAL \corr_long|Add7~7\ : std_logic;
SIGNAL \corr_long|Add7~9\ : std_logic;
SIGNAL \corr_long|Add7~11\ : std_logic;
SIGNAL \corr_long|Add7~13\ : std_logic;
SIGNAL \corr_long|Add7~15\ : std_logic;
SIGNAL \corr_long|Add7~17\ : std_logic;
SIGNAL \corr_long|Add7~19\ : std_logic;
SIGNAL \corr_long|Add7~21\ : std_logic;
SIGNAL \corr_long|Add7~23\ : std_logic;
SIGNAL \corr_long|Add7~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~1_combout\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~1_combout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add5~1\ : std_logic;
SIGNAL \corr_long|Add5~3\ : std_logic;
SIGNAL \corr_long|Add5~5\ : std_logic;
SIGNAL \corr_long|Add5~7\ : std_logic;
SIGNAL \corr_long|Add5~9\ : std_logic;
SIGNAL \corr_long|Add5~11\ : std_logic;
SIGNAL \corr_long|Add5~13\ : std_logic;
SIGNAL \corr_long|Add5~15\ : std_logic;
SIGNAL \corr_long|Add5~17\ : std_logic;
SIGNAL \corr_long|Add5~19\ : std_logic;
SIGNAL \corr_long|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|Add6~1\ : std_logic;
SIGNAL \corr_long|Add6~3\ : std_logic;
SIGNAL \corr_long|Add6~5\ : std_logic;
SIGNAL \corr_long|Add6~7\ : std_logic;
SIGNAL \corr_long|Add6~9\ : std_logic;
SIGNAL \corr_long|Add6~11\ : std_logic;
SIGNAL \corr_long|Add6~13\ : std_logic;
SIGNAL \corr_long|Add6~15\ : std_logic;
SIGNAL \corr_long|Add6~17\ : std_logic;
SIGNAL \corr_long|Add6~19\ : std_logic;
SIGNAL \corr_long|Add6~21\ : std_logic;
SIGNAL \corr_long|Add6~23\ : std_logic;
SIGNAL \corr_long|Add6~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~2_combout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~2_combout\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add9~1\ : std_logic;
SIGNAL \corr_long|Add9~3\ : std_logic;
SIGNAL \corr_long|Add9~5\ : std_logic;
SIGNAL \corr_long|Add9~7\ : std_logic;
SIGNAL \corr_long|Add9~9\ : std_logic;
SIGNAL \corr_long|Add9~11\ : std_logic;
SIGNAL \corr_long|Add9~13\ : std_logic;
SIGNAL \corr_long|Add9~15\ : std_logic;
SIGNAL \corr_long|Add9~17\ : std_logic;
SIGNAL \corr_long|Add9~19\ : std_logic;
SIGNAL \corr_long|Add9~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~2_combout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~2_combout\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add11~1\ : std_logic;
SIGNAL \corr_long|Add11~3\ : std_logic;
SIGNAL \corr_long|Add11~5\ : std_logic;
SIGNAL \corr_long|Add11~7\ : std_logic;
SIGNAL \corr_long|Add11~9\ : std_logic;
SIGNAL \corr_long|Add11~11\ : std_logic;
SIGNAL \corr_long|Add11~13\ : std_logic;
SIGNAL \corr_long|Add11~15\ : std_logic;
SIGNAL \corr_long|Add11~17\ : std_logic;
SIGNAL \corr_long|Add11~18_combout\ : std_logic;
SIGNAL \corr_long|Add11~16_combout\ : std_logic;
SIGNAL \corr_long|Add11~14_combout\ : std_logic;
SIGNAL \corr_long|Add11~12_combout\ : std_logic;
SIGNAL \corr_long|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|Add11~6_combout\ : std_logic;
SIGNAL \corr_long|Add11~4_combout\ : std_logic;
SIGNAL \corr_long|Add11~2_combout\ : std_logic;
SIGNAL \corr_long|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|Add10~1\ : std_logic;
SIGNAL \corr_long|Add10~3\ : std_logic;
SIGNAL \corr_long|Add10~5\ : std_logic;
SIGNAL \corr_long|Add10~7\ : std_logic;
SIGNAL \corr_long|Add10~9\ : std_logic;
SIGNAL \corr_long|Add10~11\ : std_logic;
SIGNAL \corr_long|Add10~13\ : std_logic;
SIGNAL \corr_long|Add10~15\ : std_logic;
SIGNAL \corr_long|Add10~17\ : std_logic;
SIGNAL \corr_long|Add10~19\ : std_logic;
SIGNAL \corr_long|Add10~20_combout\ : std_logic;
SIGNAL \corr_long|Add10~18_combout\ : std_logic;
SIGNAL \corr_long|Add10~16_combout\ : std_logic;
SIGNAL \corr_long|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|Add10~6_combout\ : std_logic;
SIGNAL \corr_long|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|Add10~0_combout\ : std_logic;
SIGNAL \corr_long|Add8~1\ : std_logic;
SIGNAL \corr_long|Add8~3\ : std_logic;
SIGNAL \corr_long|Add8~5\ : std_logic;
SIGNAL \corr_long|Add8~7\ : std_logic;
SIGNAL \corr_long|Add8~9\ : std_logic;
SIGNAL \corr_long|Add8~11\ : std_logic;
SIGNAL \corr_long|Add8~13\ : std_logic;
SIGNAL \corr_long|Add8~15\ : std_logic;
SIGNAL \corr_long|Add8~17\ : std_logic;
SIGNAL \corr_long|Add8~19\ : std_logic;
SIGNAL \corr_long|Add8~21\ : std_logic;
SIGNAL \corr_long|Add8~23\ : std_logic;
SIGNAL \corr_long|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|Add8~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][6]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~1_combout\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~1_combout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add3~1\ : std_logic;
SIGNAL \corr_long|Add3~3\ : std_logic;
SIGNAL \corr_long|Add3~5\ : std_logic;
SIGNAL \corr_long|Add3~7\ : std_logic;
SIGNAL \corr_long|Add3~9\ : std_logic;
SIGNAL \corr_long|Add3~11\ : std_logic;
SIGNAL \corr_long|Add3~13\ : std_logic;
SIGNAL \corr_long|Add3~15\ : std_logic;
SIGNAL \corr_long|Add3~17\ : std_logic;
SIGNAL \corr_long|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|Add3~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~1_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~1_combout\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add0~1\ : std_logic;
SIGNAL \corr_long|Add0~3\ : std_logic;
SIGNAL \corr_long|Add0~5\ : std_logic;
SIGNAL \corr_long|Add0~7\ : std_logic;
SIGNAL \corr_long|Add0~9\ : std_logic;
SIGNAL \corr_long|Add0~11\ : std_logic;
SIGNAL \corr_long|Add0~13\ : std_logic;
SIGNAL \corr_long|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|Add0~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~1_combout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~1_combout\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add1~1\ : std_logic;
SIGNAL \corr_long|Add1~3\ : std_logic;
SIGNAL \corr_long|Add1~5\ : std_logic;
SIGNAL \corr_long|Add1~7\ : std_logic;
SIGNAL \corr_long|Add1~9\ : std_logic;
SIGNAL \corr_long|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|Add2~1\ : std_logic;
SIGNAL \corr_long|Add2~3\ : std_logic;
SIGNAL \corr_long|Add2~5\ : std_logic;
SIGNAL \corr_long|Add2~7\ : std_logic;
SIGNAL \corr_long|Add2~9\ : std_logic;
SIGNAL \corr_long|Add2~11\ : std_logic;
SIGNAL \corr_long|Add2~13\ : std_logic;
SIGNAL \corr_long|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|Add4~1\ : std_logic;
SIGNAL \corr_long|Add4~3\ : std_logic;
SIGNAL \corr_long|Add4~5\ : std_logic;
SIGNAL \corr_long|Add4~7\ : std_logic;
SIGNAL \corr_long|Add4~9\ : std_logic;
SIGNAL \corr_long|Add4~11\ : std_logic;
SIGNAL \corr_long|Add4~13\ : std_logic;
SIGNAL \corr_long|Add4~15\ : std_logic;
SIGNAL \corr_long|Add4~17\ : std_logic;
SIGNAL \corr_long|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|Add12~1\ : std_logic;
SIGNAL \corr_long|Add12~3\ : std_logic;
SIGNAL \corr_long|Add12~5\ : std_logic;
SIGNAL \corr_long|Add12~7\ : std_logic;
SIGNAL \corr_long|Add12~9\ : std_logic;
SIGNAL \corr_long|Add12~11\ : std_logic;
SIGNAL \corr_long|Add12~13\ : std_logic;
SIGNAL \corr_long|Add12~15\ : std_logic;
SIGNAL \corr_long|Add12~17\ : std_logic;
SIGNAL \corr_long|Add12~19\ : std_logic;
SIGNAL \corr_long|Add12~21\ : std_logic;
SIGNAL \corr_long|Add12~23\ : std_logic;
SIGNAL \corr_long|Add12~24_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Add12~14_combout\ : std_logic;
SIGNAL \corr_long|Add12~12_combout\ : std_logic;
SIGNAL \corr_long|Add12~10_combout\ : std_logic;
SIGNAL \corr_long|Add12~8_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Add12~4_combout\ : std_logic;
SIGNAL \corr_long|Add12~2_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|output_int[0]~20\ : std_logic;
SIGNAL \corr_long|output_int[1]~22\ : std_logic;
SIGNAL \corr_long|output_int[2]~24\ : std_logic;
SIGNAL \corr_long|output_int[3]~26\ : std_logic;
SIGNAL \corr_long|output_int[4]~28\ : std_logic;
SIGNAL \corr_long|output_int[5]~30\ : std_logic;
SIGNAL \corr_long|output_int[6]~32\ : std_logic;
SIGNAL \corr_long|output_int[7]~34\ : std_logic;
SIGNAL \corr_long|output_int[8]~36\ : std_logic;
SIGNAL \corr_long|output_int[9]~38\ : std_logic;
SIGNAL \corr_long|output_int[10]~40\ : std_logic;
SIGNAL \corr_long|output_int[11]~42\ : std_logic;
SIGNAL \corr_long|output_int[12]~44\ : std_logic;
SIGNAL \corr_long|output_int[13]~46\ : std_logic;
SIGNAL \corr_long|output_int[14]~48\ : std_logic;
SIGNAL \corr_long|output_int[15]~50\ : std_logic;
SIGNAL \corr_long|output_int[16]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_en~combout\ : std_logic;
SIGNAL \corr_long|output_int[13]~45_combout\ : std_logic;
SIGNAL \corr_long|output_int[14]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~4_combout\ : std_logic;
SIGNAL \corr_long|output_int[10]~39_combout\ : std_logic;
SIGNAL \corr_long|output_int[8]~35_combout\ : std_logic;
SIGNAL \corr_long|output_int[7]~33_combout\ : std_logic;
SIGNAL \corr_long|output_int[9]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector440~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector439~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector437~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector434~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector432~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector430~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector428~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector427~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector426~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector436~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector435~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector438~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector425~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector424~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector423~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector421~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector420~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector418~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector422~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector416~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector414~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector413~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector412~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector411~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector410~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.finding_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_bits~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector408~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux246~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[0]~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[31]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[0]~34\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[1]~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[1]~36\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[2]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[2]~38\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[3]~40\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[4]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[4]~42\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[5]~44\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[6]~46\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[7]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[7]~48\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[8]~50\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[9]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[9]~52\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[10]~54\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[11]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[11]~56\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[12]~58\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[13]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[13]~60\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[14]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[14]~62\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[15]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[15]~64\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[16]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[16]~66\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[17]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[17]~68\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[18]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[18]~70\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[19]~72\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[20]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[20]~74\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[21]~76\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[22]~78\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[23]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[22]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[19]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[3]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[6]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[5]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[8]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[10]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[23]~80\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[24]~82\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[25]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[25]~84\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[26]~86\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[27]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[24]~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector472~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector471~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector469~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector466~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector464~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector462~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector460~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector459~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector458~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector457~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector456~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector455~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector453~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector452~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector454~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.read_init_mem~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.read_init_mem~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][2]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][2]~3_combout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|Add12~22_combout\ : std_logic;
SIGNAL \corr_long|output_int[11]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][6]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[11]~0_combout\ : std_logic;
SIGNAL \corr_long|output_int[6]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[6]~feeder_combout\ : std_logic;
SIGNAL \corr_long|output_int[5]~29_combout\ : std_logic;
SIGNAL \corr_long|output_int[4]~27_combout\ : std_logic;
SIGNAL \corr_long|output_int[3]~25_combout\ : std_logic;
SIGNAL \corr_long|output_int[2]~23_combout\ : std_logic;
SIGNAL \corr_long|output_int[1]~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[1]~feeder_combout\ : std_logic;
SIGNAL \corr_long|output_int[0]~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux213~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux212~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[5]~16_combout\ : std_logic;
SIGNAL \clock_divider1|counter~5_combout\ : std_logic;
SIGNAL \clock_divider1|counter~4_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~1\ : std_logic;
SIGNAL \clock_divider1|Add1~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~3\ : std_logic;
SIGNAL \clock_divider1|Add1~5\ : std_logic;
SIGNAL \clock_divider1|Add1~7\ : std_logic;
SIGNAL \clock_divider1|Add1~8_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~9\ : std_logic;
SIGNAL \clock_divider1|Add1~11\ : std_logic;
SIGNAL \clock_divider1|Add1~12_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~6_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~13\ : std_logic;
SIGNAL \clock_divider1|Add1~14_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~15\ : std_logic;
SIGNAL \clock_divider1|Add1~17\ : std_logic;
SIGNAL \clock_divider1|Add1~18_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~19\ : std_logic;
SIGNAL \clock_divider1|Add1~20_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~16_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~1_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~21\ : std_logic;
SIGNAL \clock_divider1|Add1~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~23\ : std_logic;
SIGNAL \clock_divider1|Add1~25\ : std_logic;
SIGNAL \clock_divider1|Add1~26_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~27\ : std_logic;
SIGNAL \clock_divider1|Add1~28_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~0_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~5_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~1\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~3\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~5\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~7\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~8_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~9\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~11\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~13\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~14_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~15\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~17\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~18_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~19\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~21\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~22_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~23\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~25\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~27\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~28_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~29\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~30_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~26_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~24_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~16_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~20_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX_BUSY~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|START_SEND_DATA~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX~regout\ : std_logic;
SIGNAL \corr_long|output_int[12]~43_combout\ : std_logic;
SIGNAL \corr_long|output_int[15]~49_combout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Add5~21\ : std_logic;
SIGNAL \corr_long|Add5~23\ : std_logic;
SIGNAL \corr_long|Add5~25\ : std_logic;
SIGNAL \corr_long|Add5~27\ : std_logic;
SIGNAL \corr_long|Add5~29\ : std_logic;
SIGNAL \corr_long|Add5~31\ : std_logic;
SIGNAL \corr_long|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Add7~25\ : std_logic;
SIGNAL \corr_long|Add7~27\ : std_logic;
SIGNAL \corr_long|Add7~29\ : std_logic;
SIGNAL \corr_long|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|Add6~25\ : std_logic;
SIGNAL \corr_long|Add6~27\ : std_logic;
SIGNAL \corr_long|Add6~29\ : std_logic;
SIGNAL \corr_long|Add6~31\ : std_logic;
SIGNAL \corr_long|Add6~33\ : std_logic;
SIGNAL \corr_long|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Add9~21\ : std_logic;
SIGNAL \corr_long|Add9~23\ : std_logic;
SIGNAL \corr_long|Add9~25\ : std_logic;
SIGNAL \corr_long|Add9~27\ : std_logic;
SIGNAL \corr_long|Add9~29\ : std_logic;
SIGNAL \corr_long|Add9~31\ : std_logic;
SIGNAL \corr_long|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Add11~19\ : std_logic;
SIGNAL \corr_long|Add11~21\ : std_logic;
SIGNAL \corr_long|Add11~23\ : std_logic;
SIGNAL \corr_long|Add11~25\ : std_logic;
SIGNAL \corr_long|Add11~27\ : std_logic;
SIGNAL \corr_long|Add11~29\ : std_logic;
SIGNAL \corr_long|Add11~30_combout\ : std_logic;
SIGNAL \corr_long|Add11~28_combout\ : std_logic;
SIGNAL \corr_long|Add11~26_combout\ : std_logic;
SIGNAL \corr_long|Add11~24_combout\ : std_logic;
SIGNAL \corr_long|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|Add10~21\ : std_logic;
SIGNAL \corr_long|Add10~23\ : std_logic;
SIGNAL \corr_long|Add10~25\ : std_logic;
SIGNAL \corr_long|Add10~27\ : std_logic;
SIGNAL \corr_long|Add10~29\ : std_logic;
SIGNAL \corr_long|Add10~31\ : std_logic;
SIGNAL \corr_long|Add10~32_combout\ : std_logic;
SIGNAL \corr_long|Add10~30_combout\ : std_logic;
SIGNAL \corr_long|Add10~28_combout\ : std_logic;
SIGNAL \corr_long|Add10~26_combout\ : std_logic;
SIGNAL \corr_long|Add8~25\ : std_logic;
SIGNAL \corr_long|Add8~27\ : std_logic;
SIGNAL \corr_long|Add8~29\ : std_logic;
SIGNAL \corr_long|Add8~31\ : std_logic;
SIGNAL \corr_long|Add8~33\ : std_logic;
SIGNAL \corr_long|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Add3~19\ : std_logic;
SIGNAL \corr_long|Add3~21\ : std_logic;
SIGNAL \corr_long|Add3~23\ : std_logic;
SIGNAL \corr_long|Add3~25\ : std_logic;
SIGNAL \corr_long|Add3~27\ : std_logic;
SIGNAL \corr_long|Add3~29\ : std_logic;
SIGNAL \corr_long|Add3~31\ : std_logic;
SIGNAL \corr_long|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Add1~11\ : std_logic;
SIGNAL \corr_long|Add1~13\ : std_logic;
SIGNAL \corr_long|Add1~15\ : std_logic;
SIGNAL \corr_long|Add1~17\ : std_logic;
SIGNAL \corr_long|Add1~19\ : std_logic;
SIGNAL \corr_long|Add1~21\ : std_logic;
SIGNAL \corr_long|Add1~23\ : std_logic;
SIGNAL \corr_long|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Add0~15\ : std_logic;
SIGNAL \corr_long|Add0~17\ : std_logic;
SIGNAL \corr_long|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|Add2~15\ : std_logic;
SIGNAL \corr_long|Add2~17\ : std_logic;
SIGNAL \corr_long|Add2~19\ : std_logic;
SIGNAL \corr_long|Add2~21\ : std_logic;
SIGNAL \corr_long|Add2~23\ : std_logic;
SIGNAL \corr_long|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|Add4~19\ : std_logic;
SIGNAL \corr_long|Add4~21\ : std_logic;
SIGNAL \corr_long|Add4~23\ : std_logic;
SIGNAL \corr_long|Add4~25\ : std_logic;
SIGNAL \corr_long|Add4~27\ : std_logic;
SIGNAL \corr_long|Add4~29\ : std_logic;
SIGNAL \corr_long|Add4~31\ : std_logic;
SIGNAL \corr_long|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|Add12~25\ : std_logic;
SIGNAL \corr_long|Add12~27\ : std_logic;
SIGNAL \corr_long|Add12~29\ : std_logic;
SIGNAL \corr_long|Add12~31\ : std_logic;
SIGNAL \corr_long|Add12~33\ : std_logic;
SIGNAL \corr_long|Add12~34_combout\ : std_logic;
SIGNAL \corr_long|output_int[16]~52\ : std_logic;
SIGNAL \corr_long|output_int[17]~53_combout\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Add1~25\ : std_logic;
SIGNAL \corr_long|Add1~27\ : std_logic;
SIGNAL \corr_long|Add1~29\ : std_logic;
SIGNAL \corr_long|Add1~31\ : std_logic;
SIGNAL \corr_long|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Add0~19\ : std_logic;
SIGNAL \corr_long|Add0~21\ : std_logic;
SIGNAL \corr_long|Add0~23\ : std_logic;
SIGNAL \corr_long|Add0~25\ : std_logic;
SIGNAL \corr_long|Add0~27\ : std_logic;
SIGNAL \corr_long|Add0~29\ : std_logic;
SIGNAL \corr_long|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|Add2~25\ : std_logic;
SIGNAL \corr_long|Add2~27\ : std_logic;
SIGNAL \corr_long|Add2~29\ : std_logic;
SIGNAL \corr_long|Add2~31\ : std_logic;
SIGNAL \corr_long|Add2~33\ : std_logic;
SIGNAL \corr_long|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|Add4~33\ : std_logic;
SIGNAL \corr_long|Add4~35\ : std_logic;
SIGNAL \corr_long|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|Add12~35\ : std_logic;
SIGNAL \corr_long|Add12~36_combout\ : std_logic;
SIGNAL \corr_long|output_int[17]~54\ : std_logic;
SIGNAL \corr_long|output_int[18]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector405~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector405~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector404~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector403~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector402~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector401~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector400~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector399~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector398~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector397~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector396~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector395~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector394~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector393~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector392~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector391~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector390~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][7]~regout\ : std_logic;
SIGNAL \ADC_IN~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_index\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_b_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_a_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ADC_Manager1|ram_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_counts\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_buffer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ADC_Manager1|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|c_short_func_input_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|c_11_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_10_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_01_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_00_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_divider1|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \corr_long|output_int\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_ADC_IN <= ADC_IN;
DATA_OUT <= ww_DATA_OUT;
SYNC <= ww_SYNC;
UART_TX <= ww_UART_TX;
ww_UART_RX <= UART_RX;
test_val <= ww_test_val;
test_val2 <= ww_test_val2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult14|auto_generated|mac_mult1~dataout\ & \corr_long|Mult14|auto_generated|mac_mult1~1\ & \corr_long|Mult14|auto_generated|mac_mult1~0\);

\corr_long|Mult14|auto_generated|mac_out2~0\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult14|auto_generated|mac_out2~1\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult14|auto_generated|mac_out2~dataout\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult13|auto_generated|mac_mult1~dataout\ & \corr_long|Mult13|auto_generated|mac_mult1~1\ & \corr_long|Mult13|auto_generated|mac_mult1~0\);

\corr_long|Mult13|auto_generated|mac_out2~0\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult13|auto_generated|mac_out2~1\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult13|auto_generated|mac_out2~dataout\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult12|auto_generated|mac_mult1~dataout\ & \corr_long|Mult12|auto_generated|mac_mult1~1\ & \corr_long|Mult12|auto_generated|mac_mult1~0\);

\corr_long|Mult12|auto_generated|mac_out2~0\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult12|auto_generated|mac_out2~1\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult12|auto_generated|mac_out2~dataout\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|Mult11|auto_generated|mac_mult1~1\ & \corr_long|Mult11|auto_generated|mac_mult1~0\);

\corr_long|Mult11|auto_generated|mac_out2~0\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult11|auto_generated|mac_out2~1\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|Mult10|auto_generated|mac_mult1~1\ & \corr_long|Mult10|auto_generated|mac_mult1~0\);

\corr_long|Mult10|auto_generated|mac_out2~0\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult10|auto_generated|mac_out2~1\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|Mult9|auto_generated|mac_mult1~1\ & \corr_long|Mult9|auto_generated|mac_mult1~0\);

\corr_long|Mult9|auto_generated|mac_out2~0\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult9|auto_generated|mac_out2~1\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|Mult8|auto_generated|mac_mult1~1\ & \corr_long|Mult8|auto_generated|mac_mult1~0\);

\corr_long|Mult8|auto_generated|mac_out2~0\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult8|auto_generated|mac_out2~1\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|Mult7|auto_generated|mac_mult1~1\ & \corr_long|Mult7|auto_generated|mac_mult1~0\);

\corr_long|Mult7|auto_generated|mac_out2~0\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult7|auto_generated|mac_out2~1\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|Mult6|auto_generated|mac_mult1~1\ & \corr_long|Mult6|auto_generated|mac_mult1~0\);

\corr_long|Mult6|auto_generated|mac_out2~0\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult6|auto_generated|mac_out2~1\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|Mult1|auto_generated|mac_mult1~1\ & \corr_long|Mult1|auto_generated|mac_mult1~0\);

\corr_long|Mult1|auto_generated|mac_out2~0\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult1|auto_generated|mac_out2~1\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|Mult0|auto_generated|mac_mult1~1\ & \corr_long|Mult0|auto_generated|mac_mult1~0\);

\corr_long|Mult0|auto_generated|mac_out2~0\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult0|auto_generated|mac_out2~1\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|Mult3|auto_generated|mac_mult1~1\ & \corr_long|Mult3|auto_generated|mac_mult1~0\);

\corr_long|Mult3|auto_generated|mac_out2~0\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult3|auto_generated|mac_out2~1\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|Mult2|auto_generated|mac_mult1~1\ & \corr_long|Mult2|auto_generated|mac_mult1~0\);

\corr_long|Mult2|auto_generated|mac_out2~0\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult2|auto_generated|mac_out2~1\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|Mult5|auto_generated|mac_mult1~1\ & \corr_long|Mult5|auto_generated|mac_mult1~0\);

\corr_long|Mult5|auto_generated|mac_out2~0\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult5|auto_generated|mac_out2~1\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|Mult4|auto_generated|mac_mult1~1\ & \corr_long|Mult4|auto_generated|mac_mult1~0\);

\corr_long|Mult4|auto_generated|mac_out2~0\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult4|auto_generated|mac_out2~1\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \ADC_Manager1|data_buffer\(5) & \ADC_Manager1|data_buffer\(4) & \ADC_Manager1|data_buffer\(3)
& \ADC_Manager1|data_buffer\(2) & \ADC_Manager1|data_buffer\(1) & \ADC_Manager1|data_buffer\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\(0) <= \~GND~combout\;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(119) & \ram1|altsyncram_component|auto_generated|q_a\(118) & \ram1|altsyncram_component|auto_generated|q_a\(117) & 
\ram1|altsyncram_component|auto_generated|q_a\(116) & \ram1|altsyncram_component|auto_generated|q_a\(115) & \ram1|altsyncram_component|auto_generated|q_a\(114) & \ram1|altsyncram_component|auto_generated|q_a\(113) & 
\ram1|altsyncram_component|auto_generated|q_a\(112) & gnd);

\corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector118~2_combout\ & \ADC_Manager1|Selector119~2_combout\ & \ADC_Manager1|Selector120~2_combout\ & \ADC_Manager1|Selector121~2_combout\ & \ADC_Manager1|Selector122~2_combout\ & 
\ADC_Manager1|Selector123~2_combout\ & \ADC_Manager1|Selector124~3_combout\ & \ADC_Manager1|Selector125~3_combout\ & gnd);

\corr_long|Mult14|auto_generated|mac_mult1~0\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult14|auto_generated|mac_mult1~1\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult14|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(111) & \ram1|altsyncram_component|auto_generated|q_a\(110) & \ram1|altsyncram_component|auto_generated|q_a\(109) & 
\ram1|altsyncram_component|auto_generated|q_a\(108) & \ram1|altsyncram_component|auto_generated|q_a\(107) & \ram1|altsyncram_component|auto_generated|q_a\(106) & \ram1|altsyncram_component|auto_generated|q_a\(105) & 
\ram1|altsyncram_component|auto_generated|q_a\(104) & gnd);

\corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector110~2_combout\ & \ADC_Manager1|Selector111~2_combout\ & \ADC_Manager1|Selector112~2_combout\ & \ADC_Manager1|Selector113~2_combout\ & \ADC_Manager1|Selector114~2_combout\ & 
\ADC_Manager1|Selector115~2_combout\ & \ADC_Manager1|Selector116~2_combout\ & \ADC_Manager1|Selector117~2_combout\ & gnd);

\corr_long|Mult13|auto_generated|mac_mult1~0\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult13|auto_generated|mac_mult1~1\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult13|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(103) & \ram1|altsyncram_component|auto_generated|q_a\(102) & \ram1|altsyncram_component|auto_generated|q_a\(101) & 
\ram1|altsyncram_component|auto_generated|q_a\(100) & \ram1|altsyncram_component|auto_generated|q_a\(99) & \ram1|altsyncram_component|auto_generated|q_a\(98) & \ram1|altsyncram_component|auto_generated|q_a\(97) & 
\ram1|altsyncram_component|auto_generated|q_a\(96) & gnd);

\corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector102~2_combout\ & \ADC_Manager1|Selector103~2_combout\ & \ADC_Manager1|Selector104~2_combout\ & \ADC_Manager1|Selector105~2_combout\ & \ADC_Manager1|Selector106~2_combout\ & 
\ADC_Manager1|Selector107~2_combout\ & \ADC_Manager1|Selector108~2_combout\ & \ADC_Manager1|Selector109~2_combout\ & gnd);

\corr_long|Mult12|auto_generated|mac_mult1~0\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult12|auto_generated|mac_mult1~1\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult12|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(95) & \ram1|altsyncram_component|auto_generated|q_a\(94) & \ram1|altsyncram_component|auto_generated|q_a\(93) & 
\ram1|altsyncram_component|auto_generated|q_a\(92) & \ram1|altsyncram_component|auto_generated|q_a\(91) & \ram1|altsyncram_component|auto_generated|q_a\(90) & \ram1|altsyncram_component|auto_generated|q_a\(89) & 
\ram1|altsyncram_component|auto_generated|q_a\(88) & gnd);

\corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector94~2_combout\ & \ADC_Manager1|Selector95~2_combout\ & \ADC_Manager1|Selector96~2_combout\ & \ADC_Manager1|Selector97~2_combout\ & \ADC_Manager1|Selector98~2_combout\ & 
\ADC_Manager1|Selector99~2_combout\ & \ADC_Manager1|Selector100~2_combout\ & \ADC_Manager1|Selector101~2_combout\ & gnd);

\corr_long|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(87) & \ram1|altsyncram_component|auto_generated|q_a\(86) & \ram1|altsyncram_component|auto_generated|q_a\(85) & 
\ram1|altsyncram_component|auto_generated|q_a\(84) & \ram1|altsyncram_component|auto_generated|q_a\(83) & \ram1|altsyncram_component|auto_generated|q_a\(82) & \ram1|altsyncram_component|auto_generated|q_a\(81) & 
\ram1|altsyncram_component|auto_generated|q_a\(80) & gnd);

\corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector86~2_combout\ & \ADC_Manager1|Selector87~2_combout\ & \ADC_Manager1|Selector88~2_combout\ & \ADC_Manager1|Selector89~2_combout\ & \ADC_Manager1|Selector90~2_combout\ & 
\ADC_Manager1|Selector91~2_combout\ & \ADC_Manager1|Selector92~2_combout\ & \ADC_Manager1|Selector93~2_combout\ & gnd);

\corr_long|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(79) & \ram1|altsyncram_component|auto_generated|q_a\(78) & \ram1|altsyncram_component|auto_generated|q_a\(77) & 
\ram1|altsyncram_component|auto_generated|q_a\(76) & \ram1|altsyncram_component|auto_generated|q_a\(75) & \ram1|altsyncram_component|auto_generated|q_a\(74) & \ram1|altsyncram_component|auto_generated|q_a\(73) & 
\ram1|altsyncram_component|auto_generated|q_a\(72) & gnd);

\corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector78~1_combout\ & \ADC_Manager1|Selector79~1_combout\ & \ADC_Manager1|Selector80~1_combout\ & \ADC_Manager1|Selector81~1_combout\ & \ADC_Manager1|Selector82~1_combout\ & 
\ADC_Manager1|Selector83~1_combout\ & \ADC_Manager1|Selector84~1_combout\ & \ADC_Manager1|Selector85~1_combout\ & gnd);

\corr_long|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(71) & \ram1|altsyncram_component|auto_generated|q_a\(70) & \ram1|altsyncram_component|auto_generated|q_a\(69) & 
\ram1|altsyncram_component|auto_generated|q_a\(68) & \ram1|altsyncram_component|auto_generated|q_a\(67) & \ram1|altsyncram_component|auto_generated|q_a\(66) & \ram1|altsyncram_component|auto_generated|q_a\(65) & 
\ram1|altsyncram_component|auto_generated|q_a\(64) & gnd);

\corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector70~1_combout\ & \ADC_Manager1|Selector71~1_combout\ & \ADC_Manager1|Selector72~1_combout\ & \ADC_Manager1|Selector73~1_combout\ & \ADC_Manager1|Selector74~1_combout\ & 
\ADC_Manager1|Selector75~1_combout\ & \ADC_Manager1|Selector76~1_combout\ & \ADC_Manager1|Selector77~1_combout\ & gnd);

\corr_long|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(63) & \ram1|altsyncram_component|auto_generated|q_a\(62) & \ram1|altsyncram_component|auto_generated|q_a\(61) & 
\ram1|altsyncram_component|auto_generated|q_a\(60) & \ram1|altsyncram_component|auto_generated|q_a\(59) & \ram1|altsyncram_component|auto_generated|q_a\(58) & \ram1|altsyncram_component|auto_generated|q_a\(57) & 
\ram1|altsyncram_component|auto_generated|q_a\(56) & gnd);

\corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector62~1_combout\ & \ADC_Manager1|Selector63~1_combout\ & \ADC_Manager1|Selector64~1_combout\ & \ADC_Manager1|Selector65~1_combout\ & \ADC_Manager1|Selector66~1_combout\ & 
\ADC_Manager1|Selector67~1_combout\ & \ADC_Manager1|Selector68~1_combout\ & \ADC_Manager1|Selector69~1_combout\ & gnd);

\corr_long|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(55) & \ram1|altsyncram_component|auto_generated|q_a\(54) & \ram1|altsyncram_component|auto_generated|q_a\(53) & 
\ram1|altsyncram_component|auto_generated|q_a\(52) & \ram1|altsyncram_component|auto_generated|q_a\(51) & \ram1|altsyncram_component|auto_generated|q_a\(50) & \ram1|altsyncram_component|auto_generated|q_a\(49) & 
\ram1|altsyncram_component|auto_generated|q_a\(48) & gnd);

\corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector54~1_combout\ & \ADC_Manager1|Selector55~1_combout\ & \ADC_Manager1|Selector56~1_combout\ & \ADC_Manager1|Selector57~1_combout\ & \ADC_Manager1|Selector58~1_combout\ & 
\ADC_Manager1|Selector59~1_combout\ & \ADC_Manager1|Selector60~1_combout\ & \ADC_Manager1|Selector61~1_combout\ & gnd);

\corr_long|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(15) & \ram1|altsyncram_component|auto_generated|q_a\(14) & \ram1|altsyncram_component|auto_generated|q_a\(13) & 
\ram1|altsyncram_component|auto_generated|q_a\(12) & \ram1|altsyncram_component|auto_generated|q_a\(11) & \ram1|altsyncram_component|auto_generated|q_a\(10) & \ram1|altsyncram_component|auto_generated|q_a\(9) & 
\ram1|altsyncram_component|auto_generated|q_a\(8) & gnd);

\corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector14~1_combout\ & \ADC_Manager1|Selector15~1_combout\ & \ADC_Manager1|Selector16~1_combout\ & \ADC_Manager1|Selector17~1_combout\ & \ADC_Manager1|Selector18~1_combout\ & 
\ADC_Manager1|Selector19~1_combout\ & \ADC_Manager1|Selector20~1_combout\ & \ADC_Manager1|Selector21~1_combout\ & gnd);

\corr_long|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(7) & \ram1|altsyncram_component|auto_generated|q_a\(6) & \ram1|altsyncram_component|auto_generated|q_a\(5) & 
\ram1|altsyncram_component|auto_generated|q_a\(4) & \ram1|altsyncram_component|auto_generated|q_a\(3) & \ram1|altsyncram_component|auto_generated|q_a\(2) & \ram1|altsyncram_component|auto_generated|q_a\(1) & 
\ram1|altsyncram_component|auto_generated|q_a\(0) & gnd);

\corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector6~1_combout\ & \ADC_Manager1|Selector7~1_combout\ & \ADC_Manager1|Selector8~1_combout\ & \ADC_Manager1|Selector9~1_combout\ & \ADC_Manager1|Selector10~1_combout\ & 
\ADC_Manager1|Selector11~1_combout\ & \ADC_Manager1|Selector12~1_combout\ & \ADC_Manager1|Selector13~1_combout\ & gnd);

\corr_long|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(31) & \ram1|altsyncram_component|auto_generated|q_a\(30) & \ram1|altsyncram_component|auto_generated|q_a\(29) & 
\ram1|altsyncram_component|auto_generated|q_a\(28) & \ram1|altsyncram_component|auto_generated|q_a\(27) & \ram1|altsyncram_component|auto_generated|q_a\(26) & \ram1|altsyncram_component|auto_generated|q_a\(25) & 
\ram1|altsyncram_component|auto_generated|q_a\(24) & gnd);

\corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector30~1_combout\ & \ADC_Manager1|Selector31~1_combout\ & \ADC_Manager1|Selector32~1_combout\ & \ADC_Manager1|Selector33~1_combout\ & \ADC_Manager1|Selector34~1_combout\ & 
\ADC_Manager1|Selector35~1_combout\ & \ADC_Manager1|Selector36~1_combout\ & \ADC_Manager1|Selector37~1_combout\ & gnd);

\corr_long|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(23) & \ram1|altsyncram_component|auto_generated|q_a\(22) & \ram1|altsyncram_component|auto_generated|q_a\(21) & 
\ram1|altsyncram_component|auto_generated|q_a\(20) & \ram1|altsyncram_component|auto_generated|q_a\(19) & \ram1|altsyncram_component|auto_generated|q_a\(18) & \ram1|altsyncram_component|auto_generated|q_a\(17) & 
\ram1|altsyncram_component|auto_generated|q_a\(16) & gnd);

\corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector22~1_combout\ & \ADC_Manager1|Selector23~1_combout\ & \ADC_Manager1|Selector24~1_combout\ & \ADC_Manager1|Selector25~1_combout\ & \ADC_Manager1|Selector26~1_combout\ & 
\ADC_Manager1|Selector27~1_combout\ & \ADC_Manager1|Selector28~1_combout\ & \ADC_Manager1|Selector29~1_combout\ & gnd);

\corr_long|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(47) & \ram1|altsyncram_component|auto_generated|q_a\(46) & \ram1|altsyncram_component|auto_generated|q_a\(45) & 
\ram1|altsyncram_component|auto_generated|q_a\(44) & \ram1|altsyncram_component|auto_generated|q_a\(43) & \ram1|altsyncram_component|auto_generated|q_a\(42) & \ram1|altsyncram_component|auto_generated|q_a\(41) & 
\ram1|altsyncram_component|auto_generated|q_a\(40) & gnd);

\corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector46~1_combout\ & \ADC_Manager1|Selector47~1_combout\ & \ADC_Manager1|Selector48~1_combout\ & \ADC_Manager1|Selector49~1_combout\ & \ADC_Manager1|Selector50~1_combout\ & 
\ADC_Manager1|Selector51~1_combout\ & \ADC_Manager1|Selector52~1_combout\ & \ADC_Manager1|Selector53~1_combout\ & gnd);

\corr_long|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\ram1|altsyncram_component|auto_generated|q_a\(39) & \ram1|altsyncram_component|auto_generated|q_a\(38) & \ram1|altsyncram_component|auto_generated|q_a\(37) & 
\ram1|altsyncram_component|auto_generated|q_a\(36) & \ram1|altsyncram_component|auto_generated|q_a\(35) & \ram1|altsyncram_component|auto_generated|q_a\(34) & \ram1|altsyncram_component|auto_generated|q_a\(33) & 
\ram1|altsyncram_component|auto_generated|q_a\(32) & gnd);

\corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\ADC_Manager1|Selector38~1_combout\ & \ADC_Manager1|Selector39~1_combout\ & \ADC_Manager1|Selector40~1_combout\ & \ADC_Manager1|Selector41~1_combout\ & \ADC_Manager1|Selector42~1_combout\ & 
\ADC_Manager1|Selector43~1_combout\ & \ADC_Manager1|Selector44~1_combout\ & \ADC_Manager1|Selector45~1_combout\ & gnd);

\corr_long|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ADC_Manager1|RAM_ADDRESS_BUS\(7) & \ADC_Manager1|RAM_ADDRESS_BUS\(6) & \ADC_Manager1|RAM_ADDRESS_BUS\(5) & \ADC_Manager1|RAM_ADDRESS_BUS\(4) & 
\ADC_Manager1|RAM_ADDRESS_BUS\(3) & \ADC_Manager1|RAM_ADDRESS_BUS\(2) & \ADC_Manager1|RAM_ADDRESS_BUS\(1) & \ADC_Manager1|RAM_ADDRESS_BUS\(0));

\wizard_ram_1|altsyncram_component|auto_generated|q_a\(0) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(1) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(2) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(3) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(4) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(5) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(6) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(7) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(119) & \adc_ram_shifter_1|data_a_1\(118) & \adc_ram_shifter_1|data_a_1\(117) & \adc_ram_shifter_1|data_a_1\(116) & \adc_ram_shifter_1|data_a_1\(115)
& \adc_ram_shifter_1|data_a_1\(114) & \adc_ram_shifter_1|data_a_1\(113) & \adc_ram_shifter_1|data_a_1\(112) & \adc_ram_shifter_1|data_a_1\(111) & \adc_ram_shifter_1|data_a_1\(110) & \adc_ram_shifter_1|data_a_1\(109) & \adc_ram_shifter_1|data_a_1\(108) & 
\adc_ram_shifter_1|data_a_1\(107) & \adc_ram_shifter_1|data_a_1\(106) & \adc_ram_shifter_1|data_a_1\(105) & \adc_ram_shifter_1|data_a_1\(104) & \adc_ram_shifter_1|data_a_1\(97) & \adc_ram_shifter_1|data_a_1\(96));

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(119) & \adc_ram_shifter_1|data_b_1\(118) & \adc_ram_shifter_1|data_b_1\(117) & \adc_ram_shifter_1|data_b_1\(116) & \adc_ram_shifter_1|data_b_1\(115)
& \adc_ram_shifter_1|data_b_1\(114) & \adc_ram_shifter_1|data_b_1\(113) & \adc_ram_shifter_1|data_b_1\(112) & \adc_ram_shifter_1|data_b_1\(111) & \adc_ram_shifter_1|data_b_1\(110) & \adc_ram_shifter_1|data_b_1\(109) & \adc_ram_shifter_1|data_b_1\(108) & 
\adc_ram_shifter_1|data_b_1\(107) & \adc_ram_shifter_1|data_b_1\(106) & \adc_ram_shifter_1|data_b_1\(105) & \adc_ram_shifter_1|data_b_1\(104) & \adc_ram_shifter_1|data_b_1\(97) & \adc_ram_shifter_1|data_b_1\(96));

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(103) & \adc_ram_shifter_1|data_a_1\(102) & \adc_ram_shifter_1|data_a_1\(101) & \adc_ram_shifter_1|data_a_1\(100) & \adc_ram_shifter_1|data_a_1\(99)
& \adc_ram_shifter_1|data_a_1\(98) & \adc_ram_shifter_1|data_a_1\(95) & \adc_ram_shifter_1|data_a_1\(94) & \adc_ram_shifter_1|data_a_1\(93) & \adc_ram_shifter_1|data_a_1\(92) & \adc_ram_shifter_1|data_a_1\(91) & \adc_ram_shifter_1|data_a_1\(90) & 
\adc_ram_shifter_1|data_a_1\(89) & \adc_ram_shifter_1|data_a_1\(88) & \adc_ram_shifter_1|data_a_1\(83) & \adc_ram_shifter_1|data_a_1\(82) & \adc_ram_shifter_1|data_a_1\(81) & \adc_ram_shifter_1|data_a_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(103) & \adc_ram_shifter_1|data_b_1\(102) & \adc_ram_shifter_1|data_b_1\(101) & \adc_ram_shifter_1|data_b_1\(100) & \adc_ram_shifter_1|data_b_1\(99)
& \adc_ram_shifter_1|data_b_1\(98) & \adc_ram_shifter_1|data_b_1\(95) & \adc_ram_shifter_1|data_b_1\(94) & \adc_ram_shifter_1|data_b_1\(93) & \adc_ram_shifter_1|data_b_1\(92) & \adc_ram_shifter_1|data_b_1\(91) & \adc_ram_shifter_1|data_b_1\(90) & 
\adc_ram_shifter_1|data_b_1\(89) & \adc_ram_shifter_1|data_b_1\(88) & \adc_ram_shifter_1|data_b_1\(83) & \adc_ram_shifter_1|data_b_1\(82) & \adc_ram_shifter_1|data_b_1\(81) & \adc_ram_shifter_1|data_b_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(87) & \adc_ram_shifter_1|data_a_1\(86) & \adc_ram_shifter_1|data_a_1\(85) & \adc_ram_shifter_1|data_a_1\(84) & \adc_ram_shifter_1|data_a_1\(79)
& \adc_ram_shifter_1|data_a_1\(78) & \adc_ram_shifter_1|data_a_1\(77) & \adc_ram_shifter_1|data_a_1\(76) & \adc_ram_shifter_1|data_a_1\(75) & \adc_ram_shifter_1|data_a_1\(74) & \adc_ram_shifter_1|data_a_1\(73) & \adc_ram_shifter_1|data_a_1\(72) & 
\adc_ram_shifter_1|data_a_1\(69) & \adc_ram_shifter_1|data_a_1\(68) & \adc_ram_shifter_1|data_a_1\(67) & \adc_ram_shifter_1|data_a_1\(66) & \adc_ram_shifter_1|data_a_1\(65) & \adc_ram_shifter_1|data_a_1\(64));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(87) & \adc_ram_shifter_1|data_b_1\(86) & \adc_ram_shifter_1|data_b_1\(85) & \adc_ram_shifter_1|data_b_1\(84) & \adc_ram_shifter_1|data_b_1\(79)
& \adc_ram_shifter_1|data_b_1\(78) & \adc_ram_shifter_1|data_b_1\(77) & \adc_ram_shifter_1|data_b_1\(76) & \adc_ram_shifter_1|data_b_1\(75) & \adc_ram_shifter_1|data_b_1\(74) & \adc_ram_shifter_1|data_b_1\(73) & \adc_ram_shifter_1|data_b_1\(72) & 
\adc_ram_shifter_1|data_b_1\(69) & \adc_ram_shifter_1|data_b_1\(68) & \adc_ram_shifter_1|data_b_1\(67) & \adc_ram_shifter_1|data_b_1\(66) & \adc_ram_shifter_1|data_b_1\(65) & \adc_ram_shifter_1|data_b_1\(64));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(71) & \adc_ram_shifter_1|data_a_1\(70) & \adc_ram_shifter_1|data_a_1\(63) & \adc_ram_shifter_1|data_a_1\(62) & \adc_ram_shifter_1|data_a_1\(61)
& \adc_ram_shifter_1|data_a_1\(60) & \adc_ram_shifter_1|data_a_1\(59) & \adc_ram_shifter_1|data_a_1\(58) & \adc_ram_shifter_1|data_a_1\(57) & \adc_ram_shifter_1|data_a_1\(56) & \adc_ram_shifter_1|data_a_1\(55) & \adc_ram_shifter_1|data_a_1\(54) & 
\adc_ram_shifter_1|data_a_1\(53) & \adc_ram_shifter_1|data_a_1\(52) & \adc_ram_shifter_1|data_a_1\(51) & \adc_ram_shifter_1|data_a_1\(50) & \adc_ram_shifter_1|data_a_1\(49) & \adc_ram_shifter_1|data_a_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(71) & \adc_ram_shifter_1|data_b_1\(70) & \adc_ram_shifter_1|data_b_1\(63) & \adc_ram_shifter_1|data_b_1\(62) & \adc_ram_shifter_1|data_b_1\(61)
& \adc_ram_shifter_1|data_b_1\(60) & \adc_ram_shifter_1|data_b_1\(59) & \adc_ram_shifter_1|data_b_1\(58) & \adc_ram_shifter_1|data_b_1\(57) & \adc_ram_shifter_1|data_b_1\(56) & \adc_ram_shifter_1|data_b_1\(55) & \adc_ram_shifter_1|data_b_1\(54) & 
\adc_ram_shifter_1|data_b_1\(53) & \adc_ram_shifter_1|data_b_1\(52) & \adc_ram_shifter_1|data_b_1\(51) & \adc_ram_shifter_1|data_b_1\(50) & \adc_ram_shifter_1|data_b_1\(49) & \adc_ram_shifter_1|data_b_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(25) & \adc_ram_shifter_1|data_a_1\(24) & \adc_ram_shifter_1|data_a_1\(15) & \adc_ram_shifter_1|data_a_1\(14) & \adc_ram_shifter_1|data_a_1\(13)
& \adc_ram_shifter_1|data_a_1\(12) & \adc_ram_shifter_1|data_a_1\(11) & \adc_ram_shifter_1|data_a_1\(10) & \adc_ram_shifter_1|data_a_1\(9) & \adc_ram_shifter_1|data_a_1\(8) & \adc_ram_shifter_1|data_a_1\(7) & \adc_ram_shifter_1|data_a_1\(6) & 
\adc_ram_shifter_1|data_a_1\(5) & \adc_ram_shifter_1|data_a_1\(4) & \adc_ram_shifter_1|data_a_1\(3) & \adc_ram_shifter_1|data_a_1\(2) & \adc_ram_shifter_1|data_a_1\(1) & \adc_ram_shifter_1|data_a_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(25) & \adc_ram_shifter_1|data_b_1\(24) & \adc_ram_shifter_1|data_b_1\(15) & \adc_ram_shifter_1|data_b_1\(14) & \adc_ram_shifter_1|data_b_1\(13)
& \adc_ram_shifter_1|data_b_1\(12) & \adc_ram_shifter_1|data_b_1\(11) & \adc_ram_shifter_1|data_b_1\(10) & \adc_ram_shifter_1|data_b_1\(9) & \adc_ram_shifter_1|data_b_1\(8) & \adc_ram_shifter_1|data_b_1\(7) & \adc_ram_shifter_1|data_b_1\(6) & 
\adc_ram_shifter_1|data_b_1\(5) & \adc_ram_shifter_1|data_b_1\(4) & \adc_ram_shifter_1|data_b_1\(3) & \adc_ram_shifter_1|data_b_1\(2) & \adc_ram_shifter_1|data_b_1\(1) & \adc_ram_shifter_1|data_b_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(43) & \adc_ram_shifter_1|data_a_1\(42) & \adc_ram_shifter_1|data_a_1\(41) & \adc_ram_shifter_1|data_a_1\(40) & \adc_ram_shifter_1|data_a_1\(31)
& \adc_ram_shifter_1|data_a_1\(30) & \adc_ram_shifter_1|data_a_1\(29) & \adc_ram_shifter_1|data_a_1\(28) & \adc_ram_shifter_1|data_a_1\(27) & \adc_ram_shifter_1|data_a_1\(26) & \adc_ram_shifter_1|data_a_1\(23) & \adc_ram_shifter_1|data_a_1\(22) & 
\adc_ram_shifter_1|data_a_1\(21) & \adc_ram_shifter_1|data_a_1\(20) & \adc_ram_shifter_1|data_a_1\(19) & \adc_ram_shifter_1|data_a_1\(18) & \adc_ram_shifter_1|data_a_1\(17) & \adc_ram_shifter_1|data_a_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(43) & \adc_ram_shifter_1|data_b_1\(42) & \adc_ram_shifter_1|data_b_1\(41) & \adc_ram_shifter_1|data_b_1\(40) & \adc_ram_shifter_1|data_b_1\(31)
& \adc_ram_shifter_1|data_b_1\(30) & \adc_ram_shifter_1|data_b_1\(29) & \adc_ram_shifter_1|data_b_1\(28) & \adc_ram_shifter_1|data_b_1\(27) & \adc_ram_shifter_1|data_b_1\(26) & \adc_ram_shifter_1|data_b_1\(23) & \adc_ram_shifter_1|data_b_1\(22) & 
\adc_ram_shifter_1|data_b_1\(21) & \adc_ram_shifter_1|data_b_1\(20) & \adc_ram_shifter_1|data_b_1\(19) & \adc_ram_shifter_1|data_b_1\(18) & \adc_ram_shifter_1|data_b_1\(17) & \adc_ram_shifter_1|data_b_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(125) & \adc_ram_shifter_1|data_a_1\(124) & \adc_ram_shifter_1|data_a_1\(123) & \adc_ram_shifter_1|data_a_1\(122) & \adc_ram_shifter_1|data_a_1\(121)
& \adc_ram_shifter_1|data_a_1\(120) & \adc_ram_shifter_1|data_a_1\(47) & \adc_ram_shifter_1|data_a_1\(46) & \adc_ram_shifter_1|data_a_1\(45) & \adc_ram_shifter_1|data_a_1\(44) & \adc_ram_shifter_1|data_a_1\(39) & \adc_ram_shifter_1|data_a_1\(38) & 
\adc_ram_shifter_1|data_a_1\(37) & \adc_ram_shifter_1|data_a_1\(36) & \adc_ram_shifter_1|data_a_1\(35) & \adc_ram_shifter_1|data_a_1\(34) & \adc_ram_shifter_1|data_a_1\(33) & \adc_ram_shifter_1|data_a_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(125) & \adc_ram_shifter_1|data_b_1\(124) & \adc_ram_shifter_1|data_b_1\(123) & \adc_ram_shifter_1|data_b_1\(122) & \adc_ram_shifter_1|data_b_1\(121)
& \adc_ram_shifter_1|data_b_1\(120) & \adc_ram_shifter_1|data_b_1\(47) & \adc_ram_shifter_1|data_b_1\(46) & \adc_ram_shifter_1|data_b_1\(45) & \adc_ram_shifter_1|data_b_1\(44) & \adc_ram_shifter_1|data_b_1\(39) & \adc_ram_shifter_1|data_b_1\(38) & 
\adc_ram_shifter_1|data_b_1\(37) & \adc_ram_shifter_1|data_b_1\(36) & \adc_ram_shifter_1|data_b_1\(35) & \adc_ram_shifter_1|data_b_1\(34) & \adc_ram_shifter_1|data_b_1\(33) & \adc_ram_shifter_1|data_b_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(11);

\ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(127) & \adc_ram_shifter_1|data_a_1\(126));

\ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(127) & \adc_ram_shifter_1|data_b_1\(126));

\ram1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(1);

\UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \UART_Controller_1|uart_clk_divider|clock_out~regout\);

\clock_divider1|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock_divider1|clock_out~regout\);

\CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK~combout\);
\ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ <= NOT \ADC_Manager1|main_state.waiting_preambule~regout\;
\ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\ <= NOT \ADC_Manager1|main_state.waiting_bits~regout\;

-- Location: LCCOMB_X24_Y2_N0
\ADC_Manager1|LessThan8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan8~1_cout\);

-- Location: LCCOMB_X24_Y2_N2
\ADC_Manager1|LessThan8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan8~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan8~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~1_cout\,
	cout => \ADC_Manager1|LessThan8~3_cout\);

-- Location: LCCOMB_X24_Y2_N4
\ADC_Manager1|LessThan8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan8~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~3_cout\,
	cout => \ADC_Manager1|LessThan8~5_cout\);

-- Location: LCCOMB_X24_Y2_N6
\ADC_Manager1|LessThan8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan8~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~5_cout\,
	cout => \ADC_Manager1|LessThan8~7_cout\);

-- Location: LCCOMB_X24_Y2_N8
\ADC_Manager1|LessThan8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan8~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~7_cout\,
	cout => \ADC_Manager1|LessThan8~9_cout\);

-- Location: LCCOMB_X24_Y2_N10
\ADC_Manager1|LessThan8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan8~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan8~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~9_cout\,
	cout => \ADC_Manager1|LessThan8~11_cout\);

-- Location: LCCOMB_X24_Y2_N12
\ADC_Manager1|LessThan8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan8~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan8~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~11_cout\,
	cout => \ADC_Manager1|LessThan8~13_cout\);

-- Location: LCCOMB_X24_Y2_N14
\ADC_Manager1|LessThan8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan8~13_cout\) # (!\ADC_Manager1|c_01_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan8~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~13_cout\,
	cout => \ADC_Manager1|LessThan8~15_cout\);

-- Location: LCCOMB_X24_Y2_N16
\ADC_Manager1|LessThan8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & ((!\ADC_Manager1|LessThan8~15_cout\) # (!\ADC_Manager1|c_11_value\(8)))) # (!\ADC_Manager1|c_01_value\(8) & (!\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan8~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~15_cout\,
	cout => \ADC_Manager1|LessThan8~17_cout\);

-- Location: LCCOMB_X24_Y2_N18
\ADC_Manager1|LessThan8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan8~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_11_value\(9)) # (!\ADC_Manager1|LessThan8~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~17_cout\,
	cout => \ADC_Manager1|LessThan8~19_cout\);

-- Location: LCCOMB_X24_Y2_N20
\ADC_Manager1|LessThan8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan8~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan8~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~19_cout\,
	cout => \ADC_Manager1|LessThan8~21_cout\);

-- Location: LCCOMB_X24_Y2_N22
\ADC_Manager1|LessThan8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~22_combout\ = (\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan8~21_cout\ & \ADC_Manager1|c_01_value\(11))) # (!\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan8~21_cout\) # (\ADC_Manager1|c_01_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan8~21_cout\,
	combout => \ADC_Manager1|LessThan8~22_combout\);

-- Location: LCCOMB_X27_Y2_N4
\ADC_Manager1|LessThan14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan14~1_cout\);

-- Location: LCCOMB_X27_Y2_N6
\ADC_Manager1|LessThan14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan14~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan14~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~1_cout\,
	cout => \ADC_Manager1|LessThan14~3_cout\);

-- Location: LCCOMB_X27_Y2_N8
\ADC_Manager1|LessThan14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan14~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan14~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~3_cout\,
	cout => \ADC_Manager1|LessThan14~5_cout\);

-- Location: LCCOMB_X27_Y2_N10
\ADC_Manager1|LessThan14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & ((!\ADC_Manager1|LessThan14~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_01_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan14~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~5_cout\,
	cout => \ADC_Manager1|LessThan14~7_cout\);

-- Location: LCCOMB_X27_Y2_N12
\ADC_Manager1|LessThan14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan14~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan14~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~7_cout\,
	cout => \ADC_Manager1|LessThan14~9_cout\);

-- Location: LCCOMB_X27_Y2_N14
\ADC_Manager1|LessThan14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan14~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_01_value\(5)) # (!\ADC_Manager1|LessThan14~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~9_cout\,
	cout => \ADC_Manager1|LessThan14~11_cout\);

-- Location: LCCOMB_X27_Y2_N16
\ADC_Manager1|LessThan14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan14~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan14~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~11_cout\,
	cout => \ADC_Manager1|LessThan14~13_cout\);

-- Location: LCCOMB_X27_Y2_N18
\ADC_Manager1|LessThan14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & ((!\ADC_Manager1|LessThan14~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_01_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan14~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~13_cout\,
	cout => \ADC_Manager1|LessThan14~15_cout\);

-- Location: LCCOMB_X27_Y2_N20
\ADC_Manager1|LessThan14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan14~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_00_value\(8)) # (!\ADC_Manager1|LessThan14~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~15_cout\,
	cout => \ADC_Manager1|LessThan14~17_cout\);

-- Location: LCCOMB_X27_Y2_N22
\ADC_Manager1|LessThan14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan14~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan14~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~17_cout\,
	cout => \ADC_Manager1|LessThan14~19_cout\);

-- Location: LCCOMB_X27_Y2_N24
\ADC_Manager1|LessThan14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan14~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan14~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~19_cout\,
	cout => \ADC_Manager1|LessThan14~21_cout\);

-- Location: LCCOMB_X27_Y2_N26
\ADC_Manager1|LessThan14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan14~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan14~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan14~21_cout\,
	combout => \ADC_Manager1|LessThan14~22_combout\);

-- Location: LCCOMB_X25_Y4_N8
\ADC_Manager1|LessThan20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan20~1_cout\);

-- Location: LCCOMB_X25_Y4_N10
\ADC_Manager1|LessThan20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan20~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan20~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~1_cout\,
	cout => \ADC_Manager1|LessThan20~3_cout\);

-- Location: LCCOMB_X25_Y4_N12
\ADC_Manager1|LessThan20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan20~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan20~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~3_cout\,
	cout => \ADC_Manager1|LessThan20~5_cout\);

-- Location: LCCOMB_X25_Y4_N14
\ADC_Manager1|LessThan20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan20~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan20~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~5_cout\,
	cout => \ADC_Manager1|LessThan20~7_cout\);

-- Location: LCCOMB_X25_Y4_N16
\ADC_Manager1|LessThan20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & (\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan20~7_cout\)) # (!\ADC_Manager1|c_00_value\(4) & ((\ADC_Manager1|c_11_value\(4)) # (!\ADC_Manager1|LessThan20~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~7_cout\,
	cout => \ADC_Manager1|LessThan20~9_cout\);

-- Location: LCCOMB_X25_Y4_N18
\ADC_Manager1|LessThan20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan20~9_cout\)) # (!\ADC_Manager1|c_11_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan20~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~9_cout\,
	cout => \ADC_Manager1|LessThan20~11_cout\);

-- Location: LCCOMB_X25_Y4_N20
\ADC_Manager1|LessThan20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan20~11_cout\)) # (!\ADC_Manager1|c_00_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan20~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~11_cout\,
	cout => \ADC_Manager1|LessThan20~13_cout\);

-- Location: LCCOMB_X25_Y4_N22
\ADC_Manager1|LessThan20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan20~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan20~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~13_cout\,
	cout => \ADC_Manager1|LessThan20~15_cout\);

-- Location: LCCOMB_X25_Y4_N24
\ADC_Manager1|LessThan20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan20~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan20~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~15_cout\,
	cout => \ADC_Manager1|LessThan20~17_cout\);

-- Location: LCCOMB_X25_Y4_N26
\ADC_Manager1|LessThan20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan20~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan20~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~17_cout\,
	cout => \ADC_Manager1|LessThan20~19_cout\);

-- Location: LCCOMB_X25_Y4_N28
\ADC_Manager1|LessThan20~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan20~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan20~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~19_cout\,
	cout => \ADC_Manager1|LessThan20~21_cout\);

-- Location: LCCOMB_X25_Y4_N30
\ADC_Manager1|LessThan20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan20~21_cout\ & \ADC_Manager1|c_11_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan20~21_cout\) # (\ADC_Manager1|c_11_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan20~21_cout\,
	combout => \ADC_Manager1|LessThan20~22_combout\);

-- Location: DSPOUT_X16_Y3_N2
\corr_long|Mult14|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y5_N3
\corr_long|Mult13|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y5_N2
\corr_long|Mult12|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y4_N16
\corr_long|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~0_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~dataout\ & (\corr_long|Mult12|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult13|auto_generated|mac_out2~dataout\ & (\corr_long|Mult12|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add11~1\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~dataout\ & \corr_long|Mult12|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add11~0_combout\,
	cout => \corr_long|Add11~1\);

-- Location: DSPOUT_X16_Y4_N3
\corr_long|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y4_N2
\corr_long|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y1_N2
\corr_long|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y1_N3
\corr_long|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y2_N16
\corr_long|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~0_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~dataout\ & (\corr_long|Mult8|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult9|auto_generated|mac_out2~dataout\ & (\corr_long|Mult8|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add7~1\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~dataout\ & \corr_long|Mult8|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add7~0_combout\,
	cout => \corr_long|Add7~1\);

-- Location: DSPOUT_X16_Y6_N2
\corr_long|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y6_N3
\corr_long|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y4_N14
\corr_long|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~0_combout\ = (\corr_long|Add7~0_combout\ & (\corr_long|Add5~0_combout\ $ (VCC))) # (!\corr_long|Add7~0_combout\ & (\corr_long|Add5~0_combout\ & VCC))
-- \corr_long|Add6~1\ = CARRY((\corr_long|Add7~0_combout\ & \corr_long|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~0_combout\,
	datab => \corr_long|Add5~0_combout\,
	datad => VCC,
	combout => \corr_long|Add6~0_combout\,
	cout => \corr_long|Add6~1\);

-- Location: LCCOMB_X19_Y4_N14
\corr_long|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~0_combout\ = (\corr_long|Add6~0_combout\ & (\corr_long|Add10~0_combout\ $ (VCC))) # (!\corr_long|Add6~0_combout\ & (\corr_long|Add10~0_combout\ & VCC))
-- \corr_long|Add8~1\ = CARRY((\corr_long|Add6~0_combout\ & \corr_long|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~0_combout\,
	datab => \corr_long|Add10~0_combout\,
	datad => VCC,
	combout => \corr_long|Add8~0_combout\,
	cout => \corr_long|Add8~1\);

-- Location: DSPOUT_X16_Y7_N3
\corr_long|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N2
\corr_long|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y6_N16
\corr_long|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~0_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~dataout\ & (\corr_long|Mult1|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult0|auto_generated|mac_out2~dataout\ & (\corr_long|Mult1|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add0~1\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~dataout\ & \corr_long|Mult1|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add0~0_combout\,
	cout => \corr_long|Add0~1\);

-- Location: DSPOUT_X16_Y10_N2
\corr_long|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y10_N3
\corr_long|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y6_N14
\corr_long|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~0_combout\ = (\corr_long|Add0~0_combout\ & (\corr_long|Add1~0_combout\ $ (VCC))) # (!\corr_long|Add0~0_combout\ & (\corr_long|Add1~0_combout\ & VCC))
-- \corr_long|Add2~1\ = CARRY((\corr_long|Add0~0_combout\ & \corr_long|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~0_combout\,
	datab => \corr_long|Add1~0_combout\,
	datad => VCC,
	combout => \corr_long|Add2~0_combout\,
	cout => \corr_long|Add2~1\);

-- Location: DSPOUT_X16_Y9_N2
\corr_long|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y9_N3
\corr_long|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y4_N14
\corr_long|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~0_combout\ = (\corr_long|Add8~0_combout\ & (\corr_long|Add4~0_combout\ $ (VCC))) # (!\corr_long|Add8~0_combout\ & (\corr_long|Add4~0_combout\ & VCC))
-- \corr_long|Add12~1\ = CARRY((\corr_long|Add8~0_combout\ & \corr_long|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~0_combout\,
	datab => \corr_long|Add4~0_combout\,
	datad => VCC,
	combout => \corr_long|Add12~0_combout\,
	cout => \corr_long|Add12~1\);

-- Location: LCCOMB_X13_Y4_N18
\corr_long|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~2_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add9~1\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add9~1\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add9~1\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add9~1\) # (GND)))))
-- \corr_long|Add9~3\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add9~1\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add9~1\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add9~1\,
	combout => \corr_long|Add9~2_combout\,
	cout => \corr_long|Add9~3\);

-- Location: LCCOMB_X14_Y4_N16
\corr_long|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~2_combout\ = (\corr_long|Add9~2_combout\ & ((\corr_long|Add11~2_combout\ & (\corr_long|Add10~1\ & VCC)) # (!\corr_long|Add11~2_combout\ & (!\corr_long|Add10~1\)))) # (!\corr_long|Add9~2_combout\ & ((\corr_long|Add11~2_combout\ & 
-- (!\corr_long|Add10~1\)) # (!\corr_long|Add11~2_combout\ & ((\corr_long|Add10~1\) # (GND)))))
-- \corr_long|Add10~3\ = CARRY((\corr_long|Add9~2_combout\ & (!\corr_long|Add11~2_combout\ & !\corr_long|Add10~1\)) # (!\corr_long|Add9~2_combout\ & ((!\corr_long|Add10~1\) # (!\corr_long|Add11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~2_combout\,
	datab => \corr_long|Add11~2_combout\,
	datad => VCC,
	cin => \corr_long|Add10~1\,
	combout => \corr_long|Add10~2_combout\,
	cout => \corr_long|Add10~3\);

-- Location: LCCOMB_X17_Y2_N18
\corr_long|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~2_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add7~1\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add7~1\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add7~1\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add7~1\) # (GND)))))
-- \corr_long|Add7~3\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add7~1\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add7~1\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add7~1\,
	combout => \corr_long|Add7~2_combout\,
	cout => \corr_long|Add7~3\);

-- Location: LCCOMB_X19_Y4_N16
\corr_long|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~2_combout\ = (\corr_long|Add10~2_combout\ & ((\corr_long|Add6~2_combout\ & (\corr_long|Add8~1\ & VCC)) # (!\corr_long|Add6~2_combout\ & (!\corr_long|Add8~1\)))) # (!\corr_long|Add10~2_combout\ & ((\corr_long|Add6~2_combout\ & 
-- (!\corr_long|Add8~1\)) # (!\corr_long|Add6~2_combout\ & ((\corr_long|Add8~1\) # (GND)))))
-- \corr_long|Add8~3\ = CARRY((\corr_long|Add10~2_combout\ & (!\corr_long|Add6~2_combout\ & !\corr_long|Add8~1\)) # (!\corr_long|Add10~2_combout\ & ((!\corr_long|Add8~1\) # (!\corr_long|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~2_combout\,
	datab => \corr_long|Add6~2_combout\,
	datad => VCC,
	cin => \corr_long|Add8~1\,
	combout => \corr_long|Add8~2_combout\,
	cout => \corr_long|Add8~3\);

-- Location: LCCOMB_X17_Y6_N18
\corr_long|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~2_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add0~1\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add0~1\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add0~1\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add0~1\) # (GND)))))
-- \corr_long|Add0~3\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add0~1\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add0~1\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add0~1\,
	combout => \corr_long|Add0~2_combout\,
	cout => \corr_long|Add0~3\);

-- Location: LCCOMB_X15_Y6_N18
\corr_long|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~2_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add3~1\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add3~1\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add3~1\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add3~1\) # (GND)))))
-- \corr_long|Add3~3\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add3~1\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add3~1\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add3~1\,
	combout => \corr_long|Add3~2_combout\,
	cout => \corr_long|Add3~3\);

-- Location: LCCOMB_X13_Y4_N20
\corr_long|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~4_combout\ = ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add9~3\)))) # (GND)
-- \corr_long|Add9~5\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add9~3\))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add9~3\,
	combout => \corr_long|Add9~4_combout\,
	cout => \corr_long|Add9~5\);

-- Location: LCCOMB_X14_Y4_N18
\corr_long|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~4_combout\ = ((\corr_long|Add9~4_combout\ $ (\corr_long|Add11~4_combout\ $ (!\corr_long|Add10~3\)))) # (GND)
-- \corr_long|Add10~5\ = CARRY((\corr_long|Add9~4_combout\ & ((\corr_long|Add11~4_combout\) # (!\corr_long|Add10~3\))) # (!\corr_long|Add9~4_combout\ & (\corr_long|Add11~4_combout\ & !\corr_long|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~4_combout\,
	datab => \corr_long|Add11~4_combout\,
	datad => VCC,
	cin => \corr_long|Add10~3\,
	combout => \corr_long|Add10~4_combout\,
	cout => \corr_long|Add10~5\);

-- Location: LCCOMB_X17_Y4_N20
\corr_long|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~4_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add5~3\)))) # (GND)
-- \corr_long|Add5~5\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add5~3\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add5~3\,
	combout => \corr_long|Add5~4_combout\,
	cout => \corr_long|Add5~5\);

-- Location: LCCOMB_X17_Y6_N20
\corr_long|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~4_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add0~3\)))) # (GND)
-- \corr_long|Add0~5\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add0~3\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add0~3\,
	combout => \corr_long|Add0~4_combout\,
	cout => \corr_long|Add0~5\);

-- Location: LCCOMB_X15_Y6_N20
\corr_long|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~4_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add3~3\)))) # (GND)
-- \corr_long|Add3~5\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add3~3\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add3~3\,
	combout => \corr_long|Add3~4_combout\,
	cout => \corr_long|Add3~5\);

-- Location: LCCOMB_X19_Y6_N18
\corr_long|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~4_combout\ = ((\corr_long|Add3~4_combout\ $ (\corr_long|Add2~4_combout\ $ (!\corr_long|Add4~3\)))) # (GND)
-- \corr_long|Add4~5\ = CARRY((\corr_long|Add3~4_combout\ & ((\corr_long|Add2~4_combout\) # (!\corr_long|Add4~3\))) # (!\corr_long|Add3~4_combout\ & (\corr_long|Add2~4_combout\ & !\corr_long|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~4_combout\,
	datab => \corr_long|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|Add4~3\,
	combout => \corr_long|Add4~4_combout\,
	cout => \corr_long|Add4~5\);

-- Location: LCCOMB_X13_Y4_N22
\corr_long|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~6_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add9~5\ & VCC)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add9~5\)))) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add9~5\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add9~5\) # (GND)))))
-- \corr_long|Add9~7\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add9~5\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add9~5\) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add9~5\,
	combout => \corr_long|Add9~6_combout\,
	cout => \corr_long|Add9~7\);

-- Location: LCCOMB_X17_Y4_N22
\corr_long|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~6_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add5~5\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add5~5\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add5~5\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add5~5\) # (GND)))))
-- \corr_long|Add5~7\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add5~5\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add5~5\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add5~5\,
	combout => \corr_long|Add5~6_combout\,
	cout => \corr_long|Add5~7\);

-- Location: LCCOMB_X18_Y4_N20
\corr_long|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~6_combout\ = (\corr_long|Add5~6_combout\ & ((\corr_long|Add7~6_combout\ & (\corr_long|Add6~5\ & VCC)) # (!\corr_long|Add7~6_combout\ & (!\corr_long|Add6~5\)))) # (!\corr_long|Add5~6_combout\ & ((\corr_long|Add7~6_combout\ & 
-- (!\corr_long|Add6~5\)) # (!\corr_long|Add7~6_combout\ & ((\corr_long|Add6~5\) # (GND)))))
-- \corr_long|Add6~7\ = CARRY((\corr_long|Add5~6_combout\ & (!\corr_long|Add7~6_combout\ & !\corr_long|Add6~5\)) # (!\corr_long|Add5~6_combout\ & ((!\corr_long|Add6~5\) # (!\corr_long|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~6_combout\,
	datab => \corr_long|Add7~6_combout\,
	datad => VCC,
	cin => \corr_long|Add6~5\,
	combout => \corr_long|Add6~6_combout\,
	cout => \corr_long|Add6~7\);

-- Location: LCCOMB_X17_Y6_N22
\corr_long|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~6_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add0~5\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add0~5\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add0~5\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add0~5\) # (GND)))))
-- \corr_long|Add0~7\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add0~5\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add0~5\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add0~5\,
	combout => \corr_long|Add0~6_combout\,
	cout => \corr_long|Add0~7\);

-- Location: LCCOMB_X18_Y6_N20
\corr_long|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~6_combout\ = (\corr_long|Add0~6_combout\ & ((\corr_long|Add1~6_combout\ & (\corr_long|Add2~5\ & VCC)) # (!\corr_long|Add1~6_combout\ & (!\corr_long|Add2~5\)))) # (!\corr_long|Add0~6_combout\ & ((\corr_long|Add1~6_combout\ & 
-- (!\corr_long|Add2~5\)) # (!\corr_long|Add1~6_combout\ & ((\corr_long|Add2~5\) # (GND)))))
-- \corr_long|Add2~7\ = CARRY((\corr_long|Add0~6_combout\ & (!\corr_long|Add1~6_combout\ & !\corr_long|Add2~5\)) # (!\corr_long|Add0~6_combout\ & ((!\corr_long|Add2~5\) # (!\corr_long|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~6_combout\,
	datab => \corr_long|Add1~6_combout\,
	datad => VCC,
	cin => \corr_long|Add2~5\,
	combout => \corr_long|Add2~6_combout\,
	cout => \corr_long|Add2~7\);

-- Location: LCCOMB_X19_Y6_N20
\corr_long|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~6_combout\ = (\corr_long|Add2~6_combout\ & ((\corr_long|Add3~6_combout\ & (\corr_long|Add4~5\ & VCC)) # (!\corr_long|Add3~6_combout\ & (!\corr_long|Add4~5\)))) # (!\corr_long|Add2~6_combout\ & ((\corr_long|Add3~6_combout\ & 
-- (!\corr_long|Add4~5\)) # (!\corr_long|Add3~6_combout\ & ((\corr_long|Add4~5\) # (GND)))))
-- \corr_long|Add4~7\ = CARRY((\corr_long|Add2~6_combout\ & (!\corr_long|Add3~6_combout\ & !\corr_long|Add4~5\)) # (!\corr_long|Add2~6_combout\ & ((!\corr_long|Add4~5\) # (!\corr_long|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~6_combout\,
	datab => \corr_long|Add3~6_combout\,
	datad => VCC,
	cin => \corr_long|Add4~5\,
	combout => \corr_long|Add4~6_combout\,
	cout => \corr_long|Add4~7\);

-- Location: LCCOMB_X20_Y4_N20
\corr_long|Add12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~6_combout\ = (\corr_long|Add4~6_combout\ & ((\corr_long|Add8~6_combout\ & (\corr_long|Add12~5\ & VCC)) # (!\corr_long|Add8~6_combout\ & (!\corr_long|Add12~5\)))) # (!\corr_long|Add4~6_combout\ & ((\corr_long|Add8~6_combout\ & 
-- (!\corr_long|Add12~5\)) # (!\corr_long|Add8~6_combout\ & ((\corr_long|Add12~5\) # (GND)))))
-- \corr_long|Add12~7\ = CARRY((\corr_long|Add4~6_combout\ & (!\corr_long|Add8~6_combout\ & !\corr_long|Add12~5\)) # (!\corr_long|Add4~6_combout\ & ((!\corr_long|Add12~5\) # (!\corr_long|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~6_combout\,
	datab => \corr_long|Add8~6_combout\,
	datad => VCC,
	cin => \corr_long|Add12~5\,
	combout => \corr_long|Add12~6_combout\,
	cout => \corr_long|Add12~7\);

-- Location: LCCOMB_X15_Y4_N24
\corr_long|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~8_combout\ = ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add11~7\)))) # (GND)
-- \corr_long|Add11~9\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add11~7\))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add11~7\,
	combout => \corr_long|Add11~8_combout\,
	cout => \corr_long|Add11~9\);

-- Location: LCCOMB_X14_Y4_N22
\corr_long|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~8_combout\ = ((\corr_long|Add11~8_combout\ $ (\corr_long|Add9~8_combout\ $ (!\corr_long|Add10~7\)))) # (GND)
-- \corr_long|Add10~9\ = CARRY((\corr_long|Add11~8_combout\ & ((\corr_long|Add9~8_combout\) # (!\corr_long|Add10~7\))) # (!\corr_long|Add11~8_combout\ & (\corr_long|Add9~8_combout\ & !\corr_long|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~8_combout\,
	datab => \corr_long|Add9~8_combout\,
	datad => VCC,
	cin => \corr_long|Add10~7\,
	combout => \corr_long|Add10~8_combout\,
	cout => \corr_long|Add10~9\);

-- Location: LCCOMB_X17_Y2_N24
\corr_long|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~8_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add7~7\)))) # (GND)
-- \corr_long|Add7~9\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add7~7\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add7~7\,
	combout => \corr_long|Add7~8_combout\,
	cout => \corr_long|Add7~9\);

-- Location: LCCOMB_X17_Y6_N24
\corr_long|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~8_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add0~7\)))) # (GND)
-- \corr_long|Add0~9\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add0~7\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add0~7\,
	combout => \corr_long|Add0~8_combout\,
	cout => \corr_long|Add0~9\);

-- Location: LCCOMB_X15_Y6_N24
\corr_long|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~8_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add3~7\)))) # (GND)
-- \corr_long|Add3~9\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add3~7\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add3~7\,
	combout => \corr_long|Add3~8_combout\,
	cout => \corr_long|Add3~9\);

-- Location: LCCOMB_X19_Y6_N22
\corr_long|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~8_combout\ = ((\corr_long|Add3~8_combout\ $ (\corr_long|Add2~8_combout\ $ (!\corr_long|Add4~7\)))) # (GND)
-- \corr_long|Add4~9\ = CARRY((\corr_long|Add3~8_combout\ & ((\corr_long|Add2~8_combout\) # (!\corr_long|Add4~7\))) # (!\corr_long|Add3~8_combout\ & (\corr_long|Add2~8_combout\ & !\corr_long|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~8_combout\,
	datab => \corr_long|Add2~8_combout\,
	datad => VCC,
	cin => \corr_long|Add4~7\,
	combout => \corr_long|Add4~8_combout\,
	cout => \corr_long|Add4~9\);

-- Location: LCCOMB_X15_Y4_N26
\corr_long|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~10_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add11~9\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add11~9\)))) 
-- # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add11~9\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add11~9\) # (GND)))))
-- \corr_long|Add11~11\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add11~9\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add11~9\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add11~9\,
	combout => \corr_long|Add11~10_combout\,
	cout => \corr_long|Add11~11\);

-- Location: LCCOMB_X14_Y4_N24
\corr_long|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~10_combout\ = (\corr_long|Add11~10_combout\ & ((\corr_long|Add9~10_combout\ & (\corr_long|Add10~9\ & VCC)) # (!\corr_long|Add9~10_combout\ & (!\corr_long|Add10~9\)))) # (!\corr_long|Add11~10_combout\ & ((\corr_long|Add9~10_combout\ & 
-- (!\corr_long|Add10~9\)) # (!\corr_long|Add9~10_combout\ & ((\corr_long|Add10~9\) # (GND)))))
-- \corr_long|Add10~11\ = CARRY((\corr_long|Add11~10_combout\ & (!\corr_long|Add9~10_combout\ & !\corr_long|Add10~9\)) # (!\corr_long|Add11~10_combout\ & ((!\corr_long|Add10~9\) # (!\corr_long|Add9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~10_combout\,
	datab => \corr_long|Add9~10_combout\,
	datad => VCC,
	cin => \corr_long|Add10~9\,
	combout => \corr_long|Add10~10_combout\,
	cout => \corr_long|Add10~11\);

-- Location: LCCOMB_X17_Y2_N26
\corr_long|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~10_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add7~9\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add7~9\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add7~9\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add7~9\) # (GND)))))
-- \corr_long|Add7~11\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add7~9\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add7~9\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add7~9\,
	combout => \corr_long|Add7~10_combout\,
	cout => \corr_long|Add7~11\);

-- Location: LCCOMB_X17_Y6_N26
\corr_long|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~10_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add0~9\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add0~9\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add0~9\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add0~9\) # (GND)))))
-- \corr_long|Add0~11\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add0~9\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add0~9\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add0~9\,
	combout => \corr_long|Add0~10_combout\,
	cout => \corr_long|Add0~11\);

-- Location: LCCOMB_X15_Y6_N26
\corr_long|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~10_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add3~9\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add3~9\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add3~9\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add3~9\) # (GND)))))
-- \corr_long|Add3~11\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add3~9\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add3~9\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add3~9\,
	combout => \corr_long|Add3~10_combout\,
	cout => \corr_long|Add3~11\);

-- Location: LCCOMB_X19_Y6_N24
\corr_long|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~10_combout\ = (\corr_long|Add3~10_combout\ & ((\corr_long|Add2~10_combout\ & (\corr_long|Add4~9\ & VCC)) # (!\corr_long|Add2~10_combout\ & (!\corr_long|Add4~9\)))) # (!\corr_long|Add3~10_combout\ & ((\corr_long|Add2~10_combout\ & 
-- (!\corr_long|Add4~9\)) # (!\corr_long|Add2~10_combout\ & ((\corr_long|Add4~9\) # (GND)))))
-- \corr_long|Add4~11\ = CARRY((\corr_long|Add3~10_combout\ & (!\corr_long|Add2~10_combout\ & !\corr_long|Add4~9\)) # (!\corr_long|Add3~10_combout\ & ((!\corr_long|Add4~9\) # (!\corr_long|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~10_combout\,
	datab => \corr_long|Add2~10_combout\,
	datad => VCC,
	cin => \corr_long|Add4~9\,
	combout => \corr_long|Add4~10_combout\,
	cout => \corr_long|Add4~11\);

-- Location: LCCOMB_X13_Y4_N28
\corr_long|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~12_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add9~11\)))) # (GND)
-- \corr_long|Add9~13\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add9~11\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add9~11\,
	combout => \corr_long|Add9~12_combout\,
	cout => \corr_long|Add9~13\);

-- Location: LCCOMB_X14_Y4_N26
\corr_long|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~12_combout\ = ((\corr_long|Add9~12_combout\ $ (\corr_long|Add11~12_combout\ $ (!\corr_long|Add10~11\)))) # (GND)
-- \corr_long|Add10~13\ = CARRY((\corr_long|Add9~12_combout\ & ((\corr_long|Add11~12_combout\) # (!\corr_long|Add10~11\))) # (!\corr_long|Add9~12_combout\ & (\corr_long|Add11~12_combout\ & !\corr_long|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~12_combout\,
	datab => \corr_long|Add11~12_combout\,
	datad => VCC,
	cin => \corr_long|Add10~11\,
	combout => \corr_long|Add10~12_combout\,
	cout => \corr_long|Add10~13\);

-- Location: LCCOMB_X17_Y4_N28
\corr_long|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~12_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add5~11\)))) # (GND)
-- \corr_long|Add5~13\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add5~11\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add5~11\,
	combout => \corr_long|Add5~12_combout\,
	cout => \corr_long|Add5~13\);

-- Location: LCCOMB_X17_Y10_N28
\corr_long|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~12_combout\ = ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add1~11\)))) # (GND)
-- \corr_long|Add1~13\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add1~11\))) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add1~11\,
	combout => \corr_long|Add1~12_combout\,
	cout => \corr_long|Add1~13\);

-- Location: LCCOMB_X15_Y6_N28
\corr_long|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~12_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add3~11\)))) # (GND)
-- \corr_long|Add3~13\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add3~11\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add3~11\,
	combout => \corr_long|Add3~12_combout\,
	cout => \corr_long|Add3~13\);

-- Location: LCCOMB_X19_Y6_N26
\corr_long|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~12_combout\ = ((\corr_long|Add3~12_combout\ $ (\corr_long|Add2~12_combout\ $ (!\corr_long|Add4~11\)))) # (GND)
-- \corr_long|Add4~13\ = CARRY((\corr_long|Add3~12_combout\ & ((\corr_long|Add2~12_combout\) # (!\corr_long|Add4~11\))) # (!\corr_long|Add3~12_combout\ & (\corr_long|Add2~12_combout\ & !\corr_long|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~12_combout\,
	datab => \corr_long|Add2~12_combout\,
	datad => VCC,
	cin => \corr_long|Add4~11\,
	combout => \corr_long|Add4~12_combout\,
	cout => \corr_long|Add4~13\);

-- Location: LCCOMB_X13_Y4_N30
\corr_long|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~14_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add9~13\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add9~13\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add9~13\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add9~13\) # (GND)))))
-- \corr_long|Add9~15\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add9~13\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add9~13\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add9~13\,
	combout => \corr_long|Add9~14_combout\,
	cout => \corr_long|Add9~15\);

-- Location: LCCOMB_X14_Y4_N28
\corr_long|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~14_combout\ = (\corr_long|Add9~14_combout\ & ((\corr_long|Add11~14_combout\ & (\corr_long|Add10~13\ & VCC)) # (!\corr_long|Add11~14_combout\ & (!\corr_long|Add10~13\)))) # (!\corr_long|Add9~14_combout\ & ((\corr_long|Add11~14_combout\ & 
-- (!\corr_long|Add10~13\)) # (!\corr_long|Add11~14_combout\ & ((\corr_long|Add10~13\) # (GND)))))
-- \corr_long|Add10~15\ = CARRY((\corr_long|Add9~14_combout\ & (!\corr_long|Add11~14_combout\ & !\corr_long|Add10~13\)) # (!\corr_long|Add9~14_combout\ & ((!\corr_long|Add10~13\) # (!\corr_long|Add11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~14_combout\,
	datab => \corr_long|Add11~14_combout\,
	datad => VCC,
	cin => \corr_long|Add10~13\,
	combout => \corr_long|Add10~14_combout\,
	cout => \corr_long|Add10~15\);

-- Location: LCCOMB_X17_Y2_N30
\corr_long|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~14_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add7~13\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add7~13\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add7~13\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add7~13\) # (GND)))))
-- \corr_long|Add7~15\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add7~13\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add7~13\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add7~13\,
	combout => \corr_long|Add7~14_combout\,
	cout => \corr_long|Add7~15\);

-- Location: LCCOMB_X17_Y10_N30
\corr_long|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~14_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add1~13\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add1~13\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add1~13\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add1~13\) # (GND)))))
-- \corr_long|Add1~15\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add1~13\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add1~13\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add1~13\,
	combout => \corr_long|Add1~14_combout\,
	cout => \corr_long|Add1~15\);

-- Location: LCCOMB_X15_Y6_N30
\corr_long|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~14_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add3~13\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add3~13\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add3~13\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add3~13\) # (GND)))))
-- \corr_long|Add3~15\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add3~13\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add3~13\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add3~13\,
	combout => \corr_long|Add3~14_combout\,
	cout => \corr_long|Add3~15\);

-- Location: LCCOMB_X19_Y6_N28
\corr_long|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~14_combout\ = (\corr_long|Add3~14_combout\ & ((\corr_long|Add2~14_combout\ & (\corr_long|Add4~13\ & VCC)) # (!\corr_long|Add2~14_combout\ & (!\corr_long|Add4~13\)))) # (!\corr_long|Add3~14_combout\ & ((\corr_long|Add2~14_combout\ & 
-- (!\corr_long|Add4~13\)) # (!\corr_long|Add2~14_combout\ & ((\corr_long|Add4~13\) # (GND)))))
-- \corr_long|Add4~15\ = CARRY((\corr_long|Add3~14_combout\ & (!\corr_long|Add2~14_combout\ & !\corr_long|Add4~13\)) # (!\corr_long|Add3~14_combout\ & ((!\corr_long|Add4~13\) # (!\corr_long|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~14_combout\,
	datab => \corr_long|Add2~14_combout\,
	datad => VCC,
	cin => \corr_long|Add4~13\,
	combout => \corr_long|Add4~14_combout\,
	cout => \corr_long|Add4~15\);

-- Location: LCCOMB_X13_Y3_N0
\corr_long|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~16_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add9~15\)))) # (GND)
-- \corr_long|Add9~17\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add9~15\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add9~15\,
	combout => \corr_long|Add9~16_combout\,
	cout => \corr_long|Add9~17\);

-- Location: LCCOMB_X17_Y1_N0
\corr_long|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~16_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add7~15\)))) # (GND)
-- \corr_long|Add7~17\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add7~15\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add7~15\,
	combout => \corr_long|Add7~16_combout\,
	cout => \corr_long|Add7~17\);

-- Location: LCCOMB_X18_Y4_N30
\corr_long|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~16_combout\ = ((\corr_long|Add7~16_combout\ $ (\corr_long|Add5~16_combout\ $ (!\corr_long|Add6~15\)))) # (GND)
-- \corr_long|Add6~17\ = CARRY((\corr_long|Add7~16_combout\ & ((\corr_long|Add5~16_combout\) # (!\corr_long|Add6~15\))) # (!\corr_long|Add7~16_combout\ & (\corr_long|Add5~16_combout\ & !\corr_long|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~16_combout\,
	datab => \corr_long|Add5~16_combout\,
	datad => VCC,
	cin => \corr_long|Add6~15\,
	combout => \corr_long|Add6~16_combout\,
	cout => \corr_long|Add6~17\);

-- Location: LCCOMB_X19_Y4_N30
\corr_long|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~16_combout\ = ((\corr_long|Add6~16_combout\ $ (\corr_long|Add10~16_combout\ $ (!\corr_long|Add8~15\)))) # (GND)
-- \corr_long|Add8~17\ = CARRY((\corr_long|Add6~16_combout\ & ((\corr_long|Add10~16_combout\) # (!\corr_long|Add8~15\))) # (!\corr_long|Add6~16_combout\ & (\corr_long|Add10~16_combout\ & !\corr_long|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~16_combout\,
	datab => \corr_long|Add10~16_combout\,
	datad => VCC,
	cin => \corr_long|Add8~15\,
	combout => \corr_long|Add8~16_combout\,
	cout => \corr_long|Add8~17\);

-- Location: LCCOMB_X17_Y5_N0
\corr_long|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~16_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add0~15\)))) # (GND)
-- \corr_long|Add0~17\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add0~15\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add0~15\,
	combout => \corr_long|Add0~16_combout\,
	cout => \corr_long|Add0~17\);

-- Location: LCCOMB_X18_Y6_N30
\corr_long|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~16_combout\ = ((\corr_long|Add0~16_combout\ $ (\corr_long|Add1~16_combout\ $ (!\corr_long|Add2~15\)))) # (GND)
-- \corr_long|Add2~17\ = CARRY((\corr_long|Add0~16_combout\ & ((\corr_long|Add1~16_combout\) # (!\corr_long|Add2~15\))) # (!\corr_long|Add0~16_combout\ & (\corr_long|Add1~16_combout\ & !\corr_long|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~16_combout\,
	datab => \corr_long|Add1~16_combout\,
	datad => VCC,
	cin => \corr_long|Add2~15\,
	combout => \corr_long|Add2~16_combout\,
	cout => \corr_long|Add2~17\);

-- Location: LCCOMB_X20_Y4_N30
\corr_long|Add12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~16_combout\ = ((\corr_long|Add8~16_combout\ $ (\corr_long|Add4~16_combout\ $ (!\corr_long|Add12~15\)))) # (GND)
-- \corr_long|Add12~17\ = CARRY((\corr_long|Add8~16_combout\ & ((\corr_long|Add4~16_combout\) # (!\corr_long|Add12~15\))) # (!\corr_long|Add8~16_combout\ & (\corr_long|Add4~16_combout\ & !\corr_long|Add12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~16_combout\,
	datab => \corr_long|Add4~16_combout\,
	datad => VCC,
	cin => \corr_long|Add12~15\,
	combout => \corr_long|Add12~16_combout\,
	cout => \corr_long|Add12~17\);

-- Location: LCCOMB_X13_Y3_N2
\corr_long|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~18_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add9~17\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add9~17\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add9~17\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add9~17\) # (GND)))))
-- \corr_long|Add9~19\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add9~17\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add9~17\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add9~17\,
	combout => \corr_long|Add9~18_combout\,
	cout => \corr_long|Add9~19\);

-- Location: LCCOMB_X17_Y3_N2
\corr_long|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~18_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add5~17\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add5~17\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add5~17\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add5~17\) # (GND)))))
-- \corr_long|Add5~19\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add5~17\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add5~17\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add5~17\,
	combout => \corr_long|Add5~18_combout\,
	cout => \corr_long|Add5~19\);

-- Location: LCCOMB_X18_Y3_N0
\corr_long|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~18_combout\ = (\corr_long|Add5~18_combout\ & ((\corr_long|Add7~18_combout\ & (\corr_long|Add6~17\ & VCC)) # (!\corr_long|Add7~18_combout\ & (!\corr_long|Add6~17\)))) # (!\corr_long|Add5~18_combout\ & ((\corr_long|Add7~18_combout\ & 
-- (!\corr_long|Add6~17\)) # (!\corr_long|Add7~18_combout\ & ((\corr_long|Add6~17\) # (GND)))))
-- \corr_long|Add6~19\ = CARRY((\corr_long|Add5~18_combout\ & (!\corr_long|Add7~18_combout\ & !\corr_long|Add6~17\)) # (!\corr_long|Add5~18_combout\ & ((!\corr_long|Add6~17\) # (!\corr_long|Add7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~18_combout\,
	datab => \corr_long|Add7~18_combout\,
	datad => VCC,
	cin => \corr_long|Add6~17\,
	combout => \corr_long|Add6~18_combout\,
	cout => \corr_long|Add6~19\);

-- Location: LCCOMB_X19_Y3_N0
\corr_long|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~18_combout\ = (\corr_long|Add6~18_combout\ & ((\corr_long|Add10~18_combout\ & (\corr_long|Add8~17\ & VCC)) # (!\corr_long|Add10~18_combout\ & (!\corr_long|Add8~17\)))) # (!\corr_long|Add6~18_combout\ & ((\corr_long|Add10~18_combout\ & 
-- (!\corr_long|Add8~17\)) # (!\corr_long|Add10~18_combout\ & ((\corr_long|Add8~17\) # (GND)))))
-- \corr_long|Add8~19\ = CARRY((\corr_long|Add6~18_combout\ & (!\corr_long|Add10~18_combout\ & !\corr_long|Add8~17\)) # (!\corr_long|Add6~18_combout\ & ((!\corr_long|Add8~17\) # (!\corr_long|Add10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~18_combout\,
	datab => \corr_long|Add10~18_combout\,
	datad => VCC,
	cin => \corr_long|Add8~17\,
	combout => \corr_long|Add8~18_combout\,
	cout => \corr_long|Add8~19\);

-- Location: LCCOMB_X17_Y9_N2
\corr_long|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~18_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add1~17\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add1~17\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add1~17\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add1~17\) # (GND)))))
-- \corr_long|Add1~19\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add1~17\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add1~17\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add1~17\,
	combout => \corr_long|Add1~18_combout\,
	cout => \corr_long|Add1~19\);

-- Location: LCCOMB_X18_Y5_N0
\corr_long|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~18_combout\ = (\corr_long|Add1~18_combout\ & ((\corr_long|Add0~18_combout\ & (\corr_long|Add2~17\ & VCC)) # (!\corr_long|Add0~18_combout\ & (!\corr_long|Add2~17\)))) # (!\corr_long|Add1~18_combout\ & ((\corr_long|Add0~18_combout\ & 
-- (!\corr_long|Add2~17\)) # (!\corr_long|Add0~18_combout\ & ((\corr_long|Add2~17\) # (GND)))))
-- \corr_long|Add2~19\ = CARRY((\corr_long|Add1~18_combout\ & (!\corr_long|Add0~18_combout\ & !\corr_long|Add2~17\)) # (!\corr_long|Add1~18_combout\ & ((!\corr_long|Add2~17\) # (!\corr_long|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~18_combout\,
	datab => \corr_long|Add0~18_combout\,
	datad => VCC,
	cin => \corr_long|Add2~17\,
	combout => \corr_long|Add2~18_combout\,
	cout => \corr_long|Add2~19\);

-- Location: LCCOMB_X20_Y3_N0
\corr_long|Add12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~18_combout\ = (\corr_long|Add8~18_combout\ & ((\corr_long|Add4~18_combout\ & (\corr_long|Add12~17\ & VCC)) # (!\corr_long|Add4~18_combout\ & (!\corr_long|Add12~17\)))) # (!\corr_long|Add8~18_combout\ & ((\corr_long|Add4~18_combout\ & 
-- (!\corr_long|Add12~17\)) # (!\corr_long|Add4~18_combout\ & ((\corr_long|Add12~17\) # (GND)))))
-- \corr_long|Add12~19\ = CARRY((\corr_long|Add8~18_combout\ & (!\corr_long|Add4~18_combout\ & !\corr_long|Add12~17\)) # (!\corr_long|Add8~18_combout\ & ((!\corr_long|Add12~17\) # (!\corr_long|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~18_combout\,
	datab => \corr_long|Add4~18_combout\,
	datad => VCC,
	cin => \corr_long|Add12~17\,
	combout => \corr_long|Add12~18_combout\,
	cout => \corr_long|Add12~19\);

-- Location: LCCOMB_X15_Y3_N4
\corr_long|Add11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~20_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add11~19\)))) # (GND)
-- \corr_long|Add11~21\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add11~19\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add11~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add11~19\,
	combout => \corr_long|Add11~20_combout\,
	cout => \corr_long|Add11~21\);

-- Location: LCCOMB_X17_Y1_N4
\corr_long|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~20_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add7~19\)))) # (GND)
-- \corr_long|Add7~21\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add7~19\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add7~19\,
	combout => \corr_long|Add7~20_combout\,
	cout => \corr_long|Add7~21\);

-- Location: LCCOMB_X18_Y3_N2
\corr_long|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~20_combout\ = ((\corr_long|Add7~20_combout\ $ (\corr_long|Add5~20_combout\ $ (!\corr_long|Add6~19\)))) # (GND)
-- \corr_long|Add6~21\ = CARRY((\corr_long|Add7~20_combout\ & ((\corr_long|Add5~20_combout\) # (!\corr_long|Add6~19\))) # (!\corr_long|Add7~20_combout\ & (\corr_long|Add5~20_combout\ & !\corr_long|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~20_combout\,
	datab => \corr_long|Add5~20_combout\,
	datad => VCC,
	cin => \corr_long|Add6~19\,
	combout => \corr_long|Add6~20_combout\,
	cout => \corr_long|Add6~21\);

-- Location: LCCOMB_X17_Y5_N4
\corr_long|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~20_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add0~19\)))) # (GND)
-- \corr_long|Add0~21\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add0~19\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add0~19\,
	combout => \corr_long|Add0~20_combout\,
	cout => \corr_long|Add0~21\);

-- Location: LCCOMB_X18_Y5_N2
\corr_long|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~20_combout\ = ((\corr_long|Add0~20_combout\ $ (\corr_long|Add1~20_combout\ $ (!\corr_long|Add2~19\)))) # (GND)
-- \corr_long|Add2~21\ = CARRY((\corr_long|Add0~20_combout\ & ((\corr_long|Add1~20_combout\) # (!\corr_long|Add2~19\))) # (!\corr_long|Add0~20_combout\ & (\corr_long|Add1~20_combout\ & !\corr_long|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~20_combout\,
	datab => \corr_long|Add1~20_combout\,
	datad => VCC,
	cin => \corr_long|Add2~19\,
	combout => \corr_long|Add2~20_combout\,
	cout => \corr_long|Add2~21\);

-- Location: LCCOMB_X19_Y5_N2
\corr_long|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~20_combout\ = ((\corr_long|Add2~20_combout\ $ (\corr_long|Add3~20_combout\ $ (!\corr_long|Add4~19\)))) # (GND)
-- \corr_long|Add4~21\ = CARRY((\corr_long|Add2~20_combout\ & ((\corr_long|Add3~20_combout\) # (!\corr_long|Add4~19\))) # (!\corr_long|Add2~20_combout\ & (\corr_long|Add3~20_combout\ & !\corr_long|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~20_combout\,
	datab => \corr_long|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|Add4~19\,
	combout => \corr_long|Add4~20_combout\,
	cout => \corr_long|Add4~21\);

-- Location: LCCOMB_X20_Y3_N2
\corr_long|Add12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~20_combout\ = ((\corr_long|Add4~20_combout\ $ (\corr_long|Add8~20_combout\ $ (!\corr_long|Add12~19\)))) # (GND)
-- \corr_long|Add12~21\ = CARRY((\corr_long|Add4~20_combout\ & ((\corr_long|Add8~20_combout\) # (!\corr_long|Add12~19\))) # (!\corr_long|Add4~20_combout\ & (\corr_long|Add8~20_combout\ & !\corr_long|Add12~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~20_combout\,
	datab => \corr_long|Add8~20_combout\,
	datad => VCC,
	cin => \corr_long|Add12~19\,
	combout => \corr_long|Add12~20_combout\,
	cout => \corr_long|Add12~21\);

-- Location: LCCOMB_X15_Y3_N6
\corr_long|Add11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~22_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add11~21\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add11~21\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add11~21\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add11~21\) # 
-- (GND)))))
-- \corr_long|Add11~23\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add11~21\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add11~21\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add11~21\,
	combout => \corr_long|Add11~22_combout\,
	cout => \corr_long|Add11~23\);

-- Location: LCCOMB_X14_Y3_N4
\corr_long|Add10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~22_combout\ = (\corr_long|Add11~22_combout\ & ((\corr_long|Add9~22_combout\ & (\corr_long|Add10~21\ & VCC)) # (!\corr_long|Add9~22_combout\ & (!\corr_long|Add10~21\)))) # (!\corr_long|Add11~22_combout\ & ((\corr_long|Add9~22_combout\ & 
-- (!\corr_long|Add10~21\)) # (!\corr_long|Add9~22_combout\ & ((\corr_long|Add10~21\) # (GND)))))
-- \corr_long|Add10~23\ = CARRY((\corr_long|Add11~22_combout\ & (!\corr_long|Add9~22_combout\ & !\corr_long|Add10~21\)) # (!\corr_long|Add11~22_combout\ & ((!\corr_long|Add10~21\) # (!\corr_long|Add9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~22_combout\,
	datab => \corr_long|Add9~22_combout\,
	datad => VCC,
	cin => \corr_long|Add10~21\,
	combout => \corr_long|Add10~22_combout\,
	cout => \corr_long|Add10~23\);

-- Location: LCCOMB_X17_Y3_N6
\corr_long|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~22_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add5~21\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add5~21\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add5~21\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add5~21\) # (GND)))))
-- \corr_long|Add5~23\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add5~21\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add5~21\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add5~21\,
	combout => \corr_long|Add5~22_combout\,
	cout => \corr_long|Add5~23\);

-- Location: LCCOMB_X17_Y5_N6
\corr_long|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~22_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add0~21\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add0~21\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add0~21\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add0~21\) # (GND)))))
-- \corr_long|Add0~23\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add0~21\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add0~21\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add0~21\,
	combout => \corr_long|Add0~22_combout\,
	cout => \corr_long|Add0~23\);

-- Location: LCCOMB_X15_Y5_N6
\corr_long|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~22_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add3~21\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add3~21\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add3~21\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add3~21\) # (GND)))))
-- \corr_long|Add3~23\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add3~21\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add3~21\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add3~21\,
	combout => \corr_long|Add3~22_combout\,
	cout => \corr_long|Add3~23\);

-- Location: LCCOMB_X19_Y5_N4
\corr_long|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~22_combout\ = (\corr_long|Add3~22_combout\ & ((\corr_long|Add2~22_combout\ & (\corr_long|Add4~21\ & VCC)) # (!\corr_long|Add2~22_combout\ & (!\corr_long|Add4~21\)))) # (!\corr_long|Add3~22_combout\ & ((\corr_long|Add2~22_combout\ & 
-- (!\corr_long|Add4~21\)) # (!\corr_long|Add2~22_combout\ & ((\corr_long|Add4~21\) # (GND)))))
-- \corr_long|Add4~23\ = CARRY((\corr_long|Add3~22_combout\ & (!\corr_long|Add2~22_combout\ & !\corr_long|Add4~21\)) # (!\corr_long|Add3~22_combout\ & ((!\corr_long|Add4~21\) # (!\corr_long|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~22_combout\,
	datab => \corr_long|Add2~22_combout\,
	datad => VCC,
	cin => \corr_long|Add4~21\,
	combout => \corr_long|Add4~22_combout\,
	cout => \corr_long|Add4~23\);

-- Location: LCCOMB_X13_Y3_N8
\corr_long|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~24_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add9~23\)))) # (GND)
-- \corr_long|Add9~25\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add9~23\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add9~23\,
	combout => \corr_long|Add9~24_combout\,
	cout => \corr_long|Add9~25\);

-- Location: LCCOMB_X14_Y3_N6
\corr_long|Add10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~24_combout\ = ((\corr_long|Add9~24_combout\ $ (\corr_long|Add11~24_combout\ $ (!\corr_long|Add10~23\)))) # (GND)
-- \corr_long|Add10~25\ = CARRY((\corr_long|Add9~24_combout\ & ((\corr_long|Add11~24_combout\) # (!\corr_long|Add10~23\))) # (!\corr_long|Add9~24_combout\ & (\corr_long|Add11~24_combout\ & !\corr_long|Add10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~24_combout\,
	datab => \corr_long|Add11~24_combout\,
	datad => VCC,
	cin => \corr_long|Add10~23\,
	combout => \corr_long|Add10~24_combout\,
	cout => \corr_long|Add10~25\);

-- Location: LCCOMB_X17_Y3_N8
\corr_long|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~24_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add5~23\)))) # (GND)
-- \corr_long|Add5~25\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add5~23\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add5~23\,
	combout => \corr_long|Add5~24_combout\,
	cout => \corr_long|Add5~25\);

-- Location: LCCOMB_X17_Y5_N8
\corr_long|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~24_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add0~23\)))) # (GND)
-- \corr_long|Add0~25\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add0~23\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add0~23\,
	combout => \corr_long|Add0~24_combout\,
	cout => \corr_long|Add0~25\);

-- Location: LCCOMB_X15_Y5_N8
\corr_long|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~24_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add3~23\)))) # (GND)
-- \corr_long|Add3~25\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add3~23\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add3~23\,
	combout => \corr_long|Add3~24_combout\,
	cout => \corr_long|Add3~25\);

-- Location: LCCOMB_X19_Y5_N6
\corr_long|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~24_combout\ = ((\corr_long|Add3~24_combout\ $ (\corr_long|Add2~24_combout\ $ (!\corr_long|Add4~23\)))) # (GND)
-- \corr_long|Add4~25\ = CARRY((\corr_long|Add3~24_combout\ & ((\corr_long|Add2~24_combout\) # (!\corr_long|Add4~23\))) # (!\corr_long|Add3~24_combout\ & (\corr_long|Add2~24_combout\ & !\corr_long|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~24_combout\,
	datab => \corr_long|Add2~24_combout\,
	datad => VCC,
	cin => \corr_long|Add4~23\,
	combout => \corr_long|Add4~24_combout\,
	cout => \corr_long|Add4~25\);

-- Location: LCCOMB_X13_Y3_N10
\corr_long|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~26_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add9~25\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add9~25\)))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add9~25\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add9~25\) # 
-- (GND)))))
-- \corr_long|Add9~27\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add9~25\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add9~25\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add9~25\,
	combout => \corr_long|Add9~26_combout\,
	cout => \corr_long|Add9~27\);

-- Location: LCCOMB_X17_Y1_N10
\corr_long|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~26_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add7~25\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add7~25\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add7~25\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add7~25\) # (GND)))))
-- \corr_long|Add7~27\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add7~25\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add7~25\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add7~25\,
	combout => \corr_long|Add7~26_combout\,
	cout => \corr_long|Add7~27\);

-- Location: LCCOMB_X18_Y3_N8
\corr_long|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~26_combout\ = (\corr_long|Add7~26_combout\ & ((\corr_long|Add5~26_combout\ & (\corr_long|Add6~25\ & VCC)) # (!\corr_long|Add5~26_combout\ & (!\corr_long|Add6~25\)))) # (!\corr_long|Add7~26_combout\ & ((\corr_long|Add5~26_combout\ & 
-- (!\corr_long|Add6~25\)) # (!\corr_long|Add5~26_combout\ & ((\corr_long|Add6~25\) # (GND)))))
-- \corr_long|Add6~27\ = CARRY((\corr_long|Add7~26_combout\ & (!\corr_long|Add5~26_combout\ & !\corr_long|Add6~25\)) # (!\corr_long|Add7~26_combout\ & ((!\corr_long|Add6~25\) # (!\corr_long|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~26_combout\,
	datab => \corr_long|Add5~26_combout\,
	datad => VCC,
	cin => \corr_long|Add6~25\,
	combout => \corr_long|Add6~26_combout\,
	cout => \corr_long|Add6~27\);

-- Location: LCCOMB_X19_Y3_N8
\corr_long|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~26_combout\ = (\corr_long|Add6~26_combout\ & ((\corr_long|Add10~26_combout\ & (\corr_long|Add8~25\ & VCC)) # (!\corr_long|Add10~26_combout\ & (!\corr_long|Add8~25\)))) # (!\corr_long|Add6~26_combout\ & ((\corr_long|Add10~26_combout\ & 
-- (!\corr_long|Add8~25\)) # (!\corr_long|Add10~26_combout\ & ((\corr_long|Add8~25\) # (GND)))))
-- \corr_long|Add8~27\ = CARRY((\corr_long|Add6~26_combout\ & (!\corr_long|Add10~26_combout\ & !\corr_long|Add8~25\)) # (!\corr_long|Add6~26_combout\ & ((!\corr_long|Add8~25\) # (!\corr_long|Add10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~26_combout\,
	datab => \corr_long|Add10~26_combout\,
	datad => VCC,
	cin => \corr_long|Add8~25\,
	combout => \corr_long|Add8~26_combout\,
	cout => \corr_long|Add8~27\);

-- Location: LCCOMB_X17_Y9_N10
\corr_long|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~26_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add1~25\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add1~25\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add1~25\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add1~25\) # (GND)))))
-- \corr_long|Add1~27\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add1~25\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add1~25\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add1~25\,
	combout => \corr_long|Add1~26_combout\,
	cout => \corr_long|Add1~27\);

-- Location: LCCOMB_X18_Y5_N8
\corr_long|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~26_combout\ = (\corr_long|Add1~26_combout\ & ((\corr_long|Add0~26_combout\ & (\corr_long|Add2~25\ & VCC)) # (!\corr_long|Add0~26_combout\ & (!\corr_long|Add2~25\)))) # (!\corr_long|Add1~26_combout\ & ((\corr_long|Add0~26_combout\ & 
-- (!\corr_long|Add2~25\)) # (!\corr_long|Add0~26_combout\ & ((\corr_long|Add2~25\) # (GND)))))
-- \corr_long|Add2~27\ = CARRY((\corr_long|Add1~26_combout\ & (!\corr_long|Add0~26_combout\ & !\corr_long|Add2~25\)) # (!\corr_long|Add1~26_combout\ & ((!\corr_long|Add2~25\) # (!\corr_long|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~26_combout\,
	datab => \corr_long|Add0~26_combout\,
	datad => VCC,
	cin => \corr_long|Add2~25\,
	combout => \corr_long|Add2~26_combout\,
	cout => \corr_long|Add2~27\);

-- Location: LCCOMB_X20_Y3_N8
\corr_long|Add12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~26_combout\ = (\corr_long|Add8~26_combout\ & ((\corr_long|Add4~26_combout\ & (\corr_long|Add12~25\ & VCC)) # (!\corr_long|Add4~26_combout\ & (!\corr_long|Add12~25\)))) # (!\corr_long|Add8~26_combout\ & ((\corr_long|Add4~26_combout\ & 
-- (!\corr_long|Add12~25\)) # (!\corr_long|Add4~26_combout\ & ((\corr_long|Add12~25\) # (GND)))))
-- \corr_long|Add12~27\ = CARRY((\corr_long|Add8~26_combout\ & (!\corr_long|Add4~26_combout\ & !\corr_long|Add12~25\)) # (!\corr_long|Add8~26_combout\ & ((!\corr_long|Add12~25\) # (!\corr_long|Add4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~26_combout\,
	datab => \corr_long|Add4~26_combout\,
	datad => VCC,
	cin => \corr_long|Add12~25\,
	combout => \corr_long|Add12~26_combout\,
	cout => \corr_long|Add12~27\);

-- Location: LCCOMB_X13_Y3_N12
\corr_long|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~28_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add9~27\)))) # (GND)
-- \corr_long|Add9~29\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add9~27\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add9~27\,
	combout => \corr_long|Add9~28_combout\,
	cout => \corr_long|Add9~29\);

-- Location: LCCOMB_X17_Y3_N12
\corr_long|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~28_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add5~27\)))) # (GND)
-- \corr_long|Add5~29\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add5~27\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add5~27\,
	combout => \corr_long|Add5~28_combout\,
	cout => \corr_long|Add5~29\);

-- Location: LCCOMB_X18_Y3_N10
\corr_long|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~28_combout\ = ((\corr_long|Add5~28_combout\ $ (\corr_long|Add7~28_combout\ $ (!\corr_long|Add6~27\)))) # (GND)
-- \corr_long|Add6~29\ = CARRY((\corr_long|Add5~28_combout\ & ((\corr_long|Add7~28_combout\) # (!\corr_long|Add6~27\))) # (!\corr_long|Add5~28_combout\ & (\corr_long|Add7~28_combout\ & !\corr_long|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~28_combout\,
	datab => \corr_long|Add7~28_combout\,
	datad => VCC,
	cin => \corr_long|Add6~27\,
	combout => \corr_long|Add6~28_combout\,
	cout => \corr_long|Add6~29\);

-- Location: LCCOMB_X19_Y3_N10
\corr_long|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~28_combout\ = ((\corr_long|Add6~28_combout\ $ (\corr_long|Add10~28_combout\ $ (!\corr_long|Add8~27\)))) # (GND)
-- \corr_long|Add8~29\ = CARRY((\corr_long|Add6~28_combout\ & ((\corr_long|Add10~28_combout\) # (!\corr_long|Add8~27\))) # (!\corr_long|Add6~28_combout\ & (\corr_long|Add10~28_combout\ & !\corr_long|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~28_combout\,
	datab => \corr_long|Add10~28_combout\,
	datad => VCC,
	cin => \corr_long|Add8~27\,
	combout => \corr_long|Add8~28_combout\,
	cout => \corr_long|Add8~29\);

-- Location: LCCOMB_X17_Y5_N12
\corr_long|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~28_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add0~27\)))) # (GND)
-- \corr_long|Add0~29\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add0~27\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add0~27\,
	combout => \corr_long|Add0~28_combout\,
	cout => \corr_long|Add0~29\);

-- Location: LCCOMB_X18_Y5_N10
\corr_long|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~28_combout\ = ((\corr_long|Add0~28_combout\ $ (\corr_long|Add1~28_combout\ $ (!\corr_long|Add2~27\)))) # (GND)
-- \corr_long|Add2~29\ = CARRY((\corr_long|Add0~28_combout\ & ((\corr_long|Add1~28_combout\) # (!\corr_long|Add2~27\))) # (!\corr_long|Add0~28_combout\ & (\corr_long|Add1~28_combout\ & !\corr_long|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~28_combout\,
	datab => \corr_long|Add1~28_combout\,
	datad => VCC,
	cin => \corr_long|Add2~27\,
	combout => \corr_long|Add2~28_combout\,
	cout => \corr_long|Add2~29\);

-- Location: LCCOMB_X20_Y3_N10
\corr_long|Add12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~28_combout\ = ((\corr_long|Add8~28_combout\ $ (\corr_long|Add4~28_combout\ $ (!\corr_long|Add12~27\)))) # (GND)
-- \corr_long|Add12~29\ = CARRY((\corr_long|Add8~28_combout\ & ((\corr_long|Add4~28_combout\) # (!\corr_long|Add12~27\))) # (!\corr_long|Add8~28_combout\ & (\corr_long|Add4~28_combout\ & !\corr_long|Add12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~28_combout\,
	datab => \corr_long|Add4~28_combout\,
	datad => VCC,
	cin => \corr_long|Add12~27\,
	combout => \corr_long|Add12~28_combout\,
	cout => \corr_long|Add12~29\);

-- Location: LCCOMB_X15_Y3_N14
\corr_long|Add11~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~30_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add11~29\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add11~29\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add11~29\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add11~29\) # 
-- (GND)))))
-- \corr_long|Add11~31\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add11~29\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add11~29\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add11~29\,
	combout => \corr_long|Add11~30_combout\,
	cout => \corr_long|Add11~31\);

-- Location: LCCOMB_X13_Y3_N14
\corr_long|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~30_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add9~29\ & VCC)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add9~29\)))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add9~29\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add9~29\) # 
-- (GND)))))
-- \corr_long|Add9~31\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add9~29\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add9~29\) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add9~29\,
	combout => \corr_long|Add9~30_combout\,
	cout => \corr_long|Add9~31\);

-- Location: LCCOMB_X17_Y1_N14
\corr_long|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~30_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add7~29\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add7~29\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add7~29\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add7~29\) # (GND)))))
-- \corr_long|Add7~31\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add7~29\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add7~29\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add7~29\,
	combout => \corr_long|Add7~30_combout\,
	cout => \corr_long|Add7~31\);

-- Location: LCCOMB_X17_Y3_N14
\corr_long|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~30_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add5~29\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add5~29\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add5~29\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add5~29\) # (GND)))))
-- \corr_long|Add5~31\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add5~29\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add5~29\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add5~29\,
	combout => \corr_long|Add5~30_combout\,
	cout => \corr_long|Add5~31\);

-- Location: LCCOMB_X18_Y3_N12
\corr_long|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~30_combout\ = (\corr_long|Add5~30_combout\ & ((\corr_long|Add7~30_combout\ & (\corr_long|Add6~29\ & VCC)) # (!\corr_long|Add7~30_combout\ & (!\corr_long|Add6~29\)))) # (!\corr_long|Add5~30_combout\ & ((\corr_long|Add7~30_combout\ & 
-- (!\corr_long|Add6~29\)) # (!\corr_long|Add7~30_combout\ & ((\corr_long|Add6~29\) # (GND)))))
-- \corr_long|Add6~31\ = CARRY((\corr_long|Add5~30_combout\ & (!\corr_long|Add7~30_combout\ & !\corr_long|Add6~29\)) # (!\corr_long|Add5~30_combout\ & ((!\corr_long|Add6~29\) # (!\corr_long|Add7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~30_combout\,
	datab => \corr_long|Add7~30_combout\,
	datad => VCC,
	cin => \corr_long|Add6~29\,
	combout => \corr_long|Add6~30_combout\,
	cout => \corr_long|Add6~31\);

-- Location: LCCOMB_X19_Y3_N12
\corr_long|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~30_combout\ = (\corr_long|Add6~30_combout\ & ((\corr_long|Add10~30_combout\ & (\corr_long|Add8~29\ & VCC)) # (!\corr_long|Add10~30_combout\ & (!\corr_long|Add8~29\)))) # (!\corr_long|Add6~30_combout\ & ((\corr_long|Add10~30_combout\ & 
-- (!\corr_long|Add8~29\)) # (!\corr_long|Add10~30_combout\ & ((\corr_long|Add8~29\) # (GND)))))
-- \corr_long|Add8~31\ = CARRY((\corr_long|Add6~30_combout\ & (!\corr_long|Add10~30_combout\ & !\corr_long|Add8~29\)) # (!\corr_long|Add6~30_combout\ & ((!\corr_long|Add8~29\) # (!\corr_long|Add10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~30_combout\,
	datab => \corr_long|Add10~30_combout\,
	datad => VCC,
	cin => \corr_long|Add8~29\,
	combout => \corr_long|Add8~30_combout\,
	cout => \corr_long|Add8~31\);

-- Location: LCCOMB_X17_Y5_N14
\corr_long|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~30_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add0~29\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add0~29\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add0~29\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add0~29\) # (GND)))))
-- \corr_long|Add0~31\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add0~29\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add0~29\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add0~29\,
	combout => \corr_long|Add0~30_combout\,
	cout => \corr_long|Add0~31\);

-- Location: LCCOMB_X17_Y9_N14
\corr_long|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~30_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add1~29\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add1~29\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add1~29\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add1~29\) # (GND)))))
-- \corr_long|Add1~31\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add1~29\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add1~29\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add1~29\,
	combout => \corr_long|Add1~30_combout\,
	cout => \corr_long|Add1~31\);

-- Location: LCCOMB_X18_Y5_N12
\corr_long|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~30_combout\ = (\corr_long|Add1~30_combout\ & ((\corr_long|Add0~30_combout\ & (\corr_long|Add2~29\ & VCC)) # (!\corr_long|Add0~30_combout\ & (!\corr_long|Add2~29\)))) # (!\corr_long|Add1~30_combout\ & ((\corr_long|Add0~30_combout\ & 
-- (!\corr_long|Add2~29\)) # (!\corr_long|Add0~30_combout\ & ((\corr_long|Add2~29\) # (GND)))))
-- \corr_long|Add2~31\ = CARRY((\corr_long|Add1~30_combout\ & (!\corr_long|Add0~30_combout\ & !\corr_long|Add2~29\)) # (!\corr_long|Add1~30_combout\ & ((!\corr_long|Add2~29\) # (!\corr_long|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~30_combout\,
	datab => \corr_long|Add0~30_combout\,
	datad => VCC,
	cin => \corr_long|Add2~29\,
	combout => \corr_long|Add2~30_combout\,
	cout => \corr_long|Add2~31\);

-- Location: LCCOMB_X20_Y3_N12
\corr_long|Add12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~30_combout\ = (\corr_long|Add8~30_combout\ & ((\corr_long|Add4~30_combout\ & (\corr_long|Add12~29\ & VCC)) # (!\corr_long|Add4~30_combout\ & (!\corr_long|Add12~29\)))) # (!\corr_long|Add8~30_combout\ & ((\corr_long|Add4~30_combout\ & 
-- (!\corr_long|Add12~29\)) # (!\corr_long|Add4~30_combout\ & ((\corr_long|Add12~29\) # (GND)))))
-- \corr_long|Add12~31\ = CARRY((\corr_long|Add8~30_combout\ & (!\corr_long|Add4~30_combout\ & !\corr_long|Add12~29\)) # (!\corr_long|Add8~30_combout\ & ((!\corr_long|Add12~29\) # (!\corr_long|Add4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~30_combout\,
	datab => \corr_long|Add4~30_combout\,
	datad => VCC,
	cin => \corr_long|Add12~29\,
	combout => \corr_long|Add12~30_combout\,
	cout => \corr_long|Add12~31\);

-- Location: LCCOMB_X15_Y3_N16
\corr_long|Add11~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~32_combout\ = !\corr_long|Add11~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add11~31\,
	combout => \corr_long|Add11~32_combout\);

-- Location: LCCOMB_X14_Y3_N14
\corr_long|Add10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~32_combout\ = ((\corr_long|Add11~32_combout\ $ (\corr_long|Add9~32_combout\ $ (!\corr_long|Add10~31\)))) # (GND)
-- \corr_long|Add10~33\ = CARRY((\corr_long|Add11~32_combout\ & ((\corr_long|Add9~32_combout\) # (!\corr_long|Add10~31\))) # (!\corr_long|Add11~32_combout\ & (\corr_long|Add9~32_combout\ & !\corr_long|Add10~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~32_combout\,
	datab => \corr_long|Add9~32_combout\,
	datad => VCC,
	cin => \corr_long|Add10~31\,
	combout => \corr_long|Add10~32_combout\,
	cout => \corr_long|Add10~33\);

-- Location: LCCOMB_X17_Y1_N16
\corr_long|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~32_combout\ = !\corr_long|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add7~31\,
	combout => \corr_long|Add7~32_combout\);

-- Location: LCCOMB_X18_Y3_N14
\corr_long|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~32_combout\ = ((\corr_long|Add7~32_combout\ $ (\corr_long|Add5~32_combout\ $ (!\corr_long|Add6~31\)))) # (GND)
-- \corr_long|Add6~33\ = CARRY((\corr_long|Add7~32_combout\ & ((\corr_long|Add5~32_combout\) # (!\corr_long|Add6~31\))) # (!\corr_long|Add7~32_combout\ & (\corr_long|Add5~32_combout\ & !\corr_long|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~32_combout\,
	datab => \corr_long|Add5~32_combout\,
	datad => VCC,
	cin => \corr_long|Add6~31\,
	combout => \corr_long|Add6~32_combout\,
	cout => \corr_long|Add6~33\);

-- Location: LCCOMB_X19_Y3_N14
\corr_long|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~32_combout\ = ((\corr_long|Add6~32_combout\ $ (\corr_long|Add10~32_combout\ $ (!\corr_long|Add8~31\)))) # (GND)
-- \corr_long|Add8~33\ = CARRY((\corr_long|Add6~32_combout\ & ((\corr_long|Add10~32_combout\) # (!\corr_long|Add8~31\))) # (!\corr_long|Add6~32_combout\ & (\corr_long|Add10~32_combout\ & !\corr_long|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~32_combout\,
	datab => \corr_long|Add10~32_combout\,
	datad => VCC,
	cin => \corr_long|Add8~31\,
	combout => \corr_long|Add8~32_combout\,
	cout => \corr_long|Add8~33\);

-- Location: LCCOMB_X17_Y5_N16
\corr_long|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~32_combout\ = !\corr_long|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add0~31\,
	combout => \corr_long|Add0~32_combout\);

-- Location: LCCOMB_X18_Y5_N14
\corr_long|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~32_combout\ = ((\corr_long|Add0~32_combout\ $ (\corr_long|Add1~32_combout\ $ (!\corr_long|Add2~31\)))) # (GND)
-- \corr_long|Add2~33\ = CARRY((\corr_long|Add0~32_combout\ & ((\corr_long|Add1~32_combout\) # (!\corr_long|Add2~31\))) # (!\corr_long|Add0~32_combout\ & (\corr_long|Add1~32_combout\ & !\corr_long|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~32_combout\,
	datab => \corr_long|Add1~32_combout\,
	datad => VCC,
	cin => \corr_long|Add2~31\,
	combout => \corr_long|Add2~32_combout\,
	cout => \corr_long|Add2~33\);

-- Location: LCCOMB_X20_Y3_N14
\corr_long|Add12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~32_combout\ = ((\corr_long|Add8~32_combout\ $ (\corr_long|Add4~32_combout\ $ (!\corr_long|Add12~31\)))) # (GND)
-- \corr_long|Add12~33\ = CARRY((\corr_long|Add8~32_combout\ & ((\corr_long|Add4~32_combout\) # (!\corr_long|Add12~31\))) # (!\corr_long|Add8~32_combout\ & (\corr_long|Add4~32_combout\ & !\corr_long|Add12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~32_combout\,
	datab => \corr_long|Add4~32_combout\,
	datad => VCC,
	cin => \corr_long|Add12~31\,
	combout => \corr_long|Add12~32_combout\,
	cout => \corr_long|Add12~33\);

-- Location: LCCOMB_X14_Y3_N16
\corr_long|Add10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~34_combout\ = \corr_long|Add10~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add10~33\,
	combout => \corr_long|Add10~34_combout\);

-- Location: LCCOMB_X19_Y3_N16
\corr_long|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~34_combout\ = (\corr_long|Add10~34_combout\ & ((\corr_long|Add6~34_combout\ & (\corr_long|Add8~33\ & VCC)) # (!\corr_long|Add6~34_combout\ & (!\corr_long|Add8~33\)))) # (!\corr_long|Add10~34_combout\ & ((\corr_long|Add6~34_combout\ & 
-- (!\corr_long|Add8~33\)) # (!\corr_long|Add6~34_combout\ & ((\corr_long|Add8~33\) # (GND)))))
-- \corr_long|Add8~35\ = CARRY((\corr_long|Add10~34_combout\ & (!\corr_long|Add6~34_combout\ & !\corr_long|Add8~33\)) # (!\corr_long|Add10~34_combout\ & ((!\corr_long|Add8~33\) # (!\corr_long|Add6~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~34_combout\,
	datab => \corr_long|Add6~34_combout\,
	datad => VCC,
	cin => \corr_long|Add8~33\,
	combout => \corr_long|Add8~34_combout\,
	cout => \corr_long|Add8~35\);

-- Location: LCCOMB_X19_Y5_N16
\corr_long|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~34_combout\ = (\corr_long|Add2~34_combout\ & (!\corr_long|Add4~33\)) # (!\corr_long|Add2~34_combout\ & ((\corr_long|Add4~33\) # (GND)))
-- \corr_long|Add4~35\ = CARRY((!\corr_long|Add4~33\) # (!\corr_long|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|Add4~33\,
	combout => \corr_long|Add4~34_combout\,
	cout => \corr_long|Add4~35\);

-- Location: LCCOMB_X19_Y3_N18
\corr_long|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~36_combout\ = !\corr_long|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add8~35\,
	combout => \corr_long|Add8~36_combout\);

-- Location: LCCOMB_X26_Y6_N0
\clock_divider1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~0_combout\ = \clock_divider1|counter\(0) $ (VCC)
-- \clock_divider1|Add1~1\ = CARRY(\clock_divider1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(0),
	datad => VCC,
	combout => \clock_divider1|Add1~0_combout\,
	cout => \clock_divider1|Add1~1\);

-- Location: LCCOMB_X26_Y6_N4
\clock_divider1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~4_combout\ = (\clock_divider1|counter\(2) & (\clock_divider1|Add1~3\ $ (GND))) # (!\clock_divider1|counter\(2) & (!\clock_divider1|Add1~3\ & VCC))
-- \clock_divider1|Add1~5\ = CARRY((\clock_divider1|counter\(2) & !\clock_divider1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(2),
	datad => VCC,
	cin => \clock_divider1|Add1~3\,
	combout => \clock_divider1|Add1~4_combout\,
	cout => \clock_divider1|Add1~5\);

-- Location: LCCOMB_X26_Y6_N10
\clock_divider1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~10_combout\ = (\clock_divider1|counter\(5) & (!\clock_divider1|Add1~9\)) # (!\clock_divider1|counter\(5) & ((\clock_divider1|Add1~9\) # (GND)))
-- \clock_divider1|Add1~11\ = CARRY((!\clock_divider1|Add1~9\) # (!\clock_divider1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datad => VCC,
	cin => \clock_divider1|Add1~9\,
	combout => \clock_divider1|Add1~10_combout\,
	cout => \clock_divider1|Add1~11\);

-- Location: LCCOMB_X26_Y6_N24
\clock_divider1|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~24_combout\ = (\clock_divider1|counter\(12) & (\clock_divider1|Add1~23\ $ (GND))) # (!\clock_divider1|counter\(12) & (!\clock_divider1|Add1~23\ & VCC))
-- \clock_divider1|Add1~25\ = CARRY((\clock_divider1|counter\(12) & !\clock_divider1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datad => VCC,
	cin => \clock_divider1|Add1~23\,
	combout => \clock_divider1|Add1~24_combout\,
	cout => \clock_divider1|Add1~25\);

-- Location: LCCOMB_X26_Y6_N28
\clock_divider1|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~28_combout\ = (\clock_divider1|counter\(14) & (\clock_divider1|Add1~27\ $ (GND))) # (!\clock_divider1|counter\(14) & (!\clock_divider1|Add1~27\ & VCC))
-- \clock_divider1|Add1~29\ = CARRY((\clock_divider1|counter\(14) & !\clock_divider1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(14),
	datad => VCC,
	cin => \clock_divider1|Add1~27\,
	combout => \clock_divider1|Add1~28_combout\,
	cout => \clock_divider1|Add1~29\);

-- Location: LCCOMB_X26_Y6_N30
\clock_divider1|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~30_combout\ = \clock_divider1|Add1~29\ $ (\clock_divider1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|counter\(15),
	cin => \clock_divider1|Add1~29\,
	combout => \clock_divider1|Add1~30_combout\);

-- Location: M4K_X23_Y7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 1,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	clk1 => \CLK~clkctrl_outclk\,
	ena0 => GND,
	ena1 => GND,
	portadatain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X14_Y11_N21
\ADC_Manager1|ram_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[10]~51_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(10));

-- Location: LCFF_X14_Y10_N11
\ADC_Manager1|ram_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[21]~73_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(21));

-- Location: LCFF_X14_Y10_N13
\ADC_Manager1|ram_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[22]~75_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(22));

-- Location: LCFF_X14_Y10_N21
\ADC_Manager1|ram_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[26]~83_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(26));

-- Location: LCFF_X7_Y6_N11
\ADC_Manager1|bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector468~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(5));

-- Location: LCFF_X7_Y6_N13
\ADC_Manager1|bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector467~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(6));

-- Location: LCFF_X7_Y6_N25
\ADC_Manager1|bit_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector461~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(12));

-- Location: LCFF_X7_Y5_N13
\ADC_Manager1|bit_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector451~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(22));

-- Location: LCFF_X7_Y5_N21
\ADC_Manager1|bit_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector447~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(26));

-- Location: LCFF_X7_Y5_N25
\ADC_Manager1|bit_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector445~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(28));

-- Location: LCFF_X7_Y5_N27
\ADC_Manager1|bit_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector444~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(29));

-- Location: LCFF_X7_Y5_N29
\ADC_Manager1|bit_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector443~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(30));

-- Location: LCFF_X7_Y5_N31
\ADC_Manager1|bit_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector442~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(31));

-- Location: LCFF_X18_Y13_N17
\ADC_Manager1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector433~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(8));

-- Location: LCFF_X18_Y13_N21
\ADC_Manager1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector431~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(10));

-- Location: LCFF_X18_Y13_N25
\ADC_Manager1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector429~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(12));

-- Location: LCFF_X18_Y12_N13
\ADC_Manager1|counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector419~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(22));

-- Location: LCFF_X18_Y12_N17
\ADC_Manager1|counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector417~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(24));

-- Location: LCFF_X18_Y12_N21
\ADC_Manager1|counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector415~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(26));

-- Location: LCCOMB_X14_Y11_N20
\ADC_Manager1|ram_counter[10]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[10]~51_combout\ = (\ADC_Manager1|ram_counter\(10) & (!\ADC_Manager1|ram_counter[9]~50\)) # (!\ADC_Manager1|ram_counter\(10) & ((\ADC_Manager1|ram_counter[9]~50\) # (GND)))
-- \ADC_Manager1|ram_counter[10]~52\ = CARRY((!\ADC_Manager1|ram_counter[9]~50\) # (!\ADC_Manager1|ram_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[9]~50\,
	combout => \ADC_Manager1|ram_counter[10]~51_combout\,
	cout => \ADC_Manager1|ram_counter[10]~52\);

-- Location: LCCOMB_X14_Y10_N10
\ADC_Manager1|ram_counter[21]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[21]~73_combout\ = (\ADC_Manager1|ram_counter\(21) & (\ADC_Manager1|ram_counter[20]~72\ $ (GND))) # (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter[20]~72\ & VCC))
-- \ADC_Manager1|ram_counter[21]~74\ = CARRY((\ADC_Manager1|ram_counter\(21) & !\ADC_Manager1|ram_counter[20]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[20]~72\,
	combout => \ADC_Manager1|ram_counter[21]~73_combout\,
	cout => \ADC_Manager1|ram_counter[21]~74\);

-- Location: LCCOMB_X14_Y10_N12
\ADC_Manager1|ram_counter[22]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[22]~75_combout\ = (\ADC_Manager1|ram_counter\(22) & (!\ADC_Manager1|ram_counter[21]~74\)) # (!\ADC_Manager1|ram_counter\(22) & ((\ADC_Manager1|ram_counter[21]~74\) # (GND)))
-- \ADC_Manager1|ram_counter[22]~76\ = CARRY((!\ADC_Manager1|ram_counter[21]~74\) # (!\ADC_Manager1|ram_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[21]~74\,
	combout => \ADC_Manager1|ram_counter[22]~75_combout\,
	cout => \ADC_Manager1|ram_counter[22]~76\);

-- Location: LCCOMB_X14_Y10_N20
\ADC_Manager1|ram_counter[26]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[26]~83_combout\ = (\ADC_Manager1|ram_counter\(26) & (!\ADC_Manager1|ram_counter[25]~82\)) # (!\ADC_Manager1|ram_counter\(26) & ((\ADC_Manager1|ram_counter[25]~82\) # (GND)))
-- \ADC_Manager1|ram_counter[26]~84\ = CARRY((!\ADC_Manager1|ram_counter[25]~82\) # (!\ADC_Manager1|ram_counter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[25]~82\,
	combout => \ADC_Manager1|ram_counter[26]~83_combout\,
	cout => \ADC_Manager1|ram_counter[26]~84\);

-- Location: LCFF_X5_Y6_N25
\ADC_Manager1|data_counts[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[12]~57_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(12));

-- Location: LCFF_X5_Y5_N11
\ADC_Manager1|data_counts[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[21]~75_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(21));

-- Location: LCFF_X5_Y5_N21
\ADC_Manager1|data_counts[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[26]~85_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(26));

-- Location: LCFF_X5_Y5_N25
\ADC_Manager1|data_counts[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[28]~89_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(28));

-- Location: LCFF_X5_Y5_N27
\ADC_Manager1|data_counts[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[29]~91_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(29));

-- Location: LCFF_X5_Y5_N29
\ADC_Manager1|data_counts[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[30]~93_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(30));

-- Location: LCFF_X5_Y5_N31
\ADC_Manager1|data_counts[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[31]~95_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(31));

-- Location: LCCOMB_X7_Y6_N10
\ADC_Manager1|bit_counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[5]~42_combout\ = (\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|bit_counter[4]~41\)) # (!\ADC_Manager1|bit_counter\(5) & ((\ADC_Manager1|bit_counter[4]~41\) # (GND)))
-- \ADC_Manager1|bit_counter[5]~43\ = CARRY((!\ADC_Manager1|bit_counter[4]~41\) # (!\ADC_Manager1|bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[4]~41\,
	combout => \ADC_Manager1|bit_counter[5]~42_combout\,
	cout => \ADC_Manager1|bit_counter[5]~43\);

-- Location: LCCOMB_X7_Y6_N12
\ADC_Manager1|bit_counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[6]~44_combout\ = (\ADC_Manager1|bit_counter\(6) & (\ADC_Manager1|bit_counter[5]~43\ $ (GND))) # (!\ADC_Manager1|bit_counter\(6) & (!\ADC_Manager1|bit_counter[5]~43\ & VCC))
-- \ADC_Manager1|bit_counter[6]~45\ = CARRY((\ADC_Manager1|bit_counter\(6) & !\ADC_Manager1|bit_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[5]~43\,
	combout => \ADC_Manager1|bit_counter[6]~44_combout\,
	cout => \ADC_Manager1|bit_counter[6]~45\);

-- Location: LCCOMB_X7_Y6_N24
\ADC_Manager1|bit_counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[12]~56_combout\ = (\ADC_Manager1|bit_counter\(12) & (\ADC_Manager1|bit_counter[11]~55\ $ (GND))) # (!\ADC_Manager1|bit_counter\(12) & (!\ADC_Manager1|bit_counter[11]~55\ & VCC))
-- \ADC_Manager1|bit_counter[12]~57\ = CARRY((\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|bit_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[11]~55\,
	combout => \ADC_Manager1|bit_counter[12]~56_combout\,
	cout => \ADC_Manager1|bit_counter[12]~57\);

-- Location: LCCOMB_X7_Y5_N12
\ADC_Manager1|bit_counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[22]~76_combout\ = (\ADC_Manager1|bit_counter\(22) & (\ADC_Manager1|bit_counter[21]~75\ $ (GND))) # (!\ADC_Manager1|bit_counter\(22) & (!\ADC_Manager1|bit_counter[21]~75\ & VCC))
-- \ADC_Manager1|bit_counter[22]~77\ = CARRY((\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|bit_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[21]~75\,
	combout => \ADC_Manager1|bit_counter[22]~76_combout\,
	cout => \ADC_Manager1|bit_counter[22]~77\);

-- Location: LCCOMB_X7_Y5_N20
\ADC_Manager1|bit_counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[26]~84_combout\ = (\ADC_Manager1|bit_counter\(26) & (\ADC_Manager1|bit_counter[25]~83\ $ (GND))) # (!\ADC_Manager1|bit_counter\(26) & (!\ADC_Manager1|bit_counter[25]~83\ & VCC))
-- \ADC_Manager1|bit_counter[26]~85\ = CARRY((\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|bit_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[25]~83\,
	combout => \ADC_Manager1|bit_counter[26]~84_combout\,
	cout => \ADC_Manager1|bit_counter[26]~85\);

-- Location: LCCOMB_X7_Y5_N22
\ADC_Manager1|bit_counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[27]~86_combout\ = (\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|bit_counter[26]~85\)) # (!\ADC_Manager1|bit_counter\(27) & ((\ADC_Manager1|bit_counter[26]~85\) # (GND)))
-- \ADC_Manager1|bit_counter[27]~87\ = CARRY((!\ADC_Manager1|bit_counter[26]~85\) # (!\ADC_Manager1|bit_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[26]~85\,
	combout => \ADC_Manager1|bit_counter[27]~86_combout\,
	cout => \ADC_Manager1|bit_counter[27]~87\);

-- Location: LCCOMB_X7_Y5_N24
\ADC_Manager1|bit_counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[28]~88_combout\ = (\ADC_Manager1|bit_counter\(28) & (\ADC_Manager1|bit_counter[27]~87\ $ (GND))) # (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|bit_counter[27]~87\ & VCC))
-- \ADC_Manager1|bit_counter[28]~89\ = CARRY((\ADC_Manager1|bit_counter\(28) & !\ADC_Manager1|bit_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[27]~87\,
	combout => \ADC_Manager1|bit_counter[28]~88_combout\,
	cout => \ADC_Manager1|bit_counter[28]~89\);

-- Location: LCCOMB_X7_Y5_N26
\ADC_Manager1|bit_counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[29]~90_combout\ = (\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|bit_counter[28]~89\)) # (!\ADC_Manager1|bit_counter\(29) & ((\ADC_Manager1|bit_counter[28]~89\) # (GND)))
-- \ADC_Manager1|bit_counter[29]~91\ = CARRY((!\ADC_Manager1|bit_counter[28]~89\) # (!\ADC_Manager1|bit_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[28]~89\,
	combout => \ADC_Manager1|bit_counter[29]~90_combout\,
	cout => \ADC_Manager1|bit_counter[29]~91\);

-- Location: LCCOMB_X7_Y5_N28
\ADC_Manager1|bit_counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[30]~92_combout\ = (\ADC_Manager1|bit_counter\(30) & (\ADC_Manager1|bit_counter[29]~91\ $ (GND))) # (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|bit_counter[29]~91\ & VCC))
-- \ADC_Manager1|bit_counter[30]~93\ = CARRY((\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|bit_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[29]~91\,
	combout => \ADC_Manager1|bit_counter[30]~92_combout\,
	cout => \ADC_Manager1|bit_counter[30]~93\);

-- Location: LCCOMB_X7_Y5_N30
\ADC_Manager1|bit_counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[31]~94_combout\ = \ADC_Manager1|bit_counter[30]~93\ $ (\ADC_Manager1|bit_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|bit_counter\(31),
	cin => \ADC_Manager1|bit_counter[30]~93\,
	combout => \ADC_Manager1|bit_counter[31]~94_combout\);

-- Location: LCCOMB_X18_Y13_N16
\ADC_Manager1|counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[8]~48_combout\ = (\ADC_Manager1|counter\(8) & (\ADC_Manager1|counter[7]~47\ $ (GND))) # (!\ADC_Manager1|counter\(8) & (!\ADC_Manager1|counter[7]~47\ & VCC))
-- \ADC_Manager1|counter[8]~49\ = CARRY((\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|counter[7]~47\,
	combout => \ADC_Manager1|counter[8]~48_combout\,
	cout => \ADC_Manager1|counter[8]~49\);

-- Location: LCCOMB_X18_Y13_N20
\ADC_Manager1|counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[10]~52_combout\ = (\ADC_Manager1|counter\(10) & (\ADC_Manager1|counter[9]~51\ $ (GND))) # (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter[9]~51\ & VCC))
-- \ADC_Manager1|counter[10]~53\ = CARRY((\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|counter[9]~51\,
	combout => \ADC_Manager1|counter[10]~52_combout\,
	cout => \ADC_Manager1|counter[10]~53\);

-- Location: LCCOMB_X18_Y13_N24
\ADC_Manager1|counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[12]~56_combout\ = (\ADC_Manager1|counter\(12) & (\ADC_Manager1|counter[11]~55\ $ (GND))) # (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter[11]~55\ & VCC))
-- \ADC_Manager1|counter[12]~57\ = CARRY((\ADC_Manager1|counter\(12) & !\ADC_Manager1|counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|counter[11]~55\,
	combout => \ADC_Manager1|counter[12]~56_combout\,
	cout => \ADC_Manager1|counter[12]~57\);

-- Location: LCCOMB_X18_Y12_N12
\ADC_Manager1|counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[22]~76_combout\ = (\ADC_Manager1|counter\(22) & (\ADC_Manager1|counter[21]~75\ $ (GND))) # (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter[21]~75\ & VCC))
-- \ADC_Manager1|counter[22]~77\ = CARRY((\ADC_Manager1|counter\(22) & !\ADC_Manager1|counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|counter[21]~75\,
	combout => \ADC_Manager1|counter[22]~76_combout\,
	cout => \ADC_Manager1|counter[22]~77\);

-- Location: LCCOMB_X18_Y12_N16
\ADC_Manager1|counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[24]~80_combout\ = (\ADC_Manager1|counter\(24) & (\ADC_Manager1|counter[23]~79\ $ (GND))) # (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter[23]~79\ & VCC))
-- \ADC_Manager1|counter[24]~81\ = CARRY((\ADC_Manager1|counter\(24) & !\ADC_Manager1|counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|counter[23]~79\,
	combout => \ADC_Manager1|counter[24]~80_combout\,
	cout => \ADC_Manager1|counter[24]~81\);

-- Location: LCCOMB_X18_Y12_N20
\ADC_Manager1|counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[26]~84_combout\ = (\ADC_Manager1|counter\(26) & (\ADC_Manager1|counter[25]~83\ $ (GND))) # (!\ADC_Manager1|counter\(26) & (!\ADC_Manager1|counter[25]~83\ & VCC))
-- \ADC_Manager1|counter[26]~85\ = CARRY((\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|counter[25]~83\,
	combout => \ADC_Manager1|counter[26]~84_combout\,
	cout => \ADC_Manager1|counter[26]~85\);

-- Location: LCCOMB_X21_Y5_N10
\UART_Controller_1|uart_clk_divider|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~10_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(5) & (!\UART_Controller_1|uart_clk_divider|Add1~9\)) # (!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|Add1~9\) 
-- # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~11\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~9\) # (!\UART_Controller_1|uart_clk_divider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(5),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~9\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~11\);

-- Location: LCCOMB_X21_Y5_N12
\UART_Controller_1|uart_clk_divider|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~12_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(6) & (\UART_Controller_1|uart_clk_divider|Add1~11\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(6) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~11\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~13\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(6) & !\UART_Controller_1|uart_clk_divider|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~11\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~13\);

-- Location: LCCOMB_X5_Y6_N24
\ADC_Manager1|data_counts[12]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[12]~57_combout\ = (\ADC_Manager1|data_counts\(12) & (\ADC_Manager1|data_counts[11]~56\ $ (GND))) # (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|data_counts[11]~56\ & VCC))
-- \ADC_Manager1|data_counts[12]~58\ = CARRY((\ADC_Manager1|data_counts\(12) & !\ADC_Manager1|data_counts[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(12),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[11]~56\,
	combout => \ADC_Manager1|data_counts[12]~57_combout\,
	cout => \ADC_Manager1|data_counts[12]~58\);

-- Location: LCCOMB_X5_Y5_N10
\ADC_Manager1|data_counts[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[21]~75_combout\ = (\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|data_counts[20]~74\)) # (!\ADC_Manager1|data_counts\(21) & ((\ADC_Manager1|data_counts[20]~74\) # (GND)))
-- \ADC_Manager1|data_counts[21]~76\ = CARRY((!\ADC_Manager1|data_counts[20]~74\) # (!\ADC_Manager1|data_counts\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(21),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[20]~74\,
	combout => \ADC_Manager1|data_counts[21]~75_combout\,
	cout => \ADC_Manager1|data_counts[21]~76\);

-- Location: LCCOMB_X5_Y5_N20
\ADC_Manager1|data_counts[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[26]~85_combout\ = (\ADC_Manager1|data_counts\(26) & (\ADC_Manager1|data_counts[25]~84\ $ (GND))) # (!\ADC_Manager1|data_counts\(26) & (!\ADC_Manager1|data_counts[25]~84\ & VCC))
-- \ADC_Manager1|data_counts[26]~86\ = CARRY((\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|data_counts[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(26),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[25]~84\,
	combout => \ADC_Manager1|data_counts[26]~85_combout\,
	cout => \ADC_Manager1|data_counts[26]~86\);

-- Location: LCCOMB_X5_Y5_N22
\ADC_Manager1|data_counts[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[27]~87_combout\ = (\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts[26]~86\)) # (!\ADC_Manager1|data_counts\(27) & ((\ADC_Manager1|data_counts[26]~86\) # (GND)))
-- \ADC_Manager1|data_counts[27]~88\ = CARRY((!\ADC_Manager1|data_counts[26]~86\) # (!\ADC_Manager1|data_counts\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(27),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[26]~86\,
	combout => \ADC_Manager1|data_counts[27]~87_combout\,
	cout => \ADC_Manager1|data_counts[27]~88\);

-- Location: LCCOMB_X5_Y5_N24
\ADC_Manager1|data_counts[28]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[28]~89_combout\ = (\ADC_Manager1|data_counts\(28) & (\ADC_Manager1|data_counts[27]~88\ $ (GND))) # (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts[27]~88\ & VCC))
-- \ADC_Manager1|data_counts[28]~90\ = CARRY((\ADC_Manager1|data_counts\(28) & !\ADC_Manager1|data_counts[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(28),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[27]~88\,
	combout => \ADC_Manager1|data_counts[28]~89_combout\,
	cout => \ADC_Manager1|data_counts[28]~90\);

-- Location: LCCOMB_X5_Y5_N26
\ADC_Manager1|data_counts[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[29]~91_combout\ = (\ADC_Manager1|data_counts\(29) & (!\ADC_Manager1|data_counts[28]~90\)) # (!\ADC_Manager1|data_counts\(29) & ((\ADC_Manager1|data_counts[28]~90\) # (GND)))
-- \ADC_Manager1|data_counts[29]~92\ = CARRY((!\ADC_Manager1|data_counts[28]~90\) # (!\ADC_Manager1|data_counts\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(29),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[28]~90\,
	combout => \ADC_Manager1|data_counts[29]~91_combout\,
	cout => \ADC_Manager1|data_counts[29]~92\);

-- Location: LCCOMB_X5_Y5_N28
\ADC_Manager1|data_counts[30]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[30]~93_combout\ = (\ADC_Manager1|data_counts\(30) & (\ADC_Manager1|data_counts[29]~92\ $ (GND))) # (!\ADC_Manager1|data_counts\(30) & (!\ADC_Manager1|data_counts[29]~92\ & VCC))
-- \ADC_Manager1|data_counts[30]~94\ = CARRY((\ADC_Manager1|data_counts\(30) & !\ADC_Manager1|data_counts[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(30),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[29]~92\,
	combout => \ADC_Manager1|data_counts[30]~93_combout\,
	cout => \ADC_Manager1|data_counts[30]~94\);

-- Location: LCCOMB_X5_Y5_N30
\ADC_Manager1|data_counts[31]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[31]~95_combout\ = \ADC_Manager1|data_counts[30]~94\ $ (\ADC_Manager1|data_counts\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_counts\(31),
	cin => \ADC_Manager1|data_counts[30]~94\,
	combout => \ADC_Manager1|data_counts[31]~95_combout\);

-- Location: LCFF_X24_Y3_N27
\ADC_Manager1|c_01_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[4]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(4));

-- Location: LCFF_X24_Y3_N31
\ADC_Manager1|c_11_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(2));

-- Location: LCCOMB_X25_Y6_N12
\ADC_Manager1|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~0_combout\ = (\ADC_Manager1|LessThan7~22_combout\ & (\ADC_Manager1|LessThan8~22_combout\ & \ADC_Manager1|LessThan6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan7~22_combout\,
	datac => \ADC_Manager1|LessThan8~22_combout\,
	datad => \ADC_Manager1|LessThan6~22_combout\,
	combout => \ADC_Manager1|process_1~0_combout\);

-- Location: LCCOMB_X25_Y6_N6
\ADC_Manager1|data_buffer[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~0_combout\ = (\ADC_Manager1|LessThan9~2_combout\ & (\ADC_Manager1|LessThan7~22_combout\ & (\ADC_Manager1|LessThan8~22_combout\ & \ADC_Manager1|LessThan6~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan9~2_combout\,
	datab => \ADC_Manager1|LessThan7~22_combout\,
	datac => \ADC_Manager1|LessThan8~22_combout\,
	datad => \ADC_Manager1|LessThan6~22_combout\,
	combout => \ADC_Manager1|data_buffer[3]~0_combout\);

-- Location: LCCOMB_X24_Y4_N24
\ADC_Manager1|LessThan21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~1_combout\ = (\ADC_Manager1|c_11_value\(9)) # ((\ADC_Manager1|c_11_value\(7)) # ((\ADC_Manager1|c_11_value\(6)) # (\ADC_Manager1|c_11_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_11_value\(7),
	datac => \ADC_Manager1|c_11_value\(6),
	datad => \ADC_Manager1|c_11_value\(8),
	combout => \ADC_Manager1|LessThan21~1_combout\);

-- Location: LCCOMB_X25_Y6_N24
\ADC_Manager1|data_buffer[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~9_combout\ = (\ADC_Manager1|data_buffer[0]~7_combout\ & (((!\ADC_Manager1|LessThan8~22_combout\) # (!\ADC_Manager1|LessThan7~22_combout\)) # (!\ADC_Manager1|LessThan6~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan6~22_combout\,
	datab => \ADC_Manager1|LessThan7~22_combout\,
	datac => \ADC_Manager1|LessThan8~22_combout\,
	datad => \ADC_Manager1|data_buffer[0]~7_combout\,
	combout => \ADC_Manager1|data_buffer[2]~9_combout\);

-- Location: LCFF_X26_Y6_N25
\clock_divider1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(12));

-- Location: LCFF_X26_Y6_N11
\clock_divider1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(5));

-- Location: LCFF_X26_Y6_N31
\clock_divider1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(15));

-- Location: LCCOMB_X27_Y6_N6
\clock_divider1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~3_combout\ = (!\clock_divider1|counter\(15) & !\clock_divider1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock_divider1|counter\(15),
	datad => \clock_divider1|counter\(1),
	combout => \clock_divider1|LessThan0~3_combout\);

-- Location: LCFF_X24_Y7_N11
\UART_Controller_1|uart_tx_1|data_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(6));

-- Location: LCFF_X24_Y7_N21
\UART_Controller_1|uart_tx_1|data_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(5));

-- Location: LCFF_X24_Y7_N19
\UART_Controller_1|uart_tx_1|data_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(4));

-- Location: LCCOMB_X24_Y7_N20
\UART_Controller_1|uart_tx_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_send\(5)) # (\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|data_send\(4) & ((!\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datab => \UART_Controller_1|uart_tx_1|data_send\(4),
	datac => \UART_Controller_1|uart_tx_1|data_send\(5),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~0_combout\);

-- Location: LCFF_X24_Y7_N5
\UART_Controller_1|uart_tx_1|data_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(7));

-- Location: LCCOMB_X24_Y7_N10
\UART_Controller_1|uart_tx_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~1_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & ((\UART_Controller_1|uart_tx_1|data_send\(7)) # ((!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(6) & \UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_send\(7),
	datac => \UART_Controller_1|uart_tx_1|data_send\(6),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~1_combout\);

-- Location: LCFF_X22_Y12_N25
\ADC_Manager1|c_preamb_func[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][0]~regout\);

-- Location: LCFF_X22_Y12_N17
\ADC_Manager1|c_preamb_func[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][4]~regout\);

-- Location: LCCOMB_X14_Y7_N12
\ADC_Manager1|Selector406~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (((\ADC_Manager1|c_short_func_input_index\(1)) # (!\ADC_Manager1|Mux246~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|Selector406~0_combout\);

-- Location: LCCOMB_X13_Y10_N10
\ADC_Manager1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~3_combout\ = (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter\(22) & (!\ADC_Manager1|ram_counter\(20) & !\ADC_Manager1|ram_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(21),
	datab => \ADC_Manager1|ram_counter\(22),
	datac => \ADC_Manager1|ram_counter\(20),
	datad => \ADC_Manager1|ram_counter\(23),
	combout => \ADC_Manager1|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y11_N14
\ADC_Manager1|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~1_combout\ = (!\ADC_Manager1|ram_counter\(3) & (((!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))) # (!\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|LessThan2~1_combout\);

-- Location: LCCOMB_X8_Y6_N6
\ADC_Manager1|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~1_combout\ = (!\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|bit_counter\(6) & \ADC_Manager1|bit_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(7),
	datab => \ADC_Manager1|bit_counter\(5),
	datac => \ADC_Manager1|bit_counter\(6),
	datad => \ADC_Manager1|bit_counter\(4),
	combout => \ADC_Manager1|Equal2~1_combout\);

-- Location: LCCOMB_X8_Y5_N22
\ADC_Manager1|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~9_combout\ = (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|bit_counter\(31) & !\ADC_Manager1|bit_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(28),
	datab => \ADC_Manager1|bit_counter\(29),
	datac => \ADC_Manager1|bit_counter\(31),
	datad => \ADC_Manager1|bit_counter\(30),
	combout => \ADC_Manager1|Equal2~9_combout\);

-- Location: LCCOMB_X21_Y4_N12
\ADC_Manager1|LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~0_combout\ = (\corr_long|output_int\(3)) # ((\corr_long|output_int\(0)) # ((\corr_long|output_int\(1)) # (\corr_long|output_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(3),
	datab => \corr_long|output_int\(0),
	datac => \corr_long|output_int\(1),
	datad => \corr_long|output_int\(2),
	combout => \ADC_Manager1|LessThan5~0_combout\);

-- Location: LCCOMB_X21_Y4_N10
\ADC_Manager1|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~1_combout\ = (\ADC_Manager1|LessThan5~0_combout\) # ((\corr_long|output_int\(6)) # ((\corr_long|output_int\(5)) # (\corr_long|output_int\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~0_combout\,
	datab => \corr_long|output_int\(6),
	datac => \corr_long|output_int\(5),
	datad => \corr_long|output_int\(4),
	combout => \ADC_Manager1|LessThan5~1_combout\);

-- Location: LCCOMB_X21_Y3_N24
\ADC_Manager1|LessThan5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~5_combout\ = (\corr_long|output_int\(17) & \corr_long|output_int\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|output_int\(17),
	datad => \corr_long|output_int\(18),
	combout => \ADC_Manager1|LessThan5~5_combout\);

-- Location: LCCOMB_X21_Y3_N22
\ADC_Manager1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (((!\ADC_Manager1|LessThan5~4_combout\ & !\ADC_Manager1|LessThan5~3_combout\)) # (!\ADC_Manager1|LessThan5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~5_combout\,
	datab => \ADC_Manager1|LessThan5~4_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|LessThan5~3_combout\,
	combout => \ADC_Manager1|Selector4~0_combout\);

-- Location: LCCOMB_X19_Y13_N30
\ADC_Manager1|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~2_combout\ = (!\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(9),
	datab => \ADC_Manager1|counter\(11),
	datac => \ADC_Manager1|counter\(10),
	datad => \ADC_Manager1|counter\(8),
	combout => \ADC_Manager1|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y12_N6
\ADC_Manager1|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~7_combout\ = (!\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(27),
	datab => \ADC_Manager1|counter\(25),
	datac => \ADC_Manager1|counter\(26),
	datad => \ADC_Manager1|counter\(24),
	combout => \ADC_Manager1|Equal1~7_combout\);

-- Location: LCFF_X21_Y5_N13
\UART_Controller_1|uart_clk_divider|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(6));

-- Location: LCCOMB_X20_Y5_N12
\UART_Controller_1|uart_clk_divider|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ = ((!\UART_Controller_1|uart_clk_divider|counter\(8) & ((!\UART_Controller_1|uart_clk_divider|counter\(6)) # (!\UART_Controller_1|uart_clk_divider|counter\(7))))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(9),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\);

-- Location: LCCOMB_X14_Y8_N16
\ADC_Manager1|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~4_combout\ = (!\ADC_Manager1|Selector4~0_combout\ & (!\ADC_Manager1|Selector4~1_combout\ & \ADC_Manager1|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~0_combout\,
	datab => \ADC_Manager1|Selector4~1_combout\,
	datad => \ADC_Manager1|Selector2~0_combout\,
	combout => \ADC_Manager1|Selector4~4_combout\);

-- Location: LCCOMB_X18_Y9_N26
\ADC_Manager1|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~2_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\) # ((\ADC_Manager1|main_state.waiting_preambule~regout\ & ((!\ADC_Manager1|Equal1~9_combout\) # (!\ADC_Manager1|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|Equal1~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Equal1~9_combout\,
	combout => \ADC_Manager1|Selector2~2_combout\);

-- Location: LCCOMB_X4_Y6_N6
\ADC_Manager1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~3_combout\ = (!\ADC_Manager1|data_counts\(15) & (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|data_counts\(13) & !\ADC_Manager1|data_counts\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(15),
	datab => \ADC_Manager1|data_counts\(12),
	datac => \ADC_Manager1|data_counts\(13),
	datad => \ADC_Manager1|data_counts\(14),
	combout => \ADC_Manager1|Equal3~3_combout\);

-- Location: LCCOMB_X4_Y5_N10
\ADC_Manager1|Equal3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~6_combout\ = (!\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|data_counts\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(20),
	datac => \ADC_Manager1|data_counts\(21),
	combout => \ADC_Manager1|Equal3~6_combout\);

-- Location: LCCOMB_X4_Y5_N12
\ADC_Manager1|Equal3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~9_combout\ = (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts\(31) & (!\ADC_Manager1|data_counts\(29) & !\ADC_Manager1|data_counts\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(28),
	datab => \ADC_Manager1|data_counts\(31),
	datac => \ADC_Manager1|data_counts\(29),
	datad => \ADC_Manager1|data_counts\(30),
	combout => \ADC_Manager1|Equal3~9_combout\);

-- Location: LCCOMB_X6_Y6_N6
\ADC_Manager1|Selector468~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector468~0_combout\ = (\ADC_Manager1|bit_counter\(5) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(5),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector468~0_combout\);

-- Location: LCCOMB_X6_Y6_N0
\ADC_Manager1|Selector467~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector467~0_combout\ = (\ADC_Manager1|bit_counter\(6) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(6),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector467~0_combout\);

-- Location: LCCOMB_X8_Y6_N2
\ADC_Manager1|Selector461~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector461~0_combout\ = (\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(12),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector461~0_combout\);

-- Location: LCCOMB_X8_Y5_N20
\ADC_Manager1|Selector451~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector451~0_combout\ = (\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(22),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector451~0_combout\);

-- Location: LCCOMB_X7_Y8_N4
\ADC_Manager1|Selector447~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector447~0_combout\ = (\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(26),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector447~0_combout\);

-- Location: LCCOMB_X8_Y5_N16
\ADC_Manager1|Selector445~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector445~0_combout\ = (\ADC_Manager1|bit_counter\(28) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(28),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector445~0_combout\);

-- Location: LCCOMB_X8_Y5_N6
\ADC_Manager1|Selector444~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector444~0_combout\ = (\ADC_Manager1|bit_counter\(29) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(29),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector444~0_combout\);

-- Location: LCCOMB_X8_Y5_N12
\ADC_Manager1|Selector443~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector443~0_combout\ = (\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(30),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector443~0_combout\);

-- Location: LCCOMB_X8_Y5_N26
\ADC_Manager1|Selector442~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector442~0_combout\ = (\ADC_Manager1|bit_counter\(31) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(31),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector442~0_combout\);

-- Location: LCCOMB_X19_Y13_N26
\ADC_Manager1|Selector433~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector433~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(8),
	combout => \ADC_Manager1|Selector433~0_combout\);

-- Location: LCCOMB_X19_Y13_N10
\ADC_Manager1|Selector431~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector431~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(10),
	combout => \ADC_Manager1|Selector431~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\ADC_Manager1|Selector429~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector429~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Selector429~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\ADC_Manager1|Selector419~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector419~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(22),
	combout => \ADC_Manager1|Selector419~0_combout\);

-- Location: LCCOMB_X19_Y12_N20
\ADC_Manager1|Selector417~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector417~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(24),
	combout => \ADC_Manager1|Selector417~0_combout\);

-- Location: LCCOMB_X19_Y12_N0
\ADC_Manager1|Selector415~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector415~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(26),
	combout => \ADC_Manager1|Selector415~0_combout\);

-- Location: LCFF_X21_Y5_N11
\UART_Controller_1|uart_clk_divider|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(5));

-- Location: LCCOMB_X20_Y5_N24
\UART_Controller_1|uart_clk_divider|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~2_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(7) & (\UART_Controller_1|uart_clk_divider|counter\(5) & (\UART_Controller_1|uart_clk_divider|counter\(6) & 
-- \UART_Controller_1|uart_clk_divider|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datab => \UART_Controller_1|uart_clk_divider|counter\(5),
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(4),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y7_N24
\UART_Controller_1|uart_tx_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~0_combout\ = (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y7_N12
\UART_Controller_1|uart_tx_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~1_combout\ = ((\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # ((!\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~1_combout\);

-- Location: LCFF_X18_Y9_N7
\ADC_Manager1|c_0_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][0]~regout\);

-- Location: LCCOMB_X18_Y7_N4
\ADC_Manager1|Selector125~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~2_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][0]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][0]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[4][0]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector125~2_combout\);

-- Location: LCFF_X18_Y7_N27
\ADC_Manager1|c_preamb_func[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][1]~regout\);

-- Location: LCCOMB_X18_Y7_N26
\ADC_Manager1|Selector124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~1_combout\ = (\ADC_Manager1|c_1_func[4][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][1]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector124~1_combout\);

-- Location: LCCOMB_X18_Y7_N28
\ADC_Manager1|Selector123~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][2]~regout\,
	datac => \ADC_Manager1|c_1_func[4][2]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector123~1_combout\);

-- Location: LCFF_X18_Y7_N21
\ADC_Manager1|c_1_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][3]~regout\);

-- Location: LCFF_X19_Y7_N25
\ADC_Manager1|c_0_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][3]~regout\);

-- Location: LCCOMB_X18_Y7_N20
\ADC_Manager1|Selector122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][3]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][3]~regout\,
	datac => \ADC_Manager1|c_1_func[4][3]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector122~1_combout\);

-- Location: LCCOMB_X18_Y7_N16
\ADC_Manager1|Selector121~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][4]~regout\,
	datac => \ADC_Manager1|c_1_func[4][4]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector121~1_combout\);

-- Location: LCFF_X17_Y11_N15
\ADC_Manager1|c_0_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][2]~regout\);

-- Location: LCCOMB_X18_Y11_N0
\ADC_Manager1|Selector115~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][2]~regout\,
	datad => \ADC_Manager1|c_0_func[3][2]~regout\,
	combout => \ADC_Manager1|Selector115~1_combout\);

-- Location: LCFF_X18_Y11_N11
\ADC_Manager1|c_preamb_func[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][5]~regout\);

-- Location: LCCOMB_X18_Y11_N10
\ADC_Manager1|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][5]~regout\) # ((\ADC_Manager1|c_1_func[3][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector112~0_combout\);

-- Location: LCFF_X17_Y11_N31
\ADC_Manager1|c_0_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][6]~regout\);

-- Location: LCCOMB_X19_Y10_N30
\ADC_Manager1|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][0]~regout\,
	datab => \ADC_Manager1|c_0_func[2][0]~regout\,
	datac => \ADC_Manager1|Mux104~1_combout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector109~1_combout\);

-- Location: LCFF_X21_Y10_N3
\ADC_Manager1|c_preamb_func[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][1]~regout\);

-- Location: LCCOMB_X21_Y10_N2
\ADC_Manager1|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][1]~regout\,
	datad => \ADC_Manager1|c_1_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector108~0_combout\);

-- Location: LCFF_X21_Y10_N15
\ADC_Manager1|c_preamb_func[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][2]~regout\);

-- Location: LCCOMB_X21_Y10_N14
\ADC_Manager1|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~0_combout\ = (\ADC_Manager1|c_1_func[2][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector107~0_combout\);

-- Location: LCFF_X21_Y10_N11
\ADC_Manager1|c_preamb_func[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][4]~regout\);

-- Location: LCCOMB_X21_Y10_N10
\ADC_Manager1|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~0_combout\ = (\ADC_Manager1|c_1_func[2][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector105~0_combout\);

-- Location: LCFF_X21_Y10_N27
\ADC_Manager1|c_preamb_func[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][5]~regout\);

-- Location: LCCOMB_X21_Y10_N26
\ADC_Manager1|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][5]~regout\,
	datad => \ADC_Manager1|c_1_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector104~0_combout\);

-- Location: LCFF_X21_Y10_N7
\ADC_Manager1|c_preamb_func[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][6]~regout\);

-- Location: LCCOMB_X21_Y10_N6
\ADC_Manager1|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][6]~regout\,
	datad => \ADC_Manager1|c_1_func[2][6]~regout\,
	combout => \ADC_Manager1|Selector103~0_combout\);

-- Location: LCFF_X21_Y10_N23
\ADC_Manager1|c_preamb_func[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][7]~regout\);

-- Location: LCCOMB_X21_Y10_N22
\ADC_Manager1|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~0_combout\ = (\ADC_Manager1|c_1_func[2][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector102~0_combout\);

-- Location: LCFF_X22_Y10_N5
\ADC_Manager1|c_0_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][7]~regout\);

-- Location: LCCOMB_X20_Y7_N22
\ADC_Manager1|Selector96~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][5]~regout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_0_func[1][5]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector96~1_combout\);

-- Location: LCFF_X20_Y7_N13
\ADC_Manager1|c_0_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][6]~regout\);

-- Location: LCCOMB_X20_Y7_N30
\ADC_Manager1|Selector95~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[1][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[1][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|Selector125~1_combout\,
	datad => \ADC_Manager1|c_1_func[1][6]~regout\,
	combout => \ADC_Manager1|Selector95~1_combout\);

-- Location: LCFF_X21_Y8_N23
\ADC_Manager1|c_preamb_func[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][0]~regout\);

-- Location: LCCOMB_X21_Y8_N22
\ADC_Manager1|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[10][0]~regout\) # ((\ADC_Manager1|c_1_func[0][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[0][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector93~0_combout\);

-- Location: LCFF_X21_Y8_N17
\ADC_Manager1|c_1_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][7]~regout\);

-- Location: LCCOMB_X21_Y8_N16
\ADC_Manager1|Selector86~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[0][7]~regout\,
	datac => \ADC_Manager1|c_1_func[0][7]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector86~1_combout\);

-- Location: LCFF_X21_Y9_N17
\ADC_Manager1|c_preamb_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[8][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][0]~regout\);

-- Location: LCFF_X15_Y9_N27
\ADC_Manager1|c_0_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][0]~regout\);

-- Location: LCCOMB_X15_Y9_N26
\ADC_Manager1|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][0]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][0]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][0]~regout\,
	combout => \ADC_Manager1|Selector77~0_combout\);

-- Location: LCFF_X21_Y9_N7
\ADC_Manager1|c_preamb_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[8][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][1]~regout\);

-- Location: LCFF_X15_Y9_N11
\ADC_Manager1|c_0_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][1]~regout\);

-- Location: LCCOMB_X15_Y9_N10
\ADC_Manager1|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][1]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][1]~regout\,
	combout => \ADC_Manager1|Selector76~0_combout\);

-- Location: LCFF_X21_Y9_N21
\ADC_Manager1|c_preamb_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][2]~regout\);

-- Location: LCFF_X15_Y9_N31
\ADC_Manager1|c_0_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][2]~regout\);

-- Location: LCCOMB_X15_Y9_N30
\ADC_Manager1|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][2]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector75~0_combout\);

-- Location: LCFF_X21_Y9_N27
\ADC_Manager1|c_preamb_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][3]~regout\);

-- Location: LCFF_X15_Y9_N7
\ADC_Manager1|c_0_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][3]~regout\);

-- Location: LCCOMB_X15_Y9_N6
\ADC_Manager1|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][3]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][3]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][3]~regout\,
	combout => \ADC_Manager1|Selector74~0_combout\);

-- Location: LCFF_X21_Y9_N1
\ADC_Manager1|c_preamb_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[8][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][4]~regout\);

-- Location: LCFF_X15_Y9_N15
\ADC_Manager1|c_0_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][4]~regout\);

-- Location: LCCOMB_X15_Y9_N14
\ADC_Manager1|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][4]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][4]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector73~0_combout\);

-- Location: LCFF_X21_Y9_N13
\ADC_Manager1|c_preamb_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][6]~regout\);

-- Location: LCFF_X15_Y9_N23
\ADC_Manager1|c_0_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][6]~regout\);

-- Location: LCCOMB_X15_Y9_N22
\ADC_Manager1|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][6]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][6]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][6]~regout\,
	combout => \ADC_Manager1|Selector71~0_combout\);

-- Location: LCFF_X15_Y12_N13
\ADC_Manager1|c_preamb_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][2]~regout\);

-- Location: LCFF_X15_Y12_N19
\ADC_Manager1|c_0_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][2]~regout\);

-- Location: LCCOMB_X15_Y12_N18
\ADC_Manager1|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[7][2]~regout\,
	datad => \ADC_Manager1|c_preamb_func[7][2]~regout\,
	combout => \ADC_Manager1|Selector67~0_combout\);

-- Location: LCFF_X15_Y12_N9
\ADC_Manager1|c_preamb_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][3]~regout\);

-- Location: LCFF_X15_Y12_N23
\ADC_Manager1|c_0_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][3]~regout\);

-- Location: LCCOMB_X15_Y12_N22
\ADC_Manager1|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[7][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_preamb_func[7][3]~regout\,
	datac => \ADC_Manager1|c_0_func[7][3]~regout\,
	combout => \ADC_Manager1|Selector66~0_combout\);

-- Location: LCFF_X15_Y12_N21
\ADC_Manager1|c_preamb_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][4]~regout\);

-- Location: LCFF_X15_Y12_N7
\ADC_Manager1|c_0_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][4]~regout\);

-- Location: LCCOMB_X15_Y12_N6
\ADC_Manager1|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][4]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[7][4]~regout\,
	datad => \ADC_Manager1|c_preamb_func[7][4]~regout\,
	combout => \ADC_Manager1|Selector65~0_combout\);

-- Location: LCFF_X15_Y12_N17
\ADC_Manager1|c_preamb_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][7]~regout\);

-- Location: LCFF_X15_Y12_N11
\ADC_Manager1|c_0_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][7]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\ADC_Manager1|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[7][7]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[7][7]~regout\,
	datac => \ADC_Manager1|c_0_func[7][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector62~0_combout\);

-- Location: LCFF_X22_Y9_N21
\ADC_Manager1|c_preamb_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][1]~regout\);

-- Location: LCFF_X22_Y9_N25
\ADC_Manager1|c_preamb_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][3]~regout\);

-- Location: LCFF_X22_Y9_N17
\ADC_Manager1|c_preamb_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][4]~regout\);

-- Location: LCFF_X20_Y7_N7
\ADC_Manager1|c_preamb_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][6]~regout\);

-- Location: LCCOMB_X20_Y7_N6
\ADC_Manager1|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][6]~regout\,
	datad => \ADC_Manager1|c_0_func[1][6]~regout\,
	combout => \ADC_Manager1|Selector15~0_combout\);

-- Location: LCFF_X22_Y8_N21
\ADC_Manager1|c_preamb_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][2]~regout\);

-- Location: LCCOMB_X22_Y8_N20
\ADC_Manager1|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][2]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][2]~regout\,
	datad => \ADC_Manager1|c_0_func[0][2]~regout\,
	combout => \ADC_Manager1|Selector11~0_combout\);

-- Location: LCFF_X22_Y8_N13
\ADC_Manager1|c_preamb_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][4]~regout\);

-- Location: LCCOMB_X22_Y8_N12
\ADC_Manager1|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][4]~regout\,
	datad => \ADC_Manager1|c_0_func[0][4]~regout\,
	combout => \ADC_Manager1|Selector9~0_combout\);

-- Location: LCFF_X22_Y8_N17
\ADC_Manager1|c_preamb_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][6]~regout\);

-- Location: LCCOMB_X22_Y8_N16
\ADC_Manager1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][6]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[0][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector7~0_combout\);

-- Location: LCFF_X17_Y11_N17
\ADC_Manager1|c_preamb_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][0]~regout\);

-- Location: LCCOMB_X17_Y11_N16
\ADC_Manager1|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][0]~regout\,
	datad => \ADC_Manager1|c_0_func[3][0]~regout\,
	combout => \ADC_Manager1|Selector37~0_combout\);

-- Location: LCFF_X15_Y11_N13
\ADC_Manager1|c_preamb_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][1]~regout\);

-- Location: LCCOMB_X15_Y11_N12
\ADC_Manager1|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][1]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][1]~regout\,
	datad => \ADC_Manager1|c_0_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector36~0_combout\);

-- Location: LCFF_X17_Y11_N25
\ADC_Manager1|c_preamb_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][2]~regout\);

-- Location: LCCOMB_X17_Y11_N24
\ADC_Manager1|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[3][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[3][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[3][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][2]~regout\,
	combout => \ADC_Manager1|Selector35~0_combout\);

-- Location: LCFF_X15_Y11_N25
\ADC_Manager1|c_preamb_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][4]~regout\);

-- Location: LCCOMB_X15_Y11_N24
\ADC_Manager1|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[3][4]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[3][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[3][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector33~0_combout\);

-- Location: LCFF_X17_Y11_N21
\ADC_Manager1|c_preamb_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][6]~regout\);

-- Location: LCCOMB_X17_Y11_N20
\ADC_Manager1|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][6]~regout\,
	datad => \ADC_Manager1|c_0_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector31~0_combout\);

-- Location: LCFF_X19_Y10_N13
\ADC_Manager1|c_preamb_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][2]~regout\);

-- Location: LCCOMB_X19_Y10_N12
\ADC_Manager1|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[2][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[2][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[2][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector27~0_combout\);

-- Location: LCFF_X22_Y10_N11
\ADC_Manager1|c_preamb_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][7]~regout\);

-- Location: LCCOMB_X22_Y10_N10
\ADC_Manager1|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[2][7]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[2][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector22~0_combout\);

-- Location: LCFF_X18_Y10_N25
\ADC_Manager1|c_preamb_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][0]~regout\);

-- Location: LCFF_X18_Y10_N17
\ADC_Manager1|c_preamb_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][4]~regout\);

-- Location: LCFF_X18_Y10_N21
\ADC_Manager1|c_preamb_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][6]~regout\);

-- Location: LCFF_X18_Y9_N21
\ADC_Manager1|c_preamb_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][0]~regout\);

-- Location: LCCOMB_X18_Y9_N20
\ADC_Manager1|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[4][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[4][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][0]~regout\,
	datad => \ADC_Manager1|c_0_func[4][0]~regout\,
	combout => \ADC_Manager1|Selector45~0_combout\);

-- Location: LCFF_X18_Y9_N13
\ADC_Manager1|c_preamb_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][1]~regout\);

-- Location: LCCOMB_X18_Y9_N12
\ADC_Manager1|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector44~0_combout\);

-- Location: LCFF_X19_Y7_N17
\ADC_Manager1|c_preamb_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][5]~regout\);

-- Location: LCCOMB_X19_Y7_N16
\ADC_Manager1|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[4][5]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][5]~regout\,
	datad => \ADC_Manager1|c_0_func[4][5]~regout\,
	combout => \ADC_Manager1|Selector40~0_combout\);

-- Location: LCFF_X19_Y7_N21
\ADC_Manager1|c_preamb_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][7]~regout\);

-- Location: LCCOMB_X19_Y7_N20
\ADC_Manager1|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][7]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[4][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector38~0_combout\);

-- Location: LCCOMB_X24_Y7_N2
\UART_Controller_1|uart_tx_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & (((\UART_Controller_1|uart_clk_divider|clock_out~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datad => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y7_N4
\UART_Controller_1|uart_tx_1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\) # ((\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # ((!\UART_Controller_1|START_SEND_DATA~2_combout\ & 
-- !\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~0_combout\);

-- Location: LCCOMB_X20_Y9_N10
\ADC_Manager1|Decoder2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~6_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & !\ADC_Manager1|LessThan2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Decoder0~1_combout\,
	datad => \ADC_Manager1|LessThan2~2_combout\,
	combout => \ADC_Manager1|Decoder2~6_combout\);

-- Location: CLKCTRL_G3
\UART_Controller_1|uart_clk_divider|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\);

-- Location: CLKCTRL_G6
\clock_divider1|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_divider1|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_divider1|clock_out~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y3_N26
\ADC_Manager1|c_01_value[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[4]~feeder_combout\ = \corr_long|output_int\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(4),
	combout => \ADC_Manager1|c_01_value[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N4
\UART_Controller_1|uart_tx_1|data_send[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N16
\ADC_Manager1|c_preamb_func[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[8][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[8][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N6
\ADC_Manager1|c_preamb_func[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[8][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[8][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N16
\ADC_Manager1|c_preamb_func[49][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N0
\ADC_Manager1|c_preamb_func[8][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[8][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[8][4]~feeder_combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: CLKCTRL_G2
\CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y4_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X14_Y11_N2
\ADC_Manager1|ram_counter[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[1]~32_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) $ (VCC))) # (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & VCC))
-- \ADC_Manager1|ram_counter[1]~33\ = CARRY((\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datad => VCC,
	combout => \ADC_Manager1|ram_counter[1]~32_combout\,
	cout => \ADC_Manager1|ram_counter[1]~33\);

-- Location: LCFF_X14_Y11_N3
\ADC_Manager1|ram_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[1]~32_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(1));

-- Location: LCCOMB_X14_Y11_N4
\ADC_Manager1|ram_counter[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[2]~34_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter[1]~33\)) # (!\ADC_Manager1|ram_counter\(2) & ((\ADC_Manager1|ram_counter[1]~33\) # (GND)))
-- \ADC_Manager1|ram_counter[2]~35\ = CARRY((!\ADC_Manager1|ram_counter[1]~33\) # (!\ADC_Manager1|ram_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[1]~33\,
	combout => \ADC_Manager1|ram_counter[2]~34_combout\,
	cout => \ADC_Manager1|ram_counter[2]~35\);

-- Location: LCFF_X14_Y11_N5
\ADC_Manager1|ram_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[2]~34_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(2));

-- Location: LCCOMB_X14_Y11_N6
\ADC_Manager1|ram_counter[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[3]~36_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter[2]~35\ $ (GND))) # (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter[2]~35\ & VCC))
-- \ADC_Manager1|ram_counter[3]~37\ = CARRY((\ADC_Manager1|ram_counter\(3) & !\ADC_Manager1|ram_counter[2]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[2]~35\,
	combout => \ADC_Manager1|ram_counter[3]~36_combout\,
	cout => \ADC_Manager1|ram_counter[3]~37\);

-- Location: LCCOMB_X14_Y11_N8
\ADC_Manager1|ram_counter[4]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[4]~38_combout\ = (\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter[3]~37\)) # (!\ADC_Manager1|ram_counter\(4) & ((\ADC_Manager1|ram_counter[3]~37\) # (GND)))
-- \ADC_Manager1|ram_counter[4]~39\ = CARRY((!\ADC_Manager1|ram_counter[3]~37\) # (!\ADC_Manager1|ram_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[3]~37\,
	combout => \ADC_Manager1|ram_counter[4]~38_combout\,
	cout => \ADC_Manager1|ram_counter[4]~39\);

-- Location: LCFF_X14_Y11_N9
\ADC_Manager1|ram_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[4]~38_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(4));

-- Location: LCCOMB_X14_Y11_N10
\ADC_Manager1|ram_counter[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[5]~40_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter[4]~39\ $ (GND))) # (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter[4]~39\ & VCC))
-- \ADC_Manager1|ram_counter[5]~41\ = CARRY((\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter[4]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[4]~39\,
	combout => \ADC_Manager1|ram_counter[5]~40_combout\,
	cout => \ADC_Manager1|ram_counter[5]~41\);

-- Location: LCCOMB_X14_Y11_N12
\ADC_Manager1|ram_counter[6]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[6]~43_combout\ = (\ADC_Manager1|ram_counter\(6) & (!\ADC_Manager1|ram_counter[5]~41\)) # (!\ADC_Manager1|ram_counter\(6) & ((\ADC_Manager1|ram_counter[5]~41\) # (GND)))
-- \ADC_Manager1|ram_counter[6]~44\ = CARRY((!\ADC_Manager1|ram_counter[5]~41\) # (!\ADC_Manager1|ram_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[5]~41\,
	combout => \ADC_Manager1|ram_counter[6]~43_combout\,
	cout => \ADC_Manager1|ram_counter[6]~44\);

-- Location: LCCOMB_X14_Y11_N14
\ADC_Manager1|ram_counter[7]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[7]~45_combout\ = (\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|ram_counter[6]~44\ $ (GND))) # (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter[6]~44\ & VCC))
-- \ADC_Manager1|ram_counter[7]~46\ = CARRY((\ADC_Manager1|ram_counter\(7) & !\ADC_Manager1|ram_counter[6]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[6]~44\,
	combout => \ADC_Manager1|ram_counter[7]~45_combout\,
	cout => \ADC_Manager1|ram_counter[7]~46\);

-- Location: LCFF_X14_Y11_N15
\ADC_Manager1|ram_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[7]~45_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(7));

-- Location: LCCOMB_X14_Y11_N16
\ADC_Manager1|ram_counter[8]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[8]~47_combout\ = (\ADC_Manager1|ram_counter\(8) & (!\ADC_Manager1|ram_counter[7]~46\)) # (!\ADC_Manager1|ram_counter\(8) & ((\ADC_Manager1|ram_counter[7]~46\) # (GND)))
-- \ADC_Manager1|ram_counter[8]~48\ = CARRY((!\ADC_Manager1|ram_counter[7]~46\) # (!\ADC_Manager1|ram_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[7]~46\,
	combout => \ADC_Manager1|ram_counter[8]~47_combout\,
	cout => \ADC_Manager1|ram_counter[8]~48\);

-- Location: LCCOMB_X14_Y11_N18
\ADC_Manager1|ram_counter[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[9]~49_combout\ = (\ADC_Manager1|ram_counter\(9) & (\ADC_Manager1|ram_counter[8]~48\ $ (GND))) # (!\ADC_Manager1|ram_counter\(9) & (!\ADC_Manager1|ram_counter[8]~48\ & VCC))
-- \ADC_Manager1|ram_counter[9]~50\ = CARRY((\ADC_Manager1|ram_counter\(9) & !\ADC_Manager1|ram_counter[8]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[8]~48\,
	combout => \ADC_Manager1|ram_counter[9]~49_combout\,
	cout => \ADC_Manager1|ram_counter[9]~50\);

-- Location: LCFF_X14_Y11_N19
\ADC_Manager1|ram_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[9]~49_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(9));

-- Location: LCCOMB_X14_Y11_N22
\ADC_Manager1|ram_counter[11]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[11]~53_combout\ = (\ADC_Manager1|ram_counter\(11) & (\ADC_Manager1|ram_counter[10]~52\ $ (GND))) # (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter[10]~52\ & VCC))
-- \ADC_Manager1|ram_counter[11]~54\ = CARRY((\ADC_Manager1|ram_counter\(11) & !\ADC_Manager1|ram_counter[10]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[10]~52\,
	combout => \ADC_Manager1|ram_counter[11]~53_combout\,
	cout => \ADC_Manager1|ram_counter[11]~54\);

-- Location: LCFF_X14_Y11_N23
\ADC_Manager1|ram_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[11]~53_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(11));

-- Location: LCCOMB_X14_Y11_N24
\ADC_Manager1|ram_counter[12]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[12]~55_combout\ = (\ADC_Manager1|ram_counter\(12) & (!\ADC_Manager1|ram_counter[11]~54\)) # (!\ADC_Manager1|ram_counter\(12) & ((\ADC_Manager1|ram_counter[11]~54\) # (GND)))
-- \ADC_Manager1|ram_counter[12]~56\ = CARRY((!\ADC_Manager1|ram_counter[11]~54\) # (!\ADC_Manager1|ram_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[11]~54\,
	combout => \ADC_Manager1|ram_counter[12]~55_combout\,
	cout => \ADC_Manager1|ram_counter[12]~56\);

-- Location: LCCOMB_X14_Y11_N26
\ADC_Manager1|ram_counter[13]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[13]~57_combout\ = (\ADC_Manager1|ram_counter\(13) & (\ADC_Manager1|ram_counter[12]~56\ $ (GND))) # (!\ADC_Manager1|ram_counter\(13) & (!\ADC_Manager1|ram_counter[12]~56\ & VCC))
-- \ADC_Manager1|ram_counter[13]~58\ = CARRY((\ADC_Manager1|ram_counter\(13) & !\ADC_Manager1|ram_counter[12]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[12]~56\,
	combout => \ADC_Manager1|ram_counter[13]~57_combout\,
	cout => \ADC_Manager1|ram_counter[13]~58\);

-- Location: LCFF_X14_Y11_N27
\ADC_Manager1|ram_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[13]~57_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(13));

-- Location: LCCOMB_X14_Y11_N28
\ADC_Manager1|ram_counter[14]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[14]~59_combout\ = (\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter[13]~58\)) # (!\ADC_Manager1|ram_counter\(14) & ((\ADC_Manager1|ram_counter[13]~58\) # (GND)))
-- \ADC_Manager1|ram_counter[14]~60\ = CARRY((!\ADC_Manager1|ram_counter[13]~58\) # (!\ADC_Manager1|ram_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[13]~58\,
	combout => \ADC_Manager1|ram_counter[14]~59_combout\,
	cout => \ADC_Manager1|ram_counter[14]~60\);

-- Location: LCFF_X14_Y11_N29
\ADC_Manager1|ram_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[14]~59_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(14));

-- Location: LCCOMB_X14_Y11_N30
\ADC_Manager1|ram_counter[15]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[15]~61_combout\ = (\ADC_Manager1|ram_counter\(15) & (\ADC_Manager1|ram_counter[14]~60\ $ (GND))) # (!\ADC_Manager1|ram_counter\(15) & (!\ADC_Manager1|ram_counter[14]~60\ & VCC))
-- \ADC_Manager1|ram_counter[15]~62\ = CARRY((\ADC_Manager1|ram_counter\(15) & !\ADC_Manager1|ram_counter[14]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[14]~60\,
	combout => \ADC_Manager1|ram_counter[15]~61_combout\,
	cout => \ADC_Manager1|ram_counter[15]~62\);

-- Location: LCFF_X14_Y11_N31
\ADC_Manager1|ram_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[15]~61_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(15));

-- Location: LCCOMB_X14_Y10_N0
\ADC_Manager1|ram_counter[16]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[16]~63_combout\ = (\ADC_Manager1|ram_counter\(16) & (!\ADC_Manager1|ram_counter[15]~62\)) # (!\ADC_Manager1|ram_counter\(16) & ((\ADC_Manager1|ram_counter[15]~62\) # (GND)))
-- \ADC_Manager1|ram_counter[16]~64\ = CARRY((!\ADC_Manager1|ram_counter[15]~62\) # (!\ADC_Manager1|ram_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[15]~62\,
	combout => \ADC_Manager1|ram_counter[16]~63_combout\,
	cout => \ADC_Manager1|ram_counter[16]~64\);

-- Location: LCFF_X14_Y10_N1
\ADC_Manager1|ram_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[16]~63_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(16));

-- Location: LCCOMB_X14_Y10_N2
\ADC_Manager1|ram_counter[17]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[17]~65_combout\ = (\ADC_Manager1|ram_counter\(17) & (\ADC_Manager1|ram_counter[16]~64\ $ (GND))) # (!\ADC_Manager1|ram_counter\(17) & (!\ADC_Manager1|ram_counter[16]~64\ & VCC))
-- \ADC_Manager1|ram_counter[17]~66\ = CARRY((\ADC_Manager1|ram_counter\(17) & !\ADC_Manager1|ram_counter[16]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[16]~64\,
	combout => \ADC_Manager1|ram_counter[17]~65_combout\,
	cout => \ADC_Manager1|ram_counter[17]~66\);

-- Location: LCFF_X14_Y10_N3
\ADC_Manager1|ram_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[17]~65_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(17));

-- Location: LCCOMB_X14_Y10_N4
\ADC_Manager1|ram_counter[18]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[18]~67_combout\ = (\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter[17]~66\)) # (!\ADC_Manager1|ram_counter\(18) & ((\ADC_Manager1|ram_counter[17]~66\) # (GND)))
-- \ADC_Manager1|ram_counter[18]~68\ = CARRY((!\ADC_Manager1|ram_counter[17]~66\) # (!\ADC_Manager1|ram_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[17]~66\,
	combout => \ADC_Manager1|ram_counter[18]~67_combout\,
	cout => \ADC_Manager1|ram_counter[18]~68\);

-- Location: LCFF_X14_Y10_N5
\ADC_Manager1|ram_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[18]~67_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(18));

-- Location: LCCOMB_X14_Y10_N6
\ADC_Manager1|ram_counter[19]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[19]~69_combout\ = (\ADC_Manager1|ram_counter\(19) & (\ADC_Manager1|ram_counter[18]~68\ $ (GND))) # (!\ADC_Manager1|ram_counter\(19) & (!\ADC_Manager1|ram_counter[18]~68\ & VCC))
-- \ADC_Manager1|ram_counter[19]~70\ = CARRY((\ADC_Manager1|ram_counter\(19) & !\ADC_Manager1|ram_counter[18]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[18]~68\,
	combout => \ADC_Manager1|ram_counter[19]~69_combout\,
	cout => \ADC_Manager1|ram_counter[19]~70\);

-- Location: LCFF_X14_Y10_N7
\ADC_Manager1|ram_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[19]~69_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(19));

-- Location: LCCOMB_X13_Y10_N0
\ADC_Manager1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~2_combout\ = (!\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter\(19) & (!\ADC_Manager1|ram_counter\(16) & !\ADC_Manager1|ram_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(18),
	datab => \ADC_Manager1|ram_counter\(19),
	datac => \ADC_Manager1|ram_counter\(16),
	datad => \ADC_Manager1|ram_counter\(17),
	combout => \ADC_Manager1|Equal0~2_combout\);

-- Location: LCFF_X14_Y11_N25
\ADC_Manager1|ram_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[12]~55_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(12));

-- Location: LCCOMB_X14_Y11_N0
\ADC_Manager1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~1_combout\ = (!\ADC_Manager1|ram_counter\(13) & (!\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter\(12) & !\ADC_Manager1|ram_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(13),
	datab => \ADC_Manager1|ram_counter\(14),
	datac => \ADC_Manager1|ram_counter\(12),
	datad => \ADC_Manager1|ram_counter\(15),
	combout => \ADC_Manager1|Equal0~1_combout\);

-- Location: LCFF_X14_Y11_N17
\ADC_Manager1|ram_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[8]~47_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(8));

-- Location: LCCOMB_X13_Y11_N0
\ADC_Manager1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~0_combout\ = (!\ADC_Manager1|ram_counter\(10) & (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter\(8) & !\ADC_Manager1|ram_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(10),
	datab => \ADC_Manager1|ram_counter\(11),
	datac => \ADC_Manager1|ram_counter\(8),
	datad => \ADC_Manager1|ram_counter\(9),
	combout => \ADC_Manager1|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y11_N18
\ADC_Manager1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~4_combout\ = (\ADC_Manager1|Equal0~3_combout\ & (\ADC_Manager1|Equal0~2_combout\ & (\ADC_Manager1|Equal0~1_combout\ & \ADC_Manager1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~3_combout\,
	datab => \ADC_Manager1|Equal0~2_combout\,
	datac => \ADC_Manager1|Equal0~1_combout\,
	datad => \ADC_Manager1|Equal0~0_combout\,
	combout => \ADC_Manager1|Equal0~4_combout\);

-- Location: LCCOMB_X14_Y10_N8
\ADC_Manager1|ram_counter[20]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[20]~71_combout\ = (\ADC_Manager1|ram_counter\(20) & (!\ADC_Manager1|ram_counter[19]~70\)) # (!\ADC_Manager1|ram_counter\(20) & ((\ADC_Manager1|ram_counter[19]~70\) # (GND)))
-- \ADC_Manager1|ram_counter[20]~72\ = CARRY((!\ADC_Manager1|ram_counter[19]~70\) # (!\ADC_Manager1|ram_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[19]~70\,
	combout => \ADC_Manager1|ram_counter[20]~71_combout\,
	cout => \ADC_Manager1|ram_counter[20]~72\);

-- Location: LCFF_X14_Y10_N9
\ADC_Manager1|ram_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[20]~71_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(20));

-- Location: LCCOMB_X14_Y10_N14
\ADC_Manager1|ram_counter[23]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[23]~77_combout\ = (\ADC_Manager1|ram_counter\(23) & (\ADC_Manager1|ram_counter[22]~76\ $ (GND))) # (!\ADC_Manager1|ram_counter\(23) & (!\ADC_Manager1|ram_counter[22]~76\ & VCC))
-- \ADC_Manager1|ram_counter[23]~78\ = CARRY((\ADC_Manager1|ram_counter\(23) & !\ADC_Manager1|ram_counter[22]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[22]~76\,
	combout => \ADC_Manager1|ram_counter[23]~77_combout\,
	cout => \ADC_Manager1|ram_counter[23]~78\);

-- Location: LCFF_X14_Y10_N15
\ADC_Manager1|ram_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[23]~77_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(23));

-- Location: LCCOMB_X14_Y10_N16
\ADC_Manager1|ram_counter[24]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[24]~79_combout\ = (\ADC_Manager1|ram_counter\(24) & (!\ADC_Manager1|ram_counter[23]~78\)) # (!\ADC_Manager1|ram_counter\(24) & ((\ADC_Manager1|ram_counter[23]~78\) # (GND)))
-- \ADC_Manager1|ram_counter[24]~80\ = CARRY((!\ADC_Manager1|ram_counter[23]~78\) # (!\ADC_Manager1|ram_counter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[23]~78\,
	combout => \ADC_Manager1|ram_counter[24]~79_combout\,
	cout => \ADC_Manager1|ram_counter[24]~80\);

-- Location: LCCOMB_X14_Y10_N18
\ADC_Manager1|ram_counter[25]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[25]~81_combout\ = (\ADC_Manager1|ram_counter\(25) & (\ADC_Manager1|ram_counter[24]~80\ $ (GND))) # (!\ADC_Manager1|ram_counter\(25) & (!\ADC_Manager1|ram_counter[24]~80\ & VCC))
-- \ADC_Manager1|ram_counter[25]~82\ = CARRY((\ADC_Manager1|ram_counter\(25) & !\ADC_Manager1|ram_counter[24]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[24]~80\,
	combout => \ADC_Manager1|ram_counter[25]~81_combout\,
	cout => \ADC_Manager1|ram_counter[25]~82\);

-- Location: LCFF_X14_Y10_N19
\ADC_Manager1|ram_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[25]~81_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(25));

-- Location: LCCOMB_X14_Y10_N22
\ADC_Manager1|ram_counter[27]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[27]~85_combout\ = (\ADC_Manager1|ram_counter\(27) & (\ADC_Manager1|ram_counter[26]~84\ $ (GND))) # (!\ADC_Manager1|ram_counter\(27) & (!\ADC_Manager1|ram_counter[26]~84\ & VCC))
-- \ADC_Manager1|ram_counter[27]~86\ = CARRY((\ADC_Manager1|ram_counter\(27) & !\ADC_Manager1|ram_counter[26]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[26]~84\,
	combout => \ADC_Manager1|ram_counter[27]~85_combout\,
	cout => \ADC_Manager1|ram_counter[27]~86\);

-- Location: LCFF_X14_Y10_N23
\ADC_Manager1|ram_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[27]~85_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(27));

-- Location: LCCOMB_X14_Y10_N24
\ADC_Manager1|ram_counter[28]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[28]~87_combout\ = (\ADC_Manager1|ram_counter\(28) & (!\ADC_Manager1|ram_counter[27]~86\)) # (!\ADC_Manager1|ram_counter\(28) & ((\ADC_Manager1|ram_counter[27]~86\) # (GND)))
-- \ADC_Manager1|ram_counter[28]~88\ = CARRY((!\ADC_Manager1|ram_counter[27]~86\) # (!\ADC_Manager1|ram_counter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[27]~86\,
	combout => \ADC_Manager1|ram_counter[28]~87_combout\,
	cout => \ADC_Manager1|ram_counter[28]~88\);

-- Location: LCFF_X14_Y10_N25
\ADC_Manager1|ram_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[28]~87_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(28));

-- Location: LCFF_X14_Y10_N17
\ADC_Manager1|ram_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[24]~79_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(24));

-- Location: LCCOMB_X13_Y10_N4
\ADC_Manager1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~5_combout\ = (!\ADC_Manager1|ram_counter\(26) & (!\ADC_Manager1|ram_counter\(25) & (!\ADC_Manager1|ram_counter\(24) & !\ADC_Manager1|ram_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(26),
	datab => \ADC_Manager1|ram_counter\(25),
	datac => \ADC_Manager1|ram_counter\(24),
	datad => \ADC_Manager1|ram_counter\(27),
	combout => \ADC_Manager1|Equal0~5_combout\);

-- Location: LCCOMB_X14_Y10_N26
\ADC_Manager1|ram_counter[29]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[29]~89_combout\ = (\ADC_Manager1|ram_counter\(29) & (\ADC_Manager1|ram_counter[28]~88\ $ (GND))) # (!\ADC_Manager1|ram_counter\(29) & (!\ADC_Manager1|ram_counter[28]~88\ & VCC))
-- \ADC_Manager1|ram_counter[29]~90\ = CARRY((\ADC_Manager1|ram_counter\(29) & !\ADC_Manager1|ram_counter[28]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[28]~88\,
	combout => \ADC_Manager1|ram_counter[29]~89_combout\,
	cout => \ADC_Manager1|ram_counter[29]~90\);

-- Location: LCFF_X14_Y10_N27
\ADC_Manager1|ram_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[29]~89_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(29));

-- Location: LCCOMB_X14_Y10_N28
\ADC_Manager1|ram_counter[30]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[30]~91_combout\ = (\ADC_Manager1|ram_counter\(30) & (!\ADC_Manager1|ram_counter[29]~90\)) # (!\ADC_Manager1|ram_counter\(30) & ((\ADC_Manager1|ram_counter[29]~90\) # (GND)))
-- \ADC_Manager1|ram_counter[30]~92\ = CARRY((!\ADC_Manager1|ram_counter[29]~90\) # (!\ADC_Manager1|ram_counter\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[29]~90\,
	combout => \ADC_Manager1|ram_counter[30]~91_combout\,
	cout => \ADC_Manager1|ram_counter[30]~92\);

-- Location: LCFF_X14_Y10_N29
\ADC_Manager1|ram_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[30]~91_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(30));

-- Location: LCCOMB_X13_Y10_N22
\ADC_Manager1|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~6_combout\ = (!\ADC_Manager1|ram_counter\(29) & (!\ADC_Manager1|ram_counter\(28) & (\ADC_Manager1|Equal0~5_combout\ & !\ADC_Manager1|ram_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(29),
	datab => \ADC_Manager1|ram_counter\(28),
	datac => \ADC_Manager1|Equal0~5_combout\,
	datad => \ADC_Manager1|ram_counter\(30),
	combout => \ADC_Manager1|Equal0~6_combout\);

-- Location: LCFF_X14_Y11_N7
\ADC_Manager1|ram_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[3]~36_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(3));

-- Location: LCCOMB_X19_Y11_N12
\ADC_Manager1|ram_counter[0]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[0]~42_combout\ = \ADC_Manager1|ram_counter\(0) $ (\ADC_Manager1|ram_counter[0]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter[0]~31_combout\,
	combout => \ADC_Manager1|ram_counter[0]~42_combout\);

-- Location: LCFF_X19_Y11_N13
\ADC_Manager1|ram_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(0));

-- Location: LCCOMB_X19_Y11_N4
\ADC_Manager1|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~8_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Equal0~8_combout\);

-- Location: LCCOMB_X14_Y10_N30
\ADC_Manager1|ram_counter[31]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[31]~93_combout\ = \ADC_Manager1|ram_counter[30]~92\ $ (!\ADC_Manager1|ram_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(31),
	cin => \ADC_Manager1|ram_counter[30]~92\,
	combout => \ADC_Manager1|ram_counter[31]~93_combout\);

-- Location: LCFF_X14_Y10_N31
\ADC_Manager1|ram_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[31]~93_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(31));

-- Location: LCFF_X14_Y11_N13
\ADC_Manager1|ram_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[6]~43_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(6));

-- Location: LCFF_X14_Y11_N11
\ADC_Manager1|ram_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[5]~40_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(5));

-- Location: LCCOMB_X20_Y11_N2
\ADC_Manager1|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~9_combout\ = (!\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter\(6) & (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|ram_counter\(6),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(7),
	combout => \ADC_Manager1|Equal0~9_combout\);

-- Location: LCCOMB_X20_Y11_N4
\ADC_Manager1|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~10_combout\ = (\ADC_Manager1|Equal0~8_combout\ & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal0~8_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|Equal0~9_combout\,
	combout => \ADC_Manager1|Equal0~10_combout\);

-- Location: LCCOMB_X14_Y8_N2
\ADC_Manager1|ram_counter[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[0]~31_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (((!\ADC_Manager1|Equal0~10_combout\) # (!\ADC_Manager1|Equal0~6_combout\)) # (!\ADC_Manager1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|Equal0~6_combout\,
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|ram_counter[0]~31_combout\);

-- Location: LCCOMB_X7_Y6_N0
\ADC_Manager1|bit_counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[0]~32_combout\ = \ADC_Manager1|bit_counter\(0) $ (VCC)
-- \ADC_Manager1|bit_counter[0]~33\ = CARRY(\ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|bit_counter[0]~32_combout\,
	cout => \ADC_Manager1|bit_counter[0]~33\);

-- Location: LCCOMB_X8_Y6_N10
\ADC_Manager1|Selector473~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector473~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(0),
	combout => \ADC_Manager1|Selector473~0_combout\);

-- Location: LCCOMB_X18_Y13_N0
\ADC_Manager1|counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[0]~32_combout\ = \ADC_Manager1|counter\(0) $ (VCC)
-- \ADC_Manager1|counter[0]~33\ = CARRY(\ADC_Manager1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|counter[0]~32_combout\,
	cout => \ADC_Manager1|counter[0]~33\);

-- Location: LCCOMB_X17_Y13_N0
\ADC_Manager1|Selector441~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector441~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(0),
	combout => \ADC_Manager1|Selector441~0_combout\);

-- Location: LCCOMB_X7_Y5_N10
\ADC_Manager1|bit_counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[21]~74_combout\ = (\ADC_Manager1|bit_counter\(21) & (!\ADC_Manager1|bit_counter[20]~73\)) # (!\ADC_Manager1|bit_counter\(21) & ((\ADC_Manager1|bit_counter[20]~73\) # (GND)))
-- \ADC_Manager1|bit_counter[21]~75\ = CARRY((!\ADC_Manager1|bit_counter[20]~73\) # (!\ADC_Manager1|bit_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[20]~73\,
	combout => \ADC_Manager1|bit_counter[21]~74_combout\,
	cout => \ADC_Manager1|bit_counter[21]~75\);

-- Location: LCCOMB_X7_Y5_N14
\ADC_Manager1|bit_counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[23]~78_combout\ = (\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|bit_counter[22]~77\)) # (!\ADC_Manager1|bit_counter\(23) & ((\ADC_Manager1|bit_counter[22]~77\) # (GND)))
-- \ADC_Manager1|bit_counter[23]~79\ = CARRY((!\ADC_Manager1|bit_counter[22]~77\) # (!\ADC_Manager1|bit_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[22]~77\,
	combout => \ADC_Manager1|bit_counter[23]~78_combout\,
	cout => \ADC_Manager1|bit_counter[23]~79\);

-- Location: LCCOMB_X6_Y5_N0
\ADC_Manager1|Selector450~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector450~0_combout\ = (\ADC_Manager1|bit_counter\(23) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(23),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector450~0_combout\);

-- Location: LCFF_X7_Y5_N15
\ADC_Manager1|bit_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector450~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(23));

-- Location: LCCOMB_X7_Y5_N16
\ADC_Manager1|bit_counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[24]~80_combout\ = (\ADC_Manager1|bit_counter\(24) & (\ADC_Manager1|bit_counter[23]~79\ $ (GND))) # (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|bit_counter[23]~79\ & VCC))
-- \ADC_Manager1|bit_counter[24]~81\ = CARRY((\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|bit_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[23]~79\,
	combout => \ADC_Manager1|bit_counter[24]~80_combout\,
	cout => \ADC_Manager1|bit_counter[24]~81\);

-- Location: LCCOMB_X7_Y8_N22
\ADC_Manager1|Selector449~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector449~0_combout\ = (\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(24),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector449~0_combout\);

-- Location: LCFF_X7_Y5_N17
\ADC_Manager1|bit_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector449~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(24));

-- Location: LCCOMB_X7_Y5_N18
\ADC_Manager1|bit_counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[25]~82_combout\ = (\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|bit_counter[24]~81\)) # (!\ADC_Manager1|bit_counter\(25) & ((\ADC_Manager1|bit_counter[24]~81\) # (GND)))
-- \ADC_Manager1|bit_counter[25]~83\ = CARRY((!\ADC_Manager1|bit_counter[24]~81\) # (!\ADC_Manager1|bit_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[24]~81\,
	combout => \ADC_Manager1|bit_counter[25]~82_combout\,
	cout => \ADC_Manager1|bit_counter[25]~83\);

-- Location: LCCOMB_X8_Y5_N10
\ADC_Manager1|Selector448~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector448~0_combout\ = (\ADC_Manager1|bit_counter\(25) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(25),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector448~0_combout\);

-- Location: LCFF_X7_Y5_N19
\ADC_Manager1|bit_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector448~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(25));

-- Location: LCCOMB_X7_Y8_N10
\ADC_Manager1|Selector446~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector446~0_combout\ = (\ADC_Manager1|bit_counter\(27) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(27),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector446~0_combout\);

-- Location: LCFF_X7_Y5_N23
\ADC_Manager1|bit_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector446~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(27));

-- Location: LCCOMB_X7_Y8_N20
\ADC_Manager1|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~8_combout\ = (!\ADC_Manager1|bit_counter\(26) & (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|bit_counter\(25) & !\ADC_Manager1|bit_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(26),
	datab => \ADC_Manager1|bit_counter\(24),
	datac => \ADC_Manager1|bit_counter\(25),
	datad => \ADC_Manager1|bit_counter\(27),
	combout => \ADC_Manager1|Equal2~8_combout\);

-- Location: LCCOMB_X8_Y6_N22
\ADC_Manager1|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~3_combout\ = (!\ADC_Manager1|bit_counter\(12) & (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter\(15) & !\ADC_Manager1|bit_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(12),
	datab => \ADC_Manager1|bit_counter\(14),
	datac => \ADC_Manager1|bit_counter\(15),
	datad => \ADC_Manager1|bit_counter\(13),
	combout => \ADC_Manager1|Equal2~3_combout\);

-- Location: LCCOMB_X7_Y6_N6
\ADC_Manager1|bit_counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[3]~38_combout\ = (\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|bit_counter[2]~37\)) # (!\ADC_Manager1|bit_counter\(3) & ((\ADC_Manager1|bit_counter[2]~37\) # (GND)))
-- \ADC_Manager1|bit_counter[3]~39\ = CARRY((!\ADC_Manager1|bit_counter[2]~37\) # (!\ADC_Manager1|bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[2]~37\,
	combout => \ADC_Manager1|bit_counter[3]~38_combout\,
	cout => \ADC_Manager1|bit_counter[3]~39\);

-- Location: LCCOMB_X8_Y6_N14
\ADC_Manager1|Selector470~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector470~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(3),
	combout => \ADC_Manager1|Selector470~0_combout\);

-- Location: LCFF_X7_Y6_N7
\ADC_Manager1|bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector470~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(3));

-- Location: LCCOMB_X8_Y6_N4
\ADC_Manager1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~0_combout\ = (\ADC_Manager1|bit_counter\(0) & (!\ADC_Manager1|bit_counter\(2) & (!\ADC_Manager1|bit_counter\(3) & \ADC_Manager1|bit_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(0),
	datab => \ADC_Manager1|bit_counter\(2),
	datac => \ADC_Manager1|bit_counter\(3),
	datad => \ADC_Manager1|bit_counter\(1),
	combout => \ADC_Manager1|Equal2~0_combout\);

-- Location: LCCOMB_X7_Y6_N20
\ADC_Manager1|bit_counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[10]~52_combout\ = (\ADC_Manager1|bit_counter\(10) & (\ADC_Manager1|bit_counter[9]~51\ $ (GND))) # (!\ADC_Manager1|bit_counter\(10) & (!\ADC_Manager1|bit_counter[9]~51\ & VCC))
-- \ADC_Manager1|bit_counter[10]~53\ = CARRY((\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|bit_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[9]~51\,
	combout => \ADC_Manager1|bit_counter[10]~52_combout\,
	cout => \ADC_Manager1|bit_counter[10]~53\);

-- Location: LCCOMB_X8_Y6_N18
\ADC_Manager1|Selector463~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector463~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(10),
	combout => \ADC_Manager1|Selector463~0_combout\);

-- Location: LCFF_X7_Y6_N21
\ADC_Manager1|bit_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector463~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(10));

-- Location: LCCOMB_X7_Y6_N16
\ADC_Manager1|bit_counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[8]~48_combout\ = (\ADC_Manager1|bit_counter\(8) & (\ADC_Manager1|bit_counter[7]~47\ $ (GND))) # (!\ADC_Manager1|bit_counter\(8) & (!\ADC_Manager1|bit_counter[7]~47\ & VCC))
-- \ADC_Manager1|bit_counter[8]~49\ = CARRY((\ADC_Manager1|bit_counter\(8) & !\ADC_Manager1|bit_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[7]~47\,
	combout => \ADC_Manager1|bit_counter[8]~48_combout\,
	cout => \ADC_Manager1|bit_counter[8]~49\);

-- Location: LCCOMB_X8_Y6_N0
\ADC_Manager1|Selector465~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector465~0_combout\ = (\ADC_Manager1|bit_counter\(8) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(8),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector465~0_combout\);

-- Location: LCFF_X7_Y6_N17
\ADC_Manager1|bit_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector465~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(8));

-- Location: LCCOMB_X8_Y6_N28
\ADC_Manager1|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~2_combout\ = (!\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|bit_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(9),
	datab => \ADC_Manager1|bit_counter\(11),
	datac => \ADC_Manager1|bit_counter\(10),
	datad => \ADC_Manager1|bit_counter\(8),
	combout => \ADC_Manager1|Equal2~2_combout\);

-- Location: LCCOMB_X8_Y6_N20
\ADC_Manager1|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~4_combout\ = (\ADC_Manager1|Equal2~1_combout\ & (\ADC_Manager1|Equal2~3_combout\ & (\ADC_Manager1|Equal2~0_combout\ & \ADC_Manager1|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~1_combout\,
	datab => \ADC_Manager1|Equal2~3_combout\,
	datac => \ADC_Manager1|Equal2~0_combout\,
	datad => \ADC_Manager1|Equal2~2_combout\,
	combout => \ADC_Manager1|Equal2~4_combout\);

-- Location: LCCOMB_X14_Y8_N26
\ADC_Manager1|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~10_combout\ = (\ADC_Manager1|Equal2~9_combout\ & (\ADC_Manager1|Equal2~7_combout\ & (\ADC_Manager1|Equal2~8_combout\ & \ADC_Manager1|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~9_combout\,
	datab => \ADC_Manager1|Equal2~7_combout\,
	datac => \ADC_Manager1|Equal2~8_combout\,
	datad => \ADC_Manager1|Equal2~4_combout\,
	combout => \ADC_Manager1|Equal2~10_combout\);

-- Location: LCCOMB_X14_Y8_N0
\ADC_Manager1|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~3_combout\ = (\ADC_Manager1|Selector2~0_combout\ & (!\ADC_Manager1|ram_counter[0]~31_combout\ & ((\ADC_Manager1|Equal2~10_combout\) # (!\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~0_combout\,
	datab => \ADC_Manager1|Equal2~10_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|ram_counter[0]~31_combout\,
	combout => \ADC_Manager1|Selector2~3_combout\);

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(0),
	combout => \ADC_IN~combout\(0));

-- Location: LCCOMB_X7_Y4_N0
\adc_ram_shifter_1|data_a_1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[0]~feeder_combout\ = \ADC_IN~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(0),
	combout => \adc_ram_shifter_1|data_a_1[0]~feeder_combout\);

-- Location: LCFF_X7_Y4_N1
\adc_ram_shifter_1|data_a_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(0));

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(1),
	combout => \ADC_IN~combout\(1));

-- Location: LCCOMB_X4_Y5_N8
\adc_ram_shifter_1|data_a_1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[1]~feeder_combout\ = \ADC_IN~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(1),
	combout => \adc_ram_shifter_1|data_a_1[1]~feeder_combout\);

-- Location: LCFF_X4_Y5_N9
\adc_ram_shifter_1|data_a_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(1));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(2),
	combout => \ADC_IN~combout\(2));

-- Location: LCCOMB_X8_Y7_N16
\adc_ram_shifter_1|data_a_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[2]~feeder_combout\ = \ADC_IN~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(2),
	combout => \adc_ram_shifter_1|data_a_1[2]~feeder_combout\);

-- Location: LCFF_X8_Y7_N17
\adc_ram_shifter_1|data_a_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(2));

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(3),
	combout => \ADC_IN~combout\(3));

-- Location: LCCOMB_X7_Y4_N22
\adc_ram_shifter_1|data_a_1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[3]~feeder_combout\ = \ADC_IN~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(3),
	combout => \adc_ram_shifter_1|data_a_1[3]~feeder_combout\);

-- Location: LCFF_X7_Y4_N23
\adc_ram_shifter_1|data_a_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(3));

-- Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(4),
	combout => \ADC_IN~combout\(4));

-- Location: LCCOMB_X5_Y4_N16
\adc_ram_shifter_1|data_a_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[4]~feeder_combout\ = \ADC_IN~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(4),
	combout => \adc_ram_shifter_1|data_a_1[4]~feeder_combout\);

-- Location: LCFF_X5_Y4_N17
\adc_ram_shifter_1|data_a_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(4));

-- Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(5),
	combout => \ADC_IN~combout\(5));

-- Location: LCCOMB_X8_Y7_N2
\adc_ram_shifter_1|data_a_1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[5]~feeder_combout\ = \ADC_IN~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|data_a_1[5]~feeder_combout\);

-- Location: LCFF_X8_Y7_N3
\adc_ram_shifter_1|data_a_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(5));

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(6),
	combout => \ADC_IN~combout\(6));

-- Location: LCCOMB_X10_Y7_N30
\adc_ram_shifter_1|data_a_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[6]~feeder_combout\ = \ADC_IN~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(6),
	combout => \adc_ram_shifter_1|data_a_1[6]~feeder_combout\);

-- Location: LCFF_X10_Y7_N31
\adc_ram_shifter_1|data_a_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(6));

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(7),
	combout => \ADC_IN~combout\(7));

-- Location: LCCOMB_X4_Y5_N18
\adc_ram_shifter_1|data_a_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[7]~feeder_combout\ = \ADC_IN~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(7),
	combout => \adc_ram_shifter_1|data_a_1[7]~feeder_combout\);

-- Location: LCFF_X4_Y5_N19
\adc_ram_shifter_1|data_a_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(7));

-- Location: M4K_X11_Y7
\ram1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X10_Y7_N11
\adc_ram_shifter_1|data_b_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(17));

-- Location: LCFF_X10_Y7_N21
\adc_ram_shifter_1|data_b_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(18));

-- Location: LCCOMB_X10_Y10_N2
\adc_ram_shifter_1|data_b_1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[19]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data_b_1[19]~feeder_combout\);

-- Location: LCFF_X10_Y10_N3
\adc_ram_shifter_1|data_b_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(19));

-- Location: LCCOMB_X10_Y7_N6
\adc_ram_shifter_1|data_b_1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[20]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(12),
	combout => \adc_ram_shifter_1|data_b_1[20]~feeder_combout\);

-- Location: LCFF_X10_Y7_N7
\adc_ram_shifter_1|data_b_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(20));

-- Location: LCFF_X10_Y7_N9
\adc_ram_shifter_1|data_b_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(21));

-- Location: LCFF_X10_Y10_N29
\adc_ram_shifter_1|data_b_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(22));

-- Location: LCFF_X12_Y10_N11
\adc_ram_shifter_1|data_b_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(23));

-- Location: LCCOMB_X10_Y7_N26
\adc_ram_shifter_1|data_b_1[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[33]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \adc_ram_shifter_1|data_b_1[33]~feeder_combout\);

-- Location: LCFF_X10_Y7_N27
\adc_ram_shifter_1|data_b_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(33));

-- Location: M4K_X11_Y10
\ram1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y9_N16
\adc_ram_shifter_1|data_b_1[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[38]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(30),
	combout => \adc_ram_shifter_1|data_b_1[38]~feeder_combout\);

-- Location: LCFF_X10_Y9_N17
\adc_ram_shifter_1|data_b_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(38));

-- Location: LCCOMB_X12_Y9_N18
\adc_ram_shifter_1|data_b_1[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[39]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(31),
	combout => \adc_ram_shifter_1|data_b_1[39]~feeder_combout\);

-- Location: LCFF_X12_Y9_N19
\adc_ram_shifter_1|data_b_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(39));

-- Location: LCFF_X12_Y9_N25
\adc_ram_shifter_1|data_a_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(120));

-- Location: LCFF_X13_Y9_N9
\adc_ram_shifter_1|data_a_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(50));

-- Location: LCCOMB_X13_Y9_N6
\adc_ram_shifter_1|data_a_1[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[51]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(43),
	combout => \adc_ram_shifter_1|data_a_1[51]~feeder_combout\);

-- Location: LCFF_X13_Y9_N7
\adc_ram_shifter_1|data_a_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(51));

-- Location: LCFF_X10_Y6_N1
\adc_ram_shifter_1|data_b_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(49));

-- Location: LCCOMB_X10_Y6_N10
\adc_ram_shifter_1|data_b_1[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[50]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(42),
	combout => \adc_ram_shifter_1|data_b_1[50]~feeder_combout\);

-- Location: LCFF_X10_Y6_N11
\adc_ram_shifter_1|data_b_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(50));

-- Location: LCCOMB_X10_Y10_N6
\adc_ram_shifter_1|data_b_1[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[51]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(43),
	combout => \adc_ram_shifter_1|data_b_1[51]~feeder_combout\);

-- Location: LCFF_X10_Y10_N7
\adc_ram_shifter_1|data_b_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(51));

-- Location: M4K_X11_Y6
\ram1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y6_N20
\adc_ram_shifter_1|data_b_1[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[71]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(63),
	combout => \adc_ram_shifter_1|data_b_1[71]~feeder_combout\);

-- Location: LCFF_X10_Y6_N21
\adc_ram_shifter_1|data_b_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(71));

-- Location: LCCOMB_X10_Y6_N26
\adc_ram_shifter_1|data_b_1[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[70]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(62),
	combout => \adc_ram_shifter_1|data_b_1[70]~feeder_combout\);

-- Location: LCFF_X10_Y6_N27
\adc_ram_shifter_1|data_b_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(70));

-- Location: LCCOMB_X10_Y6_N6
\adc_ram_shifter_1|data_b_1[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[63]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(55),
	combout => \adc_ram_shifter_1|data_b_1[63]~feeder_combout\);

-- Location: LCFF_X10_Y6_N7
\adc_ram_shifter_1|data_b_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(63));

-- Location: LCCOMB_X10_Y6_N12
\adc_ram_shifter_1|data_b_1[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[62]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(54),
	combout => \adc_ram_shifter_1|data_b_1[62]~feeder_combout\);

-- Location: LCFF_X10_Y6_N13
\adc_ram_shifter_1|data_b_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(62));

-- Location: LCCOMB_X10_Y6_N14
\adc_ram_shifter_1|data_b_1[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[61]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(53),
	combout => \adc_ram_shifter_1|data_b_1[61]~feeder_combout\);

-- Location: LCFF_X10_Y6_N15
\adc_ram_shifter_1|data_b_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(61));

-- Location: LCFF_X10_Y6_N17
\adc_ram_shifter_1|data_b_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(60));

-- Location: LCCOMB_X10_Y6_N22
\adc_ram_shifter_1|data_b_1[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[59]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(51),
	combout => \adc_ram_shifter_1|data_b_1[59]~feeder_combout\);

-- Location: LCFF_X10_Y6_N23
\adc_ram_shifter_1|data_b_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(59));

-- Location: LCFF_X10_Y6_N5
\adc_ram_shifter_1|data_b_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(58));

-- Location: LCCOMB_X10_Y6_N28
\adc_ram_shifter_1|data_b_1[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[57]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(49),
	combout => \adc_ram_shifter_1|data_b_1[57]~feeder_combout\);

-- Location: LCFF_X10_Y6_N29
\adc_ram_shifter_1|data_b_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(57));

-- Location: LCFF_X12_Y6_N15
\adc_ram_shifter_1|data_a_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(71));

-- Location: LCFF_X12_Y6_N21
\adc_ram_shifter_1|data_a_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(70));

-- Location: LCFF_X12_Y6_N13
\adc_ram_shifter_1|data_a_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(63));

-- Location: LCFF_X12_Y6_N3
\adc_ram_shifter_1|data_a_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(62));

-- Location: LCCOMB_X12_Y6_N0
\adc_ram_shifter_1|data_a_1[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[61]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data_a_1[61]~feeder_combout\);

-- Location: LCFF_X12_Y6_N1
\adc_ram_shifter_1|data_a_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(61));

-- Location: LCCOMB_X12_Y6_N6
\adc_ram_shifter_1|data_a_1[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[60]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(52),
	combout => \adc_ram_shifter_1|data_a_1[60]~feeder_combout\);

-- Location: LCFF_X12_Y6_N7
\adc_ram_shifter_1|data_a_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(60));

-- Location: LCCOMB_X12_Y6_N24
\adc_ram_shifter_1|data_a_1[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[59]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data_a_1[59]~feeder_combout\);

-- Location: LCFF_X12_Y6_N25
\adc_ram_shifter_1|data_a_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(59));

-- Location: LCFF_X10_Y6_N3
\adc_ram_shifter_1|data_a_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(58));

-- Location: LCCOMB_X12_Y6_N18
\adc_ram_shifter_1|data_a_1[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[57]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(49),
	combout => \adc_ram_shifter_1|data_a_1[57]~feeder_combout\);

-- Location: LCFF_X12_Y6_N19
\adc_ram_shifter_1|data_a_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(57));

-- Location: LCCOMB_X10_Y6_N30
\adc_ram_shifter_1|data_b_1[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[56]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(48),
	combout => \adc_ram_shifter_1|data_b_1[56]~feeder_combout\);

-- Location: LCFF_X10_Y6_N31
\adc_ram_shifter_1|data_b_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(56));

-- Location: LCCOMB_X10_Y1_N30
\adc_ram_shifter_1|data_b_1[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[69]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(61),
	combout => \adc_ram_shifter_1|data_b_1[69]~feeder_combout\);

-- Location: LCFF_X10_Y1_N31
\adc_ram_shifter_1|data_b_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(69));

-- Location: LCFF_X12_Y1_N9
\adc_ram_shifter_1|data_a_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(78));

-- Location: LCFF_X12_Y1_N19
\adc_ram_shifter_1|data_a_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(79));

-- Location: LCFF_X10_Y1_N29
\adc_ram_shifter_1|data_b_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(78));

-- Location: LCFF_X12_Y5_N9
\adc_ram_shifter_1|data_b_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(79));

-- Location: M4K_X11_Y1
\ram1|altsyncram_component|auto_generated|ram_block1a64\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 64,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 64,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCFF_X10_Y1_N19
\adc_ram_shifter_1|data_b_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(87));

-- Location: LCFF_X12_Y1_N15
\adc_ram_shifter_1|data_b_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(78),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(86));

-- Location: LCCOMB_X10_Y1_N8
\adc_ram_shifter_1|data_b_1[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[85]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(77),
	combout => \adc_ram_shifter_1|data_b_1[85]~feeder_combout\);

-- Location: LCFF_X10_Y1_N9
\adc_ram_shifter_1|data_b_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(85));

-- Location: LCFF_X10_Y1_N3
\adc_ram_shifter_1|data_b_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(84));

-- Location: LCCOMB_X10_Y1_N10
\adc_ram_shifter_1|data_b_1[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[77]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(69),
	combout => \adc_ram_shifter_1|data_b_1[77]~feeder_combout\);

-- Location: LCFF_X10_Y1_N11
\adc_ram_shifter_1|data_b_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(77));

-- Location: LCFF_X10_Y1_N5
\adc_ram_shifter_1|data_b_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(76));

-- Location: LCCOMB_X10_Y1_N14
\adc_ram_shifter_1|data_b_1[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[75]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(67),
	combout => \adc_ram_shifter_1|data_b_1[75]~feeder_combout\);

-- Location: LCFF_X10_Y1_N15
\adc_ram_shifter_1|data_b_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(75));

-- Location: LCFF_X12_Y1_N29
\adc_ram_shifter_1|data_a_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(87));

-- Location: LCCOMB_X12_Y1_N24
\adc_ram_shifter_1|data_a_1[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[86]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(78),
	combout => \adc_ram_shifter_1|data_a_1[86]~feeder_combout\);

-- Location: LCFF_X12_Y1_N25
\adc_ram_shifter_1|data_a_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(86));

-- Location: LCCOMB_X13_Y1_N10
\adc_ram_shifter_1|data_a_1[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[85]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(77),
	combout => \adc_ram_shifter_1|data_a_1[85]~feeder_combout\);

-- Location: LCFF_X13_Y1_N11
\adc_ram_shifter_1|data_a_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(85));

-- Location: LCCOMB_X12_Y1_N10
\adc_ram_shifter_1|data_a_1[84]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[84]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(76),
	combout => \adc_ram_shifter_1|data_a_1[84]~feeder_combout\);

-- Location: LCFF_X12_Y1_N11
\adc_ram_shifter_1|data_a_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[84]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(84));

-- Location: LCFF_X12_Y1_N23
\adc_ram_shifter_1|data_a_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(77));

-- Location: LCFF_X12_Y1_N1
\adc_ram_shifter_1|data_a_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(76));

-- Location: LCFF_X12_Y1_N31
\adc_ram_shifter_1|data_a_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(75));

-- Location: LCFF_X10_Y1_N13
\adc_ram_shifter_1|data_b_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(74));

-- Location: LCFF_X10_Y1_N7
\adc_ram_shifter_1|data_b_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(73));

-- Location: LCFF_X10_Y1_N17
\adc_ram_shifter_1|data_b_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(72));

-- Location: LCCOMB_X12_Y4_N20
\adc_ram_shifter_1|data_a_1[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[94]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(86),
	combout => \adc_ram_shifter_1|data_a_1[94]~feeder_combout\);

-- Location: LCFF_X12_Y4_N21
\adc_ram_shifter_1|data_a_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(94));

-- Location: LCFF_X12_Y4_N7
\adc_ram_shifter_1|data_a_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(95));

-- Location: LCFF_X12_Y1_N17
\adc_ram_shifter_1|data_b_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(93));

-- Location: LCCOMB_X10_Y4_N4
\adc_ram_shifter_1|data_b_1[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[94]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data_b_1[94]~feeder_combout\);

-- Location: LCFF_X10_Y4_N5
\adc_ram_shifter_1|data_b_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(94));

-- Location: LCCOMB_X10_Y1_N24
\adc_ram_shifter_1|data_b_1[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[95]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(87),
	combout => \adc_ram_shifter_1|data_b_1[95]~feeder_combout\);

-- Location: LCFF_X10_Y1_N25
\adc_ram_shifter_1|data_b_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(95));

-- Location: M4K_X11_Y4
\ram1|altsyncram_component|auto_generated|ram_block1a80\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 80,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 80,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCFF_X12_Y4_N15
\adc_ram_shifter_1|data_b_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(103));

-- Location: LCFF_X10_Y4_N1
\adc_ram_shifter_1|data_b_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(102));

-- Location: LCFF_X10_Y4_N27
\adc_ram_shifter_1|data_b_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(101));

-- Location: LCCOMB_X10_Y4_N12
\adc_ram_shifter_1|data_b_1[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[100]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(92),
	combout => \adc_ram_shifter_1|data_b_1[100]~feeder_combout\);

-- Location: LCFF_X10_Y4_N13
\adc_ram_shifter_1|data_b_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[100]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(100));

-- Location: LCFF_X10_Y4_N7
\adc_ram_shifter_1|data_b_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(99));

-- Location: LCCOMB_X10_Y4_N16
\adc_ram_shifter_1|data_b_1[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[98]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(90),
	combout => \adc_ram_shifter_1|data_b_1[98]~feeder_combout\);

-- Location: LCFF_X10_Y4_N17
\adc_ram_shifter_1|data_b_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(98));

-- Location: LCCOMB_X12_Y4_N12
\adc_ram_shifter_1|data_a_1[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[103]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(95),
	combout => \adc_ram_shifter_1|data_a_1[103]~feeder_combout\);

-- Location: LCFF_X12_Y4_N13
\adc_ram_shifter_1|data_a_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(103));

-- Location: LCFF_X12_Y4_N11
\adc_ram_shifter_1|data_a_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(102));

-- Location: LCCOMB_X12_Y4_N24
\adc_ram_shifter_1|data_a_1[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[101]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(93),
	combout => \adc_ram_shifter_1|data_a_1[101]~feeder_combout\);

-- Location: LCFF_X12_Y4_N25
\adc_ram_shifter_1|data_a_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[101]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(101));

-- Location: LCCOMB_X12_Y4_N18
\adc_ram_shifter_1|data_a_1[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[100]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(92),
	combout => \adc_ram_shifter_1|data_a_1[100]~feeder_combout\);

-- Location: LCFF_X12_Y4_N19
\adc_ram_shifter_1|data_a_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[100]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(100));

-- Location: LCCOMB_X12_Y4_N8
\adc_ram_shifter_1|data_a_1[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[99]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_1[99]~feeder_combout\);

-- Location: LCFF_X12_Y4_N9
\adc_ram_shifter_1|data_a_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[99]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(99));

-- Location: LCCOMB_X12_Y4_N2
\adc_ram_shifter_1|data_a_1[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[98]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(90),
	combout => \adc_ram_shifter_1|data_a_1[98]~feeder_combout\);

-- Location: LCFF_X12_Y4_N3
\adc_ram_shifter_1|data_a_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(98));

-- Location: LCFF_X10_Y4_N29
\adc_ram_shifter_1|data_b_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(100),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(108));

-- Location: LCCOMB_X12_Y5_N18
\adc_ram_shifter_1|data_b_1[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[109]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(101),
	combout => \adc_ram_shifter_1|data_b_1[109]~feeder_combout\);

-- Location: LCFF_X12_Y5_N19
\adc_ram_shifter_1|data_b_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[109]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(109));

-- Location: LCFF_X10_Y4_N11
\adc_ram_shifter_1|data_b_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(110));

-- Location: LCFF_X12_Y5_N21
\adc_ram_shifter_1|data_a_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(111));

-- Location: LCCOMB_X10_Y4_N20
\adc_ram_shifter_1|data_b_1[111]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[111]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(103),
	combout => \adc_ram_shifter_1|data_b_1[111]~feeder_combout\);

-- Location: LCFF_X10_Y4_N21
\adc_ram_shifter_1|data_b_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[111]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(111));

-- Location: M4K_X11_Y5
\ram1|altsyncram_component|auto_generated|ram_block1a96\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 96,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 96,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCFF_X10_Y5_N23
\adc_ram_shifter_1|data_b_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(119));

-- Location: LCCOMB_X10_Y5_N4
\adc_ram_shifter_1|data_b_1[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[118]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(110),
	combout => \adc_ram_shifter_1|data_b_1[118]~feeder_combout\);

-- Location: LCFF_X10_Y5_N5
\adc_ram_shifter_1|data_b_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[118]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(118));

-- Location: LCCOMB_X10_Y5_N10
\adc_ram_shifter_1|data_b_1[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[117]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_1[117]~feeder_combout\);

-- Location: LCFF_X10_Y5_N11
\adc_ram_shifter_1|data_b_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(117));

-- Location: LCFF_X10_Y5_N9
\adc_ram_shifter_1|data_b_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(108),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(116));

-- Location: LCCOMB_X10_Y5_N30
\adc_ram_shifter_1|data_b_1[115]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[115]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(107),
	combout => \adc_ram_shifter_1|data_b_1[115]~feeder_combout\);

-- Location: LCFF_X10_Y5_N31
\adc_ram_shifter_1|data_b_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[115]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(115));

-- Location: LCFF_X10_Y5_N17
\adc_ram_shifter_1|data_b_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(114));

-- Location: LCCOMB_X10_Y5_N14
\adc_ram_shifter_1|data_b_1[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[113]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data_b_1[113]~feeder_combout\);

-- Location: LCFF_X10_Y5_N15
\adc_ram_shifter_1|data_b_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[113]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(113));

-- Location: LCFF_X10_Y5_N1
\adc_ram_shifter_1|data_b_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(104),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(112));

-- Location: LCCOMB_X13_Y5_N22
\adc_ram_shifter_1|data_a_1[119]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[119]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(111),
	combout => \adc_ram_shifter_1|data_a_1[119]~feeder_combout\);

-- Location: LCFF_X13_Y5_N23
\adc_ram_shifter_1|data_a_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[119]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(119));

-- Location: LCCOMB_X13_Y5_N8
\adc_ram_shifter_1|data_a_1[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[118]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(110),
	combout => \adc_ram_shifter_1|data_a_1[118]~feeder_combout\);

-- Location: LCFF_X13_Y5_N9
\adc_ram_shifter_1|data_a_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[118]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(118));

-- Location: LCFF_X12_Y5_N23
\adc_ram_shifter_1|data_a_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(109),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(117));

-- Location: LCFF_X12_Y5_N13
\adc_ram_shifter_1|data_a_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(108),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(116));

-- Location: LCFF_X12_Y5_N31
\adc_ram_shifter_1|data_a_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(115));

-- Location: LCFF_X12_Y5_N5
\adc_ram_shifter_1|data_a_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(114));

-- Location: LCCOMB_X12_Y5_N14
\adc_ram_shifter_1|data_a_1[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[113]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data_a_1[113]~feeder_combout\);

-- Location: LCFF_X12_Y5_N15
\adc_ram_shifter_1|data_a_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[113]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(113));

-- Location: LCCOMB_X12_Y5_N24
\adc_ram_shifter_1|data_a_1[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[112]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data_a_1[112]~feeder_combout\);

-- Location: LCFF_X12_Y5_N25
\adc_ram_shifter_1|data_a_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(112));

-- Location: LCFF_X10_Y5_N25
\adc_ram_shifter_1|data_b_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(123));

-- Location: LCCOMB_X10_Y5_N2
\adc_ram_shifter_1|data_b_1[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[124]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(116),
	combout => \adc_ram_shifter_1|data_b_1[124]~feeder_combout\);

-- Location: LCFF_X10_Y5_N3
\adc_ram_shifter_1|data_b_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(124));

-- Location: LCFF_X10_Y9_N7
\adc_ram_shifter_1|data_b_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(117),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(125));

-- Location: M4K_X11_Y9
\ram1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y6_N18
\adc_ram_shifter_1|data_b_1[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[55]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \adc_ram_shifter_1|data_b_1[55]~feeder_combout\);

-- Location: LCFF_X10_Y6_N19
\adc_ram_shifter_1|data_b_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(55));

-- Location: LCCOMB_X10_Y6_N8
\adc_ram_shifter_1|data_b_1[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[68]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(60),
	combout => \adc_ram_shifter_1|data_b_1[68]~feeder_combout\);

-- Location: LCFF_X10_Y6_N9
\adc_ram_shifter_1|data_b_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(68));

-- Location: LCFF_X12_Y4_N27
\adc_ram_shifter_1|data_a_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(93));

-- Location: LCCOMB_X10_Y5_N26
\adc_ram_shifter_1|data_b_1[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[107]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(99),
	combout => \adc_ram_shifter_1|data_b_1[107]~feeder_combout\);

-- Location: LCFF_X10_Y5_N27
\adc_ram_shifter_1|data_b_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[107]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(107));

-- Location: LCCOMB_X10_Y5_N6
\adc_ram_shifter_1|data_b_1[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[122]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(114),
	combout => \adc_ram_shifter_1|data_b_1[122]~feeder_combout\);

-- Location: LCFF_X10_Y5_N7
\adc_ram_shifter_1|data_b_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[122]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(122));

-- Location: LCFF_X10_Y9_N27
\adc_ram_shifter_1|data_b_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(54));

-- Location: LCCOMB_X10_Y1_N20
\adc_ram_shifter_1|data_b_1[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[67]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(59),
	combout => \adc_ram_shifter_1|data_b_1[67]~feeder_combout\);

-- Location: LCFF_X10_Y1_N21
\adc_ram_shifter_1|data_b_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(67));

-- Location: LCCOMB_X10_Y4_N30
\adc_ram_shifter_1|data_b_1[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[92]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data_b_1[92]~feeder_combout\);

-- Location: LCFF_X10_Y4_N31
\adc_ram_shifter_1|data_b_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(92));

-- Location: LCCOMB_X10_Y4_N8
\adc_ram_shifter_1|data_b_1[91]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[91]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \adc_ram_shifter_1|data_b_1[91]~feeder_combout\);

-- Location: LCFF_X10_Y4_N9
\adc_ram_shifter_1|data_b_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(91));

-- Location: LCCOMB_X10_Y4_N2
\adc_ram_shifter_1|data_b_1[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[90]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(82),
	combout => \adc_ram_shifter_1|data_b_1[90]~feeder_combout\);

-- Location: LCFF_X10_Y4_N3
\adc_ram_shifter_1|data_b_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(90));

-- Location: LCCOMB_X10_Y4_N24
\adc_ram_shifter_1|data_b_1[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[89]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data_b_1[89]~feeder_combout\);

-- Location: LCFF_X10_Y4_N25
\adc_ram_shifter_1|data_b_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(89));

-- Location: LCCOMB_X10_Y4_N14
\adc_ram_shifter_1|data_b_1[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[88]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data_b_1[88]~feeder_combout\);

-- Location: LCFF_X10_Y4_N15
\adc_ram_shifter_1|data_b_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(88));

-- Location: LCFF_X10_Y5_N13
\adc_ram_shifter_1|data_b_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(106));

-- Location: LCCOMB_X10_Y5_N18
\adc_ram_shifter_1|data_b_1[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[105]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(97),
	combout => \adc_ram_shifter_1|data_b_1[105]~feeder_combout\);

-- Location: LCFF_X10_Y5_N19
\adc_ram_shifter_1|data_b_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(105));

-- Location: LCFF_X10_Y5_N29
\adc_ram_shifter_1|data_b_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(96),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(104));

-- Location: LCCOMB_X10_Y9_N28
\adc_ram_shifter_1|data_b_1[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[121]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(113),
	combout => \adc_ram_shifter_1|data_b_1[121]~feeder_combout\);

-- Location: LCFF_X10_Y9_N29
\adc_ram_shifter_1|data_b_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[121]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(121));

-- Location: LCFF_X10_Y9_N9
\adc_ram_shifter_1|data_b_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(53));

-- Location: LCCOMB_X10_Y1_N22
\adc_ram_shifter_1|data_b_1[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[66]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(58),
	combout => \adc_ram_shifter_1|data_b_1[66]~feeder_combout\);

-- Location: LCFF_X10_Y1_N23
\adc_ram_shifter_1|data_b_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(66));

-- Location: LCFF_X10_Y4_N19
\adc_ram_shifter_1|data_b_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(83));

-- Location: LCFF_X10_Y5_N21
\adc_ram_shifter_1|data_b_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(89),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(97));

-- Location: LCCOMB_X10_Y9_N2
\adc_ram_shifter_1|data_b_1[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[120]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(112),
	combout => \adc_ram_shifter_1|data_b_1[120]~feeder_combout\);

-- Location: LCFF_X10_Y9_N3
\adc_ram_shifter_1|data_b_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[120]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(120));

-- Location: LCCOMB_X10_Y9_N18
\adc_ram_shifter_1|data_b_1[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[47]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(39),
	combout => \adc_ram_shifter_1|data_b_1[47]~feeder_combout\);

-- Location: LCFF_X10_Y9_N19
\adc_ram_shifter_1|data_b_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(47));

-- Location: LCFF_X10_Y9_N5
\adc_ram_shifter_1|data_b_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(46));

-- Location: LCCOMB_X10_Y9_N0
\adc_ram_shifter_1|data_b_1[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[45]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(37),
	combout => \adc_ram_shifter_1|data_b_1[45]~feeder_combout\);

-- Location: LCFF_X10_Y9_N1
\adc_ram_shifter_1|data_b_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(45));

-- Location: LCCOMB_X10_Y6_N24
\adc_ram_shifter_1|data_b_1[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[52]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(44),
	combout => \adc_ram_shifter_1|data_b_1[52]~feeder_combout\);

-- Location: LCFF_X10_Y6_N25
\adc_ram_shifter_1|data_b_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(52));

-- Location: LCFF_X12_Y6_N29
\adc_ram_shifter_1|data_a_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(56));

-- Location: LCFF_X12_Y1_N27
\adc_ram_shifter_1|data_b_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(65));

-- Location: LCCOMB_X12_Y1_N12
\adc_ram_shifter_1|data_a_1[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[74]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(66),
	combout => \adc_ram_shifter_1|data_a_1[74]~feeder_combout\);

-- Location: LCFF_X12_Y1_N13
\adc_ram_shifter_1|data_a_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(74));

-- Location: LCFF_X13_Y1_N9
\adc_ram_shifter_1|data_a_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(73));

-- Location: LCFF_X12_Y1_N3
\adc_ram_shifter_1|data_a_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(72));

-- Location: LCCOMB_X12_Y1_N4
\adc_ram_shifter_1|data_b_1[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[82]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(74),
	combout => \adc_ram_shifter_1|data_b_1[82]~feeder_combout\);

-- Location: LCFF_X12_Y1_N5
\adc_ram_shifter_1|data_b_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(82));

-- Location: LCFF_X13_Y5_N7
\adc_ram_shifter_1|data_a_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(110));

-- Location: LCCOMB_X13_Y5_N2
\adc_ram_shifter_1|data_a_1[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\);

-- Location: LCFF_X13_Y5_N3
\adc_ram_shifter_1|data_a_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(125));

-- Location: LCCOMB_X12_Y9_N4
\adc_ram_shifter_1|data_a_1[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[55]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(47),
	combout => \adc_ram_shifter_1|data_a_1[55]~feeder_combout\);

-- Location: LCFF_X12_Y9_N5
\adc_ram_shifter_1|data_a_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(55));

-- Location: LCCOMB_X12_Y6_N10
\adc_ram_shifter_1|data_a_1[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[69]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(61),
	combout => \adc_ram_shifter_1|data_a_1[69]~feeder_combout\);

-- Location: LCFF_X12_Y6_N11
\adc_ram_shifter_1|data_a_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(69));

-- Location: LCCOMB_X10_Y1_N0
\adc_ram_shifter_1|data_b_1[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[81]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data_b_1[81]~feeder_combout\);

-- Location: LCFF_X10_Y1_N1
\adc_ram_shifter_1|data_b_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(81));

-- Location: LCFF_X12_Y5_N1
\adc_ram_shifter_1|data_a_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(109));

-- Location: LCCOMB_X12_Y6_N26
\adc_ram_shifter_1|data_a_1[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[124]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(116),
	combout => \adc_ram_shifter_1|data_a_1[124]~feeder_combout\);

-- Location: LCFF_X12_Y6_N27
\adc_ram_shifter_1|data_a_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(124));

-- Location: LCFF_X13_Y9_N17
\adc_ram_shifter_1|data_a_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(54));

-- Location: LCFF_X13_Y5_N21
\adc_ram_shifter_1|data_a_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(68));

-- Location: LCCOMB_X12_Y4_N4
\adc_ram_shifter_1|data_a_1[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[92]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(84),
	combout => \adc_ram_shifter_1|data_a_1[92]~feeder_combout\);

-- Location: LCFF_X12_Y4_N5
\adc_ram_shifter_1|data_a_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(92));

-- Location: LCFF_X12_Y4_N31
\adc_ram_shifter_1|data_a_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(91));

-- Location: LCCOMB_X12_Y4_N0
\adc_ram_shifter_1|data_a_1[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[90]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data_a_1[90]~feeder_combout\);

-- Location: LCFF_X12_Y4_N1
\adc_ram_shifter_1|data_a_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(90));

-- Location: LCFF_X12_Y4_N23
\adc_ram_shifter_1|data_a_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(81),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(89));

-- Location: LCCOMB_X12_Y4_N28
\adc_ram_shifter_1|data_a_1[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[88]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(80),
	combout => \adc_ram_shifter_1|data_a_1[88]~feeder_combout\);

-- Location: LCFF_X12_Y4_N29
\adc_ram_shifter_1|data_a_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(88));

-- Location: LCCOMB_X12_Y5_N2
\adc_ram_shifter_1|data_a_1[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[108]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data_a_1[108]~feeder_combout\);

-- Location: LCFF_X12_Y5_N3
\adc_ram_shifter_1|data_a_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(108));

-- Location: LCFF_X12_Y9_N11
\adc_ram_shifter_1|data_a_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(123));

-- Location: LCFF_X12_Y9_N15
\adc_ram_shifter_1|data_a_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(53));

-- Location: LCCOMB_X12_Y6_N8
\adc_ram_shifter_1|data_a_1[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[67]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(59),
	combout => \adc_ram_shifter_1|data_a_1[67]~feeder_combout\);

-- Location: LCFF_X12_Y6_N9
\adc_ram_shifter_1|data_a_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(67));

-- Location: LCFF_X13_Y1_N13
\adc_ram_shifter_1|data_a_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(83));

-- Location: LCCOMB_X12_Y5_N28
\adc_ram_shifter_1|data_a_1[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[107]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(99),
	combout => \adc_ram_shifter_1|data_a_1[107]~feeder_combout\);

-- Location: LCFF_X12_Y5_N29
\adc_ram_shifter_1|data_a_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[107]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(107));

-- Location: LCCOMB_X13_Y5_N4
\adc_ram_shifter_1|data_a_1[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[122]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(114),
	combout => \adc_ram_shifter_1|data_a_1[122]~feeder_combout\);

-- Location: LCFF_X13_Y5_N5
\adc_ram_shifter_1|data_a_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[122]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(122));

-- Location: LCCOMB_X12_Y9_N28
\adc_ram_shifter_1|data_a_1[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[52]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_1[52]~feeder_combout\);

-- Location: LCFF_X12_Y9_N29
\adc_ram_shifter_1|data_a_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(52));

-- Location: LCCOMB_X12_Y6_N22
\adc_ram_shifter_1|data_a_1[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[66]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(58),
	combout => \adc_ram_shifter_1|data_a_1[66]~feeder_combout\);

-- Location: LCFF_X12_Y6_N23
\adc_ram_shifter_1|data_a_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(66));

-- Location: LCCOMB_X13_Y1_N6
\adc_ram_shifter_1|data_a_1[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[82]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(74),
	combout => \adc_ram_shifter_1|data_a_1[82]~feeder_combout\);

-- Location: LCFF_X13_Y1_N7
\adc_ram_shifter_1|data_a_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(82));

-- Location: LCCOMB_X12_Y5_N10
\adc_ram_shifter_1|data_a_1[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[106]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(98),
	combout => \adc_ram_shifter_1|data_a_1[106]~feeder_combout\);

-- Location: LCFF_X12_Y5_N11
\adc_ram_shifter_1|data_a_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[106]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(106));

-- Location: LCCOMB_X12_Y5_N16
\adc_ram_shifter_1|data_a_1[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[105]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data_a_1[105]~feeder_combout\);

-- Location: LCFF_X12_Y5_N17
\adc_ram_shifter_1|data_a_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(105));

-- Location: LCCOMB_X13_Y5_N12
\adc_ram_shifter_1|data_a_1[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[104]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(96),
	combout => \adc_ram_shifter_1|data_a_1[104]~feeder_combout\);

-- Location: LCFF_X13_Y5_N13
\adc_ram_shifter_1|data_a_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(104));

-- Location: LCCOMB_X13_Y5_N10
\adc_ram_shifter_1|data_a_1[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[121]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(113),
	combout => \adc_ram_shifter_1|data_a_1[121]~feeder_combout\);

-- Location: LCFF_X13_Y5_N11
\adc_ram_shifter_1|data_a_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[121]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(121));

-- Location: LCCOMB_X12_Y9_N26
\adc_ram_shifter_1|data_a_1[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[47]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(39),
	combout => \adc_ram_shifter_1|data_a_1[47]~feeder_combout\);

-- Location: LCFF_X12_Y9_N27
\adc_ram_shifter_1|data_a_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(47));

-- Location: LCFF_X10_Y9_N23
\adc_ram_shifter_1|data_a_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(46));

-- Location: LCCOMB_X12_Y9_N16
\adc_ram_shifter_1|data_a_1[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[45]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(37),
	combout => \adc_ram_shifter_1|data_a_1[45]~feeder_combout\);

-- Location: LCFF_X12_Y9_N17
\adc_ram_shifter_1|data_a_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(45));

-- Location: LCCOMB_X10_Y9_N10
\adc_ram_shifter_1|data_b_1[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[44]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(36),
	combout => \adc_ram_shifter_1|data_b_1[44]~feeder_combout\);

-- Location: LCFF_X10_Y9_N11
\adc_ram_shifter_1|data_b_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(44));

-- Location: LCCOMB_X10_Y9_N24
\adc_ram_shifter_1|data_b_1[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[43]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(35),
	combout => \adc_ram_shifter_1|data_b_1[43]~feeder_combout\);

-- Location: LCFF_X10_Y9_N25
\adc_ram_shifter_1|data_b_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(43));

-- Location: LCFF_X10_Y9_N15
\adc_ram_shifter_1|data_b_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(37));

-- Location: LCFF_X10_Y10_N31
\adc_ram_shifter_1|data_b_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(42));

-- Location: LCCOMB_X10_Y9_N20
\adc_ram_shifter_1|data_b_1[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[36]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \adc_ram_shifter_1|data_b_1[36]~feeder_combout\);

-- Location: LCFF_X10_Y9_N21
\adc_ram_shifter_1|data_b_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(36));

-- Location: LCFF_X10_Y10_N21
\adc_ram_shifter_1|data_b_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(41));

-- Location: LCCOMB_X12_Y9_N0
\adc_ram_shifter_1|data_b_1[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[35]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data_b_1[35]~feeder_combout\);

-- Location: LCFF_X12_Y9_N1
\adc_ram_shifter_1|data_b_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(35));

-- Location: LCCOMB_X10_Y10_N26
\adc_ram_shifter_1|data_b_1[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[40]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \adc_ram_shifter_1|data_b_1[40]~feeder_combout\);

-- Location: LCFF_X10_Y10_N27
\adc_ram_shifter_1|data_b_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(40));

-- Location: LCCOMB_X12_Y10_N8
\adc_ram_shifter_1|data_b_1[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[31]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(23),
	combout => \adc_ram_shifter_1|data_b_1[31]~feeder_combout\);

-- Location: LCFF_X12_Y10_N9
\adc_ram_shifter_1|data_b_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(31));

-- Location: LCCOMB_X10_Y10_N14
\adc_ram_shifter_1|data_b_1[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[30]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(22),
	combout => \adc_ram_shifter_1|data_b_1[30]~feeder_combout\);

-- Location: LCFF_X10_Y10_N15
\adc_ram_shifter_1|data_b_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(30));

-- Location: LCCOMB_X10_Y10_N0
\adc_ram_shifter_1|data_b_1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[29]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(21),
	combout => \adc_ram_shifter_1|data_b_1[29]~feeder_combout\);

-- Location: LCFF_X10_Y10_N1
\adc_ram_shifter_1|data_b_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(29));

-- Location: LCCOMB_X10_Y10_N22
\adc_ram_shifter_1|data_b_1[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[28]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data_b_1[28]~feeder_combout\);

-- Location: LCFF_X10_Y10_N23
\adc_ram_shifter_1|data_b_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(28));

-- Location: LCCOMB_X10_Y10_N16
\adc_ram_shifter_1|data_b_1[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[27]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data_b_1[27]~feeder_combout\);

-- Location: LCFF_X10_Y10_N17
\adc_ram_shifter_1|data_b_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(27));

-- Location: LCCOMB_X10_Y10_N24
\adc_ram_shifter_1|data_b_1[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[34]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data_b_1[34]~feeder_combout\);

-- Location: LCFF_X10_Y10_N25
\adc_ram_shifter_1|data_b_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(34));

-- Location: LCFF_X12_Y9_N7
\adc_ram_shifter_1|data_a_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(44));

-- Location: LCCOMB_X12_Y9_N20
\adc_ram_shifter_1|data_a_1[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[43]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \adc_ram_shifter_1|data_a_1[43]~feeder_combout\);

-- Location: LCFF_X12_Y9_N21
\adc_ram_shifter_1|data_a_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(43));

-- Location: LCCOMB_X12_Y10_N26
\adc_ram_shifter_1|data_a_1[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[39]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \adc_ram_shifter_1|data_a_1[39]~feeder_combout\);

-- Location: LCFF_X12_Y10_N27
\adc_ram_shifter_1|data_a_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(39));

-- Location: LCCOMB_X12_Y9_N22
\adc_ram_shifter_1|data_a_1[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[42]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(34),
	combout => \adc_ram_shifter_1|data_a_1[42]~feeder_combout\);

-- Location: LCFF_X12_Y9_N23
\adc_ram_shifter_1|data_a_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(42));

-- Location: LCCOMB_X12_Y10_N0
\adc_ram_shifter_1|data_a_1[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[38]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(30),
	combout => \adc_ram_shifter_1|data_a_1[38]~feeder_combout\);

-- Location: LCFF_X12_Y10_N1
\adc_ram_shifter_1|data_a_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(38));

-- Location: LCFF_X12_Y9_N9
\adc_ram_shifter_1|data_a_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(41));

-- Location: LCCOMB_X12_Y10_N14
\adc_ram_shifter_1|data_a_1[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[37]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data_a_1[37]~feeder_combout\);

-- Location: LCFF_X12_Y10_N15
\adc_ram_shifter_1|data_a_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(37));

-- Location: LCFF_X12_Y9_N3
\adc_ram_shifter_1|data_a_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(40));

-- Location: LCFF_X12_Y10_N3
\adc_ram_shifter_1|data_a_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(31));

-- Location: LCCOMB_X12_Y10_N28
\adc_ram_shifter_1|data_a_1[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[30]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(22),
	combout => \adc_ram_shifter_1|data_a_1[30]~feeder_combout\);

-- Location: LCFF_X12_Y10_N29
\adc_ram_shifter_1|data_a_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(30));

-- Location: LCCOMB_X12_Y10_N30
\adc_ram_shifter_1|data_a_1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[29]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(21),
	combout => \adc_ram_shifter_1|data_a_1[29]~feeder_combout\);

-- Location: LCFF_X12_Y10_N31
\adc_ram_shifter_1|data_a_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(29));

-- Location: LCFF_X12_Y10_N13
\adc_ram_shifter_1|data_a_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(28));

-- Location: LCCOMB_X12_Y10_N6
\adc_ram_shifter_1|data_a_1[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[27]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(19),
	combout => \adc_ram_shifter_1|data_a_1[27]~feeder_combout\);

-- Location: LCFF_X12_Y10_N7
\adc_ram_shifter_1|data_a_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(27));

-- Location: LCFF_X10_Y10_N19
\adc_ram_shifter_1|data_b_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(26));

-- Location: LCFF_X12_Y10_N5
\adc_ram_shifter_1|data_a_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(26));

-- Location: LCCOMB_X10_Y10_N12
\adc_ram_shifter_1|data_b_1[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[25]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data_b_1[25]~feeder_combout\);

-- Location: LCFF_X10_Y10_N13
\adc_ram_shifter_1|data_b_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(25));

-- Location: LCCOMB_X13_Y7_N24
\adc_ram_shifter_1|data_a_1[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\);

-- Location: LCFF_X13_Y7_N25
\adc_ram_shifter_1|data_a_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(23));

-- Location: LCCOMB_X10_Y7_N24
\adc_ram_shifter_1|data_b_1[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[24]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_1[24]~feeder_combout\);

-- Location: LCFF_X10_Y7_N25
\adc_ram_shifter_1|data_b_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(24));

-- Location: LCCOMB_X10_Y7_N12
\adc_ram_shifter_1|data_b_1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[15]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data_b_1[15]~feeder_combout\);

-- Location: LCFF_X10_Y7_N13
\adc_ram_shifter_1|data_b_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(15));

-- Location: LCCOMB_X12_Y7_N10
\adc_ram_shifter_1|data_b_1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[14]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data_b_1[14]~feeder_combout\);

-- Location: LCFF_X12_Y7_N11
\adc_ram_shifter_1|data_b_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(14));

-- Location: LCCOMB_X10_Y7_N18
\adc_ram_shifter_1|data_b_1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[13]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(5),
	combout => \adc_ram_shifter_1|data_b_1[13]~feeder_combout\);

-- Location: LCFF_X10_Y7_N19
\adc_ram_shifter_1|data_b_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(13));

-- Location: LCCOMB_X12_Y7_N24
\adc_ram_shifter_1|data_b_1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[12]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(4),
	combout => \adc_ram_shifter_1|data_b_1[12]~feeder_combout\);

-- Location: LCFF_X12_Y7_N25
\adc_ram_shifter_1|data_b_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(12));

-- Location: LCCOMB_X12_Y7_N28
\adc_ram_shifter_1|data_b_1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[11]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(3),
	combout => \adc_ram_shifter_1|data_b_1[11]~feeder_combout\);

-- Location: LCFF_X12_Y7_N29
\adc_ram_shifter_1|data_b_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(11));

-- Location: LCFF_X10_Y7_N1
\adc_ram_shifter_1|data_b_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(10));

-- Location: LCCOMB_X10_Y7_N14
\adc_ram_shifter_1|data_b_1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[9]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(1),
	combout => \adc_ram_shifter_1|data_b_1[9]~feeder_combout\);

-- Location: LCFF_X10_Y7_N15
\adc_ram_shifter_1|data_b_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(9));

-- Location: LCCOMB_X13_Y7_N6
\adc_ram_shifter_1|data_a_1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[22]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(14),
	combout => \adc_ram_shifter_1|data_a_1[22]~feeder_combout\);

-- Location: LCFF_X13_Y7_N7
\adc_ram_shifter_1|data_a_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(22));

-- Location: LCFF_X12_Y10_N19
\adc_ram_shifter_1|data_a_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(25));

-- Location: LCCOMB_X12_Y7_N18
\adc_ram_shifter_1|data_a_1[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[21]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(13),
	combout => \adc_ram_shifter_1|data_a_1[21]~feeder_combout\);

-- Location: LCFF_X12_Y7_N19
\adc_ram_shifter_1|data_a_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(21));

-- Location: LCCOMB_X12_Y10_N20
\adc_ram_shifter_1|data_a_1[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[24]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data_a_1[24]~feeder_combout\);

-- Location: LCFF_X12_Y10_N21
\adc_ram_shifter_1|data_a_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(24));

-- Location: LCFF_X12_Y7_N21
\adc_ram_shifter_1|data_a_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(15));

-- Location: LCCOMB_X12_Y7_N8
\adc_ram_shifter_1|data_a_1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[14]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(6),
	combout => \adc_ram_shifter_1|data_a_1[14]~feeder_combout\);

-- Location: LCFF_X12_Y7_N9
\adc_ram_shifter_1|data_a_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(14));

-- Location: LCCOMB_X12_Y7_N26
\adc_ram_shifter_1|data_a_1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[13]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_1[13]~feeder_combout\);

-- Location: LCFF_X12_Y7_N27
\adc_ram_shifter_1|data_a_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(13));

-- Location: LCFF_X12_Y7_N23
\adc_ram_shifter_1|data_a_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(12));

-- Location: LCFF_X12_Y7_N7
\adc_ram_shifter_1|data_a_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(11));

-- Location: LCFF_X12_Y7_N1
\adc_ram_shifter_1|data_a_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(10));

-- Location: LCCOMB_X12_Y7_N14
\adc_ram_shifter_1|data_a_1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[9]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(1),
	combout => \adc_ram_shifter_1|data_a_1[9]~feeder_combout\);

-- Location: LCFF_X12_Y7_N15
\adc_ram_shifter_1|data_a_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(9));

-- Location: LCFF_X10_Y7_N29
\adc_ram_shifter_1|data_b_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(8));

-- Location: LCCOMB_X13_Y7_N4
\adc_ram_shifter_1|data_a_1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[20]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data_a_1[20]~feeder_combout\);

-- Location: LCFF_X13_Y7_N5
\adc_ram_shifter_1|data_a_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(20));

-- Location: LCCOMB_X12_Y6_N4
\adc_ram_shifter_1|data_a_1[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[49]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(41),
	combout => \adc_ram_shifter_1|data_a_1[49]~feeder_combout\);

-- Location: LCFF_X12_Y6_N5
\adc_ram_shifter_1|data_a_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(49));

-- Location: LCFF_X12_Y6_N17
\adc_ram_shifter_1|data_a_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(65));

-- Location: LCFF_X13_Y1_N25
\adc_ram_shifter_1|data_a_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(81));

-- Location: LCCOMB_X12_Y4_N16
\adc_ram_shifter_1|data_a_1[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[97]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(89),
	combout => \adc_ram_shifter_1|data_a_1[97]~feeder_combout\);

-- Location: LCFF_X12_Y4_N17
\adc_ram_shifter_1|data_a_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(97));

-- Location: LCCOMB_X12_Y8_N12
\adc_ram_shifter_1|data_b_1[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[126]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(118),
	combout => \adc_ram_shifter_1|data_b_1[126]~feeder_combout\);

-- Location: LCFF_X12_Y8_N13
\adc_ram_shifter_1|data_b_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[126]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(126));

-- Location: LCFF_X12_Y8_N3
\adc_ram_shifter_1|data_a_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(119),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(127));

-- Location: LCCOMB_X12_Y5_N6
\adc_ram_shifter_1|data_b_1[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[127]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(119),
	combout => \adc_ram_shifter_1|data_b_1[127]~feeder_combout\);

-- Location: LCFF_X12_Y5_N7
\adc_ram_shifter_1|data_b_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[127]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(127));

-- Location: M4K_X11_Y8
\ram1|altsyncram_component|auto_generated|ram_block1a126\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 126,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 126,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N22
\adc_ram_shifter_1|data_b_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[7]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(127),
	combout => \adc_ram_shifter_1|data_b_1[7]~feeder_combout\);

-- Location: LCFF_X12_Y8_N23
\adc_ram_shifter_1|data_b_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(7));

-- Location: LCCOMB_X12_Y7_N12
\adc_ram_shifter_1|data_a_1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[19]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data_a_1[19]~feeder_combout\);

-- Location: LCFF_X12_Y7_N13
\adc_ram_shifter_1|data_a_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(19));

-- Location: LCFF_X10_Y10_N9
\adc_ram_shifter_1|data_b_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(48));

-- Location: LCCOMB_X12_Y1_N20
\adc_ram_shifter_1|data_b_1[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[64]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(56),
	combout => \adc_ram_shifter_1|data_b_1[64]~feeder_combout\);

-- Location: LCFF_X12_Y1_N21
\adc_ram_shifter_1|data_b_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(64));

-- Location: LCFF_X10_Y1_N27
\adc_ram_shifter_1|data_b_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(80));

-- Location: LCFF_X10_Y4_N23
\adc_ram_shifter_1|data_b_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(88),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(96));

-- Location: LCFF_X12_Y8_N7
\adc_ram_shifter_1|data_a_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(126));

-- Location: LCCOMB_X12_Y8_N16
\adc_ram_shifter_1|data_b_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[6]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(126),
	combout => \adc_ram_shifter_1|data_b_1[6]~feeder_combout\);

-- Location: LCFF_X12_Y8_N17
\adc_ram_shifter_1|data_b_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(6));

-- Location: LCFF_X12_Y7_N31
\adc_ram_shifter_1|data_a_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(18));

-- Location: LCFF_X12_Y10_N25
\adc_ram_shifter_1|data_a_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(36));

-- Location: LCCOMB_X10_Y7_N16
\adc_ram_shifter_1|data_b_1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[5]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(125)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(125),
	combout => \adc_ram_shifter_1|data_b_1[5]~feeder_combout\);

-- Location: LCFF_X10_Y7_N17
\adc_ram_shifter_1|data_b_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(5));

-- Location: LCCOMB_X12_Y7_N4
\adc_ram_shifter_1|data_a_1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[17]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data_a_1[17]~feeder_combout\);

-- Location: LCFF_X12_Y7_N5
\adc_ram_shifter_1|data_a_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(17));

-- Location: LCCOMB_X12_Y10_N22
\adc_ram_shifter_1|data_a_1[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[35]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data_a_1[35]~feeder_combout\);

-- Location: LCFF_X12_Y10_N23
\adc_ram_shifter_1|data_a_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(35));

-- Location: LCCOMB_X10_Y7_N2
\adc_ram_shifter_1|data_b_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[4]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(124),
	combout => \adc_ram_shifter_1|data_b_1[4]~feeder_combout\);

-- Location: LCFF_X10_Y7_N3
\adc_ram_shifter_1|data_b_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(4));

-- Location: LCCOMB_X10_Y10_N4
\adc_ram_shifter_1|data_b_1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[16]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \adc_ram_shifter_1|data_b_1[16]~feeder_combout\);

-- Location: LCFF_X10_Y10_N5
\adc_ram_shifter_1|data_b_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(16));

-- Location: LCCOMB_X12_Y10_N16
\adc_ram_shifter_1|data_a_1[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[34]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(26),
	combout => \adc_ram_shifter_1|data_a_1[34]~feeder_combout\);

-- Location: LCFF_X12_Y10_N17
\adc_ram_shifter_1|data_a_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(34));

-- Location: LCFF_X10_Y7_N5
\adc_ram_shifter_1|data_b_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(123),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(3));

-- Location: LCCOMB_X12_Y9_N30
\adc_ram_shifter_1|data_a_1[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[33]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(25),
	combout => \adc_ram_shifter_1|data_a_1[33]~feeder_combout\);

-- Location: LCFF_X12_Y9_N31
\adc_ram_shifter_1|data_a_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(33));

-- Location: LCCOMB_X10_Y9_N30
\adc_ram_shifter_1|data_b_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[2]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \adc_ram_shifter_1|data_b_1[2]~feeder_combout\);

-- Location: LCFF_X10_Y9_N31
\adc_ram_shifter_1|data_b_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(2));

-- Location: LCCOMB_X12_Y8_N24
\adc_ram_shifter_1|data_b_1[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[32]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data_b_1[32]~feeder_combout\);

-- Location: LCFF_X12_Y8_N25
\adc_ram_shifter_1|data_b_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(32));

-- Location: LCCOMB_X10_Y7_N22
\adc_ram_shifter_1|data_b_1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[1]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(121),
	combout => \adc_ram_shifter_1|data_b_1[1]~feeder_combout\);

-- Location: LCFF_X10_Y7_N23
\adc_ram_shifter_1|data_b_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(1));

-- Location: LCCOMB_X12_Y7_N16
\adc_ram_shifter_1|data_a_1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[8]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(0),
	combout => \adc_ram_shifter_1|data_a_1[8]~feeder_combout\);

-- Location: LCFF_X12_Y7_N17
\adc_ram_shifter_1|data_a_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(8));

-- Location: LCFF_X12_Y9_N13
\adc_ram_shifter_1|data_a_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(32));

-- Location: LCFF_X10_Y9_N13
\adc_ram_shifter_1|data_b_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(0));

-- Location: LCCOMB_X12_Y7_N2
\adc_ram_shifter_1|data_a_1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[16]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(8),
	combout => \adc_ram_shifter_1|data_a_1[16]~feeder_combout\);

-- Location: LCFF_X12_Y7_N3
\adc_ram_shifter_1|data_a_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(16));

-- Location: LCFF_X12_Y6_N31
\adc_ram_shifter_1|data_a_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(48));

-- Location: LCFF_X13_Y6_N17
\adc_ram_shifter_1|data_a_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(64));

-- Location: LCFF_X12_Y1_N7
\adc_ram_shifter_1|data_a_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(80));

-- Location: LCCOMB_X12_Y5_N26
\adc_ram_shifter_1|data_a_1[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[96]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_1[96]~feeder_combout\);

-- Location: LCFF_X12_Y5_N27
\adc_ram_shifter_1|data_a_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(96));

-- Location: LCCOMB_X15_Y7_N24
\ADC_Manager1|Selector409~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector409~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_short_func_input_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector409~0_combout\);

-- Location: LCCOMB_X15_Y7_N14
\ADC_Manager1|c_short_func_input_index[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ = !\ADC_Manager1|c_short_func_input_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\);

-- Location: LCFF_X15_Y7_N25
\ADC_Manager1|c_short_func_input_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector409~0_combout\,
	sdata => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\,
	sload => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(0));

-- Location: LCCOMB_X14_Y7_N30
\ADC_Manager1|Selector408~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector408~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|Selector408~0_combout\) # ((\ADC_Manager1|Selector406~0_combout\ & !\ADC_Manager1|c_short_func_input_index\(0))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|Selector406~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector406~0_combout\,
	datab => \ADC_Manager1|Selector408~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector408~1_combout\);

-- Location: LCFF_X14_Y7_N31
\ADC_Manager1|c_short_func_input_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector408~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(1));

-- Location: LCCOMB_X15_Y7_N22
\ADC_Manager1|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add5~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_short_func_input_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Add5~0_combout\);

-- Location: LCCOMB_X15_Y7_N30
\ADC_Manager1|Selector407~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector407~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|Add5~0_combout\)))) # (!\ADC_Manager1|main_state.finding_bits~regout\ & 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Add5~0_combout\,
	combout => \ADC_Manager1|Selector407~0_combout\);

-- Location: LCFF_X15_Y7_N31
\ADC_Manager1|c_short_func_input_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector407~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(2));

-- Location: LCCOMB_X15_Y7_N28
\ADC_Manager1|Mux246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux246~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_short_func_input_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux246~0_combout\);

-- Location: LCCOMB_X14_Y7_N8
\ADC_Manager1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~0_combout\ = (\ADC_Manager1|Equal3~10_combout\ & (\ADC_Manager1|Mux246~1_combout\ & (\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Mux246~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~10_combout\,
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|Selector5~0_combout\);

-- Location: LCCOMB_X14_Y8_N24
\ADC_Manager1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~1_combout\ = (\ADC_Manager1|Selector5~0_combout\) # ((\ADC_Manager1|main_next_state.idle~regout\ & ((\ADC_Manager1|Selector1~3_combout\) # (!\ADC_Manager1|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector1~3_combout\,
	datab => \ADC_Manager1|Selector4~2_combout\,
	datac => \ADC_Manager1|main_next_state.idle~regout\,
	datad => \ADC_Manager1|Selector5~0_combout\,
	combout => \ADC_Manager1|Selector5~1_combout\);

-- Location: LCFF_X14_Y8_N25
\ADC_Manager1|main_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.idle~regout\);

-- Location: LCFF_X14_Y8_N17
\ADC_Manager1|main_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.idle~regout\);

-- Location: LCCOMB_X14_Y7_N2
\ADC_Manager1|Selector124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~0_combout\ = ((\ADC_Manager1|main_state.idle~regout\) # ((!\ADC_Manager1|Mux104~0_combout\ & \ADC_Manager1|main_state.finding_bits~regout\))) # (!\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.idle~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector124~0_combout\);

-- Location: LCFF_X17_Y7_N5
\ADC_Manager1|c_long_func_input[14][0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector125~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X21_Y11_N24
\ADC_Manager1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~0_combout\ = ((!\ADC_Manager1|ram_counter\(3)) # (!\ADC_Manager1|ram_counter\(1))) # (!\ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y11_N24
\ADC_Manager1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~1_combout\ = (((!\ADC_Manager1|ram_counter\(4) & \ADC_Manager1|LessThan0~0_combout\)) # (!\ADC_Manager1|ram_counter\(5))) # (!\ADC_Manager1|ram_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|ram_counter\(6),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|LessThan0~0_combout\,
	combout => \ADC_Manager1|LessThan0~1_combout\);

-- Location: LCCOMB_X20_Y11_N22
\ADC_Manager1|Decoder2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~0_combout\ = (\ADC_Manager1|Equal0~4_combout\ & (\ADC_Manager1|Equal0~6_combout\ & !\ADC_Manager1|ram_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|Equal0~6_combout\,
	datad => \ADC_Manager1|ram_counter\(7),
	combout => \ADC_Manager1|Decoder2~0_combout\);

-- Location: LCCOMB_X20_Y11_N26
\ADC_Manager1|RAM_ADDRESS_BUS[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|LessThan0~1_combout\ & \ADC_Manager1|Decoder2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|LessThan0~1_combout\,
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\);

-- Location: LCFF_X22_Y11_N17
\ADC_Manager1|RAM_ADDRESS_BUS[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(0),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(0));

-- Location: LCCOMB_X22_Y11_N18
\ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ = \ADC_Manager1|ram_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\);

-- Location: LCFF_X22_Y11_N19
\ADC_Manager1|RAM_ADDRESS_BUS[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(1));

-- Location: LCFF_X22_Y11_N21
\ADC_Manager1|RAM_ADDRESS_BUS[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(2),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(2));

-- Location: LCCOMB_X22_Y11_N14
\ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\ = \ADC_Manager1|ram_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\);

-- Location: LCFF_X22_Y11_N15
\ADC_Manager1|RAM_ADDRESS_BUS[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(3));

-- Location: LCFF_X22_Y11_N9
\ADC_Manager1|RAM_ADDRESS_BUS[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(4),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(4));

-- Location: LCFF_X22_Y11_N23
\ADC_Manager1|RAM_ADDRESS_BUS[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(5),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(5));

-- Location: LCFF_X22_Y11_N3
\ADC_Manager1|RAM_ADDRESS_BUS[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(6),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(6));

-- Location: LCFF_X22_Y11_N1
\ADC_Manager1|RAM_ADDRESS_BUS[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(7),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(7));

-- Location: M4K_X23_Y11
\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010100000000000101010101010101010100000000000101010101000000000000000000000101010101010101010100000000000101010101000000000000000000000101010101AAAAAAAAAA0000000000AAAAAAAAAA0000000000000000000000000000000000000000AAAAAAAAAA0000000000AAAAAAAAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 255,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y11_N2
\ADC_Manager1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~0_combout\ = (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y11_N4
\ADC_Manager1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~1_combout\ = ((\ADC_Manager1|ram_counter\(2)) # ((\ADC_Manager1|ram_counter\(3)) # (\ADC_Manager1|LessThan1~0_combout\))) # (!\ADC_Manager1|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~7_combout\,
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|LessThan1~1_combout\);

-- Location: LCCOMB_X20_Y11_N28
\ADC_Manager1|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~1_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (!\ADC_Manager1|ram_counter\(31) & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~1_combout\);

-- Location: LCCOMB_X20_Y11_N14
\ADC_Manager1|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~0_combout\ = (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|LessThan3~0_combout\);

-- Location: LCCOMB_X20_Y11_N12
\ADC_Manager1|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~0_combout\ = (\ADC_Manager1|Equal0~4_combout\ & (!\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|Equal0~6_combout\ & !\ADC_Manager1|ram_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datab => \ADC_Manager1|ram_counter\(7),
	datac => \ADC_Manager1|Equal0~6_combout\,
	datad => \ADC_Manager1|ram_counter\(6),
	combout => \ADC_Manager1|LessThan2~0_combout\);

-- Location: LCCOMB_X20_Y11_N16
\ADC_Manager1|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~2_combout\ = (\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|LessThan2~0_combout\ & ((\ADC_Manager1|LessThan2~1_combout\) # (!\ADC_Manager1|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~1_combout\,
	datab => \ADC_Manager1|LessThan3~0_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~0_combout\,
	combout => \ADC_Manager1|LessThan2~2_combout\);

-- Location: LCCOMB_X20_Y9_N8
\ADC_Manager1|Decoder1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~0_combout\ = (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~1_combout\ & !\ADC_Manager1|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan3~2_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~1_combout\,
	datad => \ADC_Manager1|LessThan2~2_combout\,
	combout => \ADC_Manager1|Decoder1~0_combout\);

-- Location: LCCOMB_X19_Y11_N28
\ADC_Manager1|Decoder1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~1_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~1_combout\);

-- Location: LCFF_X18_Y7_N5
\ADC_Manager1|c_1_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][0]~regout\);

-- Location: LCCOMB_X22_Y11_N30
\ADC_Manager1|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~6_combout\ = (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~6_combout\);

-- Location: LCCOMB_X21_Y11_N6
\ADC_Manager1|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~7_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~6_combout\,
	combout => \ADC_Manager1|Decoder0~7_combout\);

-- Location: LCFF_X18_Y7_N31
\ADC_Manager1|c_preamb_func[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][0]~regout\);

-- Location: LCCOMB_X14_Y8_N28
\ADC_Manager1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~0_combout\ = (\ADC_Manager1|Equal0~10_combout\ & (\ADC_Manager1|Equal0~6_combout\ & (!\ADC_Manager1|main_state.read_init_mem~regout\ & \ADC_Manager1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~10_combout\,
	datab => \ADC_Manager1|Equal0~6_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Equal0~4_combout\,
	combout => \ADC_Manager1|Selector1~0_combout\);

-- Location: LCCOMB_X14_Y8_N10
\ADC_Manager1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~1_combout\ = ((!\ADC_Manager1|Equal2~10_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)) # (!\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Equal2~10_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector1~1_combout\);

-- Location: LCCOMB_X14_Y8_N14
\ADC_Manager1|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~2_combout\ = (\ADC_Manager1|Selector1~0_combout\) # ((\ADC_Manager1|main_next_state.finding_preambule~regout\ & ((\ADC_Manager1|Selector1~1_combout\) # (!\ADC_Manager1|Selector4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~4_combout\,
	datab => \ADC_Manager1|Selector1~0_combout\,
	datac => \ADC_Manager1|main_next_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Selector1~1_combout\,
	combout => \ADC_Manager1|Selector1~2_combout\);

-- Location: LCFF_X14_Y8_N15
\ADC_Manager1|main_next_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.finding_preambule~regout\);

-- Location: LCCOMB_X15_Y8_N20
\ADC_Manager1|main_state.finding_preambule~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|main_state.finding_preambule~feeder_combout\ = \ADC_Manager1|main_next_state.finding_preambule~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|main_next_state.finding_preambule~regout\,
	combout => \ADC_Manager1|main_state.finding_preambule~feeder_combout\);

-- Location: LCFF_X15_Y8_N21
\ADC_Manager1|main_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|main_state.finding_preambule~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_preambule~regout\);

-- Location: LCCOMB_X18_Y7_N30
\ADC_Manager1|Selector125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][0]~regout\) # ((\ADC_Manager1|c_preamb_func[14][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[14][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[4][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector125~0_combout\);

-- Location: LCCOMB_X17_Y7_N4
\ADC_Manager1|Selector125~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~3_combout\ = (\ADC_Manager1|Selector125~2_combout\) # ((\ADC_Manager1|Selector125~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~2_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][0]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector125~0_combout\,
	combout => \ADC_Manager1|Selector125~3_combout\);

-- Location: LCFF_X17_Y7_N31
\ADC_Manager1|c_long_func_input[14][1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector124~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y7_N16
\ADC_Manager1|Mux104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux104~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_short_func_input_index\(0) $ (\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux104~1_combout\);

-- Location: LCFF_X18_Y7_N25
\ADC_Manager1|c_1_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][1]~regout\);

-- Location: LCCOMB_X20_Y11_N30
\ADC_Manager1|Decoder2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~3_combout\ = (\ADC_Manager1|Decoder2~2_combout\ & (\ADC_Manager1|Decoder0~1_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~2_combout\,
	datab => \ADC_Manager1|Decoder0~1_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~3_combout\);

-- Location: LCCOMB_X19_Y11_N8
\ADC_Manager1|Decoder2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~4_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~4_combout\);

-- Location: LCFF_X18_Y9_N25
\ADC_Manager1|c_0_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][1]~regout\);

-- Location: LCCOMB_X18_Y7_N24
\ADC_Manager1|Selector124~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~2_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[4][1]~regout\,
	datad => \ADC_Manager1|c_0_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector124~2_combout\);

-- Location: LCCOMB_X17_Y7_N30
\ADC_Manager1|Selector124~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~3_combout\ = (\ADC_Manager1|Selector124~1_combout\) # ((\ADC_Manager1|Selector124~2_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][1]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector124~2_combout\,
	combout => \ADC_Manager1|Selector124~3_combout\);

-- Location: LCFF_X17_Y7_N25
\ADC_Manager1|c_long_func_input[14][2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector123~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][2]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N23
\ADC_Manager1|c_preamb_func[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][2]~regout\);

-- Location: LCFF_X18_Y7_N29
\ADC_Manager1|c_1_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][2]~regout\);

-- Location: LCCOMB_X18_Y7_N22
\ADC_Manager1|Selector123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][2]~regout\,
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector123~0_combout\);

-- Location: LCCOMB_X17_Y7_N24
\ADC_Manager1|Selector123~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~2_combout\ = (\ADC_Manager1|Selector123~1_combout\) # ((\ADC_Manager1|Selector123~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][2]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector123~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][2]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector123~0_combout\,
	combout => \ADC_Manager1|Selector123~2_combout\);

-- Location: LCFF_X17_Y7_N3
\ADC_Manager1|c_long_func_input[14][3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector122~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][3]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N11
\ADC_Manager1|c_preamb_func[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][3]~regout\);

-- Location: LCCOMB_X18_Y7_N10
\ADC_Manager1|Selector122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~0_combout\ = (\ADC_Manager1|c_1_func[4][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][3]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector122~0_combout\);

-- Location: LCCOMB_X17_Y7_N2
\ADC_Manager1|Selector122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~2_combout\ = (\ADC_Manager1|Selector122~1_combout\) # ((\ADC_Manager1|Selector122~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][3]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector122~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][3]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector122~0_combout\,
	combout => \ADC_Manager1|Selector122~2_combout\);

-- Location: LCFF_X17_Y7_N29
\ADC_Manager1|c_long_func_input[14][4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector121~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][4]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N15
\ADC_Manager1|c_preamb_func[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][4]~regout\);

-- Location: LCCOMB_X18_Y7_N14
\ADC_Manager1|Selector121~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~0_combout\ = (\ADC_Manager1|c_1_func[4][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector121~0_combout\);

-- Location: LCCOMB_X17_Y7_N28
\ADC_Manager1|Selector121~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~2_combout\ = (\ADC_Manager1|Selector121~1_combout\) # ((\ADC_Manager1|Selector121~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][4]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector121~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][4]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector121~0_combout\,
	combout => \ADC_Manager1|Selector121~2_combout\);

-- Location: LCFF_X19_Y7_N29
\ADC_Manager1|c_0_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][5]~regout\);

-- Location: LCFF_X18_Y7_N9
\ADC_Manager1|c_1_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][5]~regout\);

-- Location: LCCOMB_X14_Y7_N24
\ADC_Manager1|Mux104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux104~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (!\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|c_short_func_input_index\(0)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|c_short_func_input_index\(0))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux104~0_combout\);

-- Location: LCCOMB_X15_Y7_N6
\ADC_Manager1|Selector125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Mux104~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux104~0_combout\,
	combout => \ADC_Manager1|Selector125~1_combout\);

-- Location: LCCOMB_X18_Y7_N8
\ADC_Manager1|Selector120~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][5]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][5]~regout\,
	datac => \ADC_Manager1|c_1_func[4][5]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector120~1_combout\);

-- Location: LCFF_X17_Y7_N11
\ADC_Manager1|c_long_func_input[14][5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector120~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][5]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N19
\ADC_Manager1|c_preamb_func[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][5]~regout\);

-- Location: LCCOMB_X18_Y7_N18
\ADC_Manager1|Selector120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][5]~regout\) # ((\ADC_Manager1|c_preamb_func[14][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[14][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[4][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector120~0_combout\);

-- Location: LCCOMB_X17_Y7_N10
\ADC_Manager1|Selector120~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~2_combout\ = (\ADC_Manager1|Selector120~1_combout\) # ((\ADC_Manager1|Selector120~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][5]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector120~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][5]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector120~0_combout\,
	combout => \ADC_Manager1|Selector120~2_combout\);

-- Location: LCFF_X19_Y7_N19
\ADC_Manager1|c_0_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][6]~regout\);

-- Location: LCFF_X18_Y7_N1
\ADC_Manager1|c_1_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][6]~regout\);

-- Location: LCCOMB_X18_Y7_N0
\ADC_Manager1|Selector119~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][6]~regout\,
	datac => \ADC_Manager1|c_1_func[4][6]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector119~1_combout\);

-- Location: LCFF_X17_Y7_N13
\ADC_Manager1|c_long_func_input[14][6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector119~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][6]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N3
\ADC_Manager1|c_preamb_func[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][6]~regout\);

-- Location: LCCOMB_X18_Y7_N2
\ADC_Manager1|Selector119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][6]~regout\,
	datad => \ADC_Manager1|c_1_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector119~0_combout\);

-- Location: LCCOMB_X17_Y7_N12
\ADC_Manager1|Selector119~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~2_combout\ = (\ADC_Manager1|Selector119~1_combout\) # ((\ADC_Manager1|Selector119~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][6]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector119~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][6]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector119~0_combout\,
	combout => \ADC_Manager1|Selector119~2_combout\);

-- Location: LCFF_X19_Y7_N9
\ADC_Manager1|c_0_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][7]~regout\);

-- Location: LCFF_X18_Y7_N13
\ADC_Manager1|c_1_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][7]~regout\);

-- Location: LCCOMB_X18_Y7_N12
\ADC_Manager1|Selector118~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[4][7]~regout\,
	datac => \ADC_Manager1|c_1_func[4][7]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector118~1_combout\);

-- Location: LCFF_X17_Y7_N15
\ADC_Manager1|c_long_func_input[14][7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector118~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][7]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y7_N7
\ADC_Manager1|c_preamb_func[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][7]~regout\);

-- Location: LCCOMB_X18_Y7_N6
\ADC_Manager1|Selector118~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][7]~regout\,
	datad => \ADC_Manager1|c_1_func[4][7]~regout\,
	combout => \ADC_Manager1|Selector118~0_combout\);

-- Location: LCCOMB_X17_Y7_N14
\ADC_Manager1|Selector118~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~2_combout\ = (\ADC_Manager1|Selector118~1_combout\) # ((\ADC_Manager1|Selector118~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[14][7]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector118~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][7]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector118~0_combout\,
	combout => \ADC_Manager1|Selector118~2_combout\);

-- Location: DSPMULT_X16_Y3_N0
\corr_long|Mult14|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N10
\ADC_Manager1|c_long_func_input[6][2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][2]~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(1)) # ((!\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|Mux246~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][2]~1_combout\);

-- Location: LCCOMB_X19_Y11_N24
\ADC_Manager1|Decoder1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~7_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~0_combout\ & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~7_combout\);

-- Location: LCFF_X15_Y9_N21
\ADC_Manager1|c_1_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][0]~regout\);

-- Location: LCCOMB_X15_Y9_N20
\ADC_Manager1|Selector77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector77~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector77~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector77~1_combout\);

-- Location: LCFF_X15_Y9_N29
\ADC_Manager1|c_1_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][1]~regout\);

-- Location: LCCOMB_X15_Y9_N28
\ADC_Manager1|Selector76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector76~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector76~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector76~1_combout\);

-- Location: LCFF_X15_Y9_N9
\ADC_Manager1|c_1_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][2]~regout\);

-- Location: LCCOMB_X15_Y9_N8
\ADC_Manager1|Selector75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector75~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector75~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector75~1_combout\);

-- Location: LCFF_X15_Y9_N25
\ADC_Manager1|c_1_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][3]~regout\);

-- Location: LCCOMB_X15_Y9_N24
\ADC_Manager1|Selector74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector74~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector74~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector74~1_combout\);

-- Location: LCFF_X15_Y9_N17
\ADC_Manager1|c_1_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][4]~regout\);

-- Location: LCCOMB_X15_Y9_N16
\ADC_Manager1|Selector73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector73~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector73~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector73~1_combout\);

-- Location: LCCOMB_X19_Y11_N18
\ADC_Manager1|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~5_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~5_combout\);

-- Location: LCCOMB_X20_Y11_N8
\ADC_Manager1|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~1_combout\ = (((!\ADC_Manager1|ram_counter\(4)) # (!\ADC_Manager1|ram_counter\(5))) # (!\ADC_Manager1|Decoder0~5_combout\)) # (!\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder0~5_combout\,
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|LessThan3~1_combout\);

-- Location: LCCOMB_X19_Y11_N6
\ADC_Manager1|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~8_combout\ = (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~8_combout\);

-- Location: LCCOMB_X20_Y11_N10
\ADC_Manager1|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~7_combout\ = (!\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Equal0~7_combout\);

-- Location: LCCOMB_X20_Y11_N0
\ADC_Manager1|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~0_combout\ = ((\ADC_Manager1|Equal0~7_combout\ & ((\ADC_Manager1|Decoder0~8_combout\) # (!\ADC_Manager1|ram_counter\(3))))) # (!\ADC_Manager1|ram_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(6),
	datac => \ADC_Manager1|Decoder0~8_combout\,
	datad => \ADC_Manager1|Equal0~7_combout\,
	combout => \ADC_Manager1|LessThan4~0_combout\);

-- Location: LCCOMB_X20_Y11_N18
\ADC_Manager1|Decoder2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~1_combout\ = (\ADC_Manager1|Equal0~4_combout\ & (!\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|Equal0~6_combout\ & \ADC_Manager1|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datab => \ADC_Manager1|ram_counter\(7),
	datac => \ADC_Manager1|Equal0~6_combout\,
	datad => \ADC_Manager1|LessThan4~0_combout\,
	combout => \ADC_Manager1|Decoder2~1_combout\);

-- Location: LCCOMB_X20_Y11_N20
\ADC_Manager1|Decoder2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~2_combout\ = (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|Decoder2~1_combout\ & ((!\ADC_Manager1|LessThan3~1_combout\) # (!\ADC_Manager1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~0_combout\,
	datab => \ADC_Manager1|LessThan3~1_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|Decoder2~1_combout\,
	combout => \ADC_Manager1|Decoder2~2_combout\);

-- Location: LCCOMB_X20_Y9_N26
\ADC_Manager1|Decoder2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~11_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder2~2_combout\,
	combout => \ADC_Manager1|Decoder2~11_combout\);

-- Location: LCFF_X15_Y9_N3
\ADC_Manager1|c_0_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][5]~regout\);

-- Location: LCCOMB_X21_Y9_N10
\ADC_Manager1|c_preamb_func[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[8][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[8][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N26
\ADC_Manager1|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~10_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(4) & \ADC_Manager1|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~1_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(4),
	datad => \ADC_Manager1|LessThan2~2_combout\,
	combout => \ADC_Manager1|Decoder0~10_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ADC_Manager1|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~17_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~17_combout\);

-- Location: LCFF_X21_Y9_N11
\ADC_Manager1|c_preamb_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[8][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][5]~regout\);

-- Location: LCCOMB_X15_Y9_N2
\ADC_Manager1|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][5]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][5]~regout\,
	combout => \ADC_Manager1|Selector72~0_combout\);

-- Location: LCFF_X15_Y9_N5
\ADC_Manager1|c_1_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][5]~regout\);

-- Location: LCCOMB_X15_Y9_N4
\ADC_Manager1|Selector72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector72~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datab => \ADC_Manager1|Selector72~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector72~1_combout\);

-- Location: LCFF_X15_Y9_N13
\ADC_Manager1|c_1_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][6]~regout\);

-- Location: LCCOMB_X15_Y9_N12
\ADC_Manager1|Selector71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector71~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector71~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector71~1_combout\);

-- Location: LCFF_X15_Y9_N19
\ADC_Manager1|c_0_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][7]~regout\);

-- Location: LCCOMB_X21_Y9_N18
\ADC_Manager1|c_preamb_func[8][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[8][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_preamb_func[8][7]~feeder_combout\);

-- Location: LCFF_X21_Y9_N19
\ADC_Manager1|c_preamb_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[8][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][7]~regout\);

-- Location: LCCOMB_X15_Y9_N18
\ADC_Manager1|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][7]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[8][7]~regout\,
	datad => \ADC_Manager1|c_preamb_func[8][7]~regout\,
	combout => \ADC_Manager1|Selector70~0_combout\);

-- Location: LCFF_X15_Y9_N1
\ADC_Manager1|c_1_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][7]~regout\);

-- Location: LCCOMB_X15_Y9_N0
\ADC_Manager1|Selector70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[8][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector70~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datab => \ADC_Manager1|Selector70~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector70~1_combout\);

-- Location: DSPMULT_X16_Y1_N1
\corr_long|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y11_N22
\ADC_Manager1|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~12_combout\ = (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~12_combout\);

-- Location: LCCOMB_X20_Y11_N6
\ADC_Manager1|LessThan3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~2_combout\ = (\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|LessThan3~1_combout\ & \ADC_Manager1|LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan3~1_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~0_combout\,
	combout => \ADC_Manager1|LessThan3~2_combout\);

-- Location: LCCOMB_X20_Y9_N14
\ADC_Manager1|Decoder1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~6_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (\ADC_Manager1|Decoder0~12_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & \ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|Decoder0~12_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder1~6_combout\);

-- Location: LCFF_X19_Y9_N1
\ADC_Manager1|c_1_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][0]~regout\);

-- Location: LCCOMB_X20_Y9_N20
\ADC_Manager1|Decoder2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~10_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~8_combout\ & \ADC_Manager1|Decoder2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~8_combout\,
	datad => \ADC_Manager1|Decoder2~2_combout\,
	combout => \ADC_Manager1|Decoder2~10_combout\);

-- Location: LCFF_X20_Y9_N5
\ADC_Manager1|c_0_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][0]~regout\);

-- Location: LCCOMB_X21_Y9_N24
\ADC_Manager1|c_preamb_func[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[9][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[9][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N24
\ADC_Manager1|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~0_combout\ = (!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y11_N30
\ADC_Manager1|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~16_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|Decoder0~16_combout\);

-- Location: LCFF_X21_Y9_N25
\ADC_Manager1|c_preamb_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[9][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][0]~regout\);

-- Location: LCCOMB_X20_Y9_N4
\ADC_Manager1|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][0]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][0]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][0]~regout\,
	combout => \ADC_Manager1|Selector85~0_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ADC_Manager1|Selector85~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][0]~regout\,
	datad => \ADC_Manager1|Selector85~0_combout\,
	combout => \ADC_Manager1|Selector85~1_combout\);

-- Location: LCFF_X19_Y9_N11
\ADC_Manager1|c_1_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][1]~regout\);

-- Location: LCFF_X20_Y9_N31
\ADC_Manager1|c_0_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][1]~regout\);

-- Location: LCCOMB_X21_Y9_N30
\ADC_Manager1|c_preamb_func[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[9][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[9][1]~feeder_combout\);

-- Location: LCFF_X21_Y9_N31
\ADC_Manager1|c_preamb_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[9][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][1]~regout\);

-- Location: LCCOMB_X20_Y9_N30
\ADC_Manager1|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][1]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][1]~regout\,
	combout => \ADC_Manager1|Selector84~0_combout\);

-- Location: LCCOMB_X19_Y9_N10
\ADC_Manager1|Selector84~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][1]~regout\,
	datad => \ADC_Manager1|Selector84~0_combout\,
	combout => \ADC_Manager1|Selector84~1_combout\);

-- Location: LCFF_X19_Y9_N29
\ADC_Manager1|c_1_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][2]~regout\);

-- Location: LCFF_X20_Y9_N25
\ADC_Manager1|c_0_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][2]~regout\);

-- Location: LCFF_X21_Y9_N5
\ADC_Manager1|c_preamb_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][2]~regout\);

-- Location: LCCOMB_X20_Y9_N24
\ADC_Manager1|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][2]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][2]~regout\,
	combout => \ADC_Manager1|Selector83~0_combout\);

-- Location: LCCOMB_X19_Y9_N28
\ADC_Manager1|Selector83~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector83~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][2]~regout\,
	datad => \ADC_Manager1|Selector83~0_combout\,
	combout => \ADC_Manager1|Selector83~1_combout\);

-- Location: LCFF_X19_Y9_N31
\ADC_Manager1|c_1_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][3]~regout\);

-- Location: LCFF_X20_Y9_N7
\ADC_Manager1|c_0_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][3]~regout\);

-- Location: LCFF_X21_Y9_N23
\ADC_Manager1|c_preamb_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][3]~regout\);

-- Location: LCCOMB_X20_Y9_N6
\ADC_Manager1|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][3]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][3]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][3]~regout\,
	combout => \ADC_Manager1|Selector82~0_combout\);

-- Location: LCCOMB_X19_Y9_N30
\ADC_Manager1|Selector82~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][3]~regout\,
	datad => \ADC_Manager1|Selector82~0_combout\,
	combout => \ADC_Manager1|Selector82~1_combout\);

-- Location: LCFF_X19_Y9_N13
\ADC_Manager1|c_1_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][4]~regout\);

-- Location: LCCOMB_X21_Y9_N8
\ADC_Manager1|c_preamb_func[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[9][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[9][4]~feeder_combout\);

-- Location: LCFF_X21_Y9_N9
\ADC_Manager1|c_preamb_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[9][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][4]~regout\);

-- Location: LCFF_X20_Y9_N29
\ADC_Manager1|c_0_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][4]~regout\);

-- Location: LCCOMB_X20_Y9_N28
\ADC_Manager1|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[9][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_preamb_func[9][4]~regout\,
	datac => \ADC_Manager1|c_0_func[9][4]~regout\,
	combout => \ADC_Manager1|Selector81~0_combout\);

-- Location: LCCOMB_X19_Y9_N12
\ADC_Manager1|Selector81~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][4]~regout\,
	datad => \ADC_Manager1|Selector81~0_combout\,
	combout => \ADC_Manager1|Selector81~1_combout\);

-- Location: LCFF_X19_Y9_N23
\ADC_Manager1|c_1_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][5]~regout\);

-- Location: LCFF_X20_Y9_N23
\ADC_Manager1|c_0_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][5]~regout\);

-- Location: LCCOMB_X21_Y9_N2
\ADC_Manager1|c_preamb_func[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[9][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[9][5]~feeder_combout\);

-- Location: LCFF_X21_Y9_N3
\ADC_Manager1|c_preamb_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[9][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][5]~regout\);

-- Location: LCCOMB_X20_Y9_N22
\ADC_Manager1|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][5]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][5]~regout\,
	combout => \ADC_Manager1|Selector80~0_combout\);

-- Location: LCCOMB_X19_Y9_N22
\ADC_Manager1|Selector80~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector80~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][5]~regout\,
	datad => \ADC_Manager1|Selector80~0_combout\,
	combout => \ADC_Manager1|Selector80~1_combout\);

-- Location: LCFF_X19_Y9_N9
\ADC_Manager1|c_1_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][6]~regout\);

-- Location: LCFF_X20_Y9_N13
\ADC_Manager1|c_0_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][6]~regout\);

-- Location: LCFF_X21_Y9_N29
\ADC_Manager1|c_preamb_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][6]~regout\);

-- Location: LCCOMB_X20_Y9_N12
\ADC_Manager1|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][6]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[9][6]~regout\,
	datad => \ADC_Manager1|c_preamb_func[9][6]~regout\,
	combout => \ADC_Manager1|Selector79~0_combout\);

-- Location: LCCOMB_X19_Y9_N8
\ADC_Manager1|Selector79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][6]~regout\,
	datad => \ADC_Manager1|Selector79~0_combout\,
	combout => \ADC_Manager1|Selector79~1_combout\);

-- Location: LCFF_X19_Y9_N3
\ADC_Manager1|c_1_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][7]~regout\);

-- Location: LCCOMB_X21_Y9_N14
\ADC_Manager1|c_preamb_func[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[9][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_preamb_func[9][7]~feeder_combout\);

-- Location: LCFF_X21_Y9_N15
\ADC_Manager1|c_preamb_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[9][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][7]~regout\);

-- Location: LCFF_X20_Y9_N19
\ADC_Manager1|c_0_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][7]~regout\);

-- Location: LCCOMB_X20_Y9_N18
\ADC_Manager1|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][7]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_preamb_func[9][7]~regout\,
	datac => \ADC_Manager1|c_0_func[9][7]~regout\,
	combout => \ADC_Manager1|Selector78~0_combout\);

-- Location: LCCOMB_X19_Y9_N2
\ADC_Manager1|Selector78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[9][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[9][7]~regout\,
	datad => \ADC_Manager1|Selector78~0_combout\,
	combout => \ADC_Manager1|Selector78~1_combout\);

-- Location: DSPMULT_X16_Y1_N0
\corr_long|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y2_N20
\corr_long|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~4_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add7~3\)))) # (GND)
-- \corr_long|Add7~5\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add7~3\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add7~3\,
	combout => \corr_long|Add7~4_combout\,
	cout => \corr_long|Add7~5\);

-- Location: LCCOMB_X17_Y2_N22
\corr_long|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~6_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add7~5\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add7~5\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add7~5\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add7~5\) # (GND)))))
-- \corr_long|Add7~7\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add7~5\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add7~5\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add7~5\,
	combout => \corr_long|Add7~6_combout\,
	cout => \corr_long|Add7~7\);

-- Location: LCCOMB_X17_Y2_N28
\corr_long|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~12_combout\ = ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add7~11\)))) # (GND)
-- \corr_long|Add7~13\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add7~11\))) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add7~11\,
	combout => \corr_long|Add7~12_combout\,
	cout => \corr_long|Add7~13\);

-- Location: LCCOMB_X17_Y1_N2
\corr_long|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~18_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add7~17\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add7~17\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add7~17\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add7~17\) # (GND)))))
-- \corr_long|Add7~19\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add7~17\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add7~17\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add7~17\,
	combout => \corr_long|Add7~18_combout\,
	cout => \corr_long|Add7~19\);

-- Location: LCCOMB_X17_Y1_N6
\corr_long|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~22_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add7~21\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add7~21\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add7~21\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add7~21\) # (GND)))))
-- \corr_long|Add7~23\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add7~21\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add7~21\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add7~21\,
	combout => \corr_long|Add7~22_combout\,
	cout => \corr_long|Add7~23\);

-- Location: LCCOMB_X17_Y1_N8
\corr_long|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~24_combout\ = ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add7~23\)))) # (GND)
-- \corr_long|Add7~25\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add7~23\))) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add7~23\,
	combout => \corr_long|Add7~24_combout\,
	cout => \corr_long|Add7~25\);

-- Location: LCCOMB_X19_Y11_N20
\ADC_Manager1|Decoder1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~9_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~9_combout\);

-- Location: LCFF_X19_Y9_N25
\ADC_Manager1|c_1_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][0]~regout\);

-- Location: LCCOMB_X22_Y11_N12
\ADC_Manager1|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~20_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder0~6_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~20_combout\);

-- Location: LCFF_X22_Y9_N9
\ADC_Manager1|c_preamb_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][0]~regout\);

-- Location: LCCOMB_X21_Y11_N10
\ADC_Manager1|Decoder2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~13_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder2~13_combout\);

-- Location: LCFF_X22_Y9_N11
\ADC_Manager1|c_0_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][0]~regout\);

-- Location: LCCOMB_X22_Y9_N10
\ADC_Manager1|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[6][0]~regout\,
	datac => \ADC_Manager1|c_0_func[6][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector61~0_combout\);

-- Location: LCCOMB_X19_Y9_N24
\ADC_Manager1|Selector61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][0]~regout\,
	datad => \ADC_Manager1|Selector61~0_combout\,
	combout => \ADC_Manager1|Selector61~1_combout\);

-- Location: LCFF_X19_Y9_N7
\ADC_Manager1|c_1_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][1]~regout\);

-- Location: LCFF_X22_Y9_N23
\ADC_Manager1|c_0_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][1]~regout\);

-- Location: LCCOMB_X22_Y9_N22
\ADC_Manager1|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][1]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[6][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][1]~regout\,
	combout => \ADC_Manager1|Selector60~0_combout\);

-- Location: LCCOMB_X19_Y9_N6
\ADC_Manager1|Selector60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][1]~regout\,
	datad => \ADC_Manager1|Selector60~0_combout\,
	combout => \ADC_Manager1|Selector60~1_combout\);

-- Location: LCFF_X19_Y9_N17
\ADC_Manager1|c_1_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][2]~regout\);

-- Location: LCFF_X22_Y9_N5
\ADC_Manager1|c_preamb_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][2]~regout\);

-- Location: LCFF_X22_Y9_N7
\ADC_Manager1|c_0_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][2]~regout\);

-- Location: LCCOMB_X22_Y9_N6
\ADC_Manager1|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][2]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[6][2]~regout\,
	datac => \ADC_Manager1|c_0_func[6][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector59~0_combout\);

-- Location: LCCOMB_X19_Y9_N16
\ADC_Manager1|Selector59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][2]~regout\,
	datad => \ADC_Manager1|Selector59~0_combout\,
	combout => \ADC_Manager1|Selector59~1_combout\);

-- Location: LCFF_X19_Y9_N15
\ADC_Manager1|c_1_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][3]~regout\);

-- Location: LCFF_X22_Y9_N3
\ADC_Manager1|c_0_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][3]~regout\);

-- Location: LCCOMB_X22_Y9_N2
\ADC_Manager1|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[6][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][3]~regout\,
	combout => \ADC_Manager1|Selector58~0_combout\);

-- Location: LCCOMB_X19_Y9_N14
\ADC_Manager1|Selector58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][3]~regout\,
	datad => \ADC_Manager1|Selector58~0_combout\,
	combout => \ADC_Manager1|Selector58~1_combout\);

-- Location: LCFF_X19_Y9_N21
\ADC_Manager1|c_1_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][4]~regout\);

-- Location: LCFF_X22_Y9_N15
\ADC_Manager1|c_0_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][4]~regout\);

-- Location: LCCOMB_X22_Y9_N14
\ADC_Manager1|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[6][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[6][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][4]~regout\,
	combout => \ADC_Manager1|Selector57~0_combout\);

-- Location: LCCOMB_X19_Y9_N20
\ADC_Manager1|Selector57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][4]~regout\,
	datad => \ADC_Manager1|Selector57~0_combout\,
	combout => \ADC_Manager1|Selector57~1_combout\);

-- Location: LCFF_X19_Y9_N19
\ADC_Manager1|c_1_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][5]~regout\);

-- Location: LCFF_X22_Y9_N31
\ADC_Manager1|c_0_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][5]~regout\);

-- Location: LCFF_X22_Y9_N13
\ADC_Manager1|c_preamb_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][5]~regout\);

-- Location: LCCOMB_X22_Y9_N30
\ADC_Manager1|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][5]~regout\,
	datad => \ADC_Manager1|c_preamb_func[6][5]~regout\,
	combout => \ADC_Manager1|Selector56~0_combout\);

-- Location: LCCOMB_X19_Y9_N18
\ADC_Manager1|Selector56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][5]~regout\,
	datad => \ADC_Manager1|Selector56~0_combout\,
	combout => \ADC_Manager1|Selector56~1_combout\);

-- Location: LCFF_X19_Y9_N5
\ADC_Manager1|c_1_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][6]~regout\);

-- Location: LCFF_X22_Y9_N27
\ADC_Manager1|c_0_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][6]~regout\);

-- Location: LCFF_X22_Y9_N1
\ADC_Manager1|c_preamb_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][6]~regout\);

-- Location: LCCOMB_X22_Y9_N26
\ADC_Manager1|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][6]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][6]~regout\,
	datad => \ADC_Manager1|c_preamb_func[6][6]~regout\,
	combout => \ADC_Manager1|Selector55~0_combout\);

-- Location: LCCOMB_X19_Y9_N4
\ADC_Manager1|Selector55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][6]~regout\,
	datad => \ADC_Manager1|Selector55~0_combout\,
	combout => \ADC_Manager1|Selector55~1_combout\);

-- Location: LCFF_X19_Y9_N27
\ADC_Manager1|c_1_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][7]~regout\);

-- Location: LCFF_X22_Y9_N19
\ADC_Manager1|c_0_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][7]~regout\);

-- Location: LCFF_X22_Y9_N29
\ADC_Manager1|c_preamb_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][7]~regout\);

-- Location: LCCOMB_X22_Y9_N18
\ADC_Manager1|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][7]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[6][7]~regout\,
	datad => \ADC_Manager1|c_preamb_func[6][7]~regout\,
	combout => \ADC_Manager1|Selector54~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\ADC_Manager1|Selector54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[6][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[6][7]~regout\,
	datad => \ADC_Manager1|Selector54~0_combout\,
	combout => \ADC_Manager1|Selector54~1_combout\);

-- Location: DSPMULT_X16_Y6_N1
\corr_long|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N22
\ADC_Manager1|Decoder1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~8_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~0_combout\ & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~8_combout\);

-- Location: LCFF_X15_Y10_N13
\ADC_Manager1|c_1_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][0]~regout\);

-- Location: LCCOMB_X19_Y11_N2
\ADC_Manager1|Decoder2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~12_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder2~3_combout\ & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~12_combout\);

-- Location: LCFF_X15_Y12_N31
\ADC_Manager1|c_0_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][0]~regout\);

-- Location: LCCOMB_X19_Y10_N28
\ADC_Manager1|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~19_combout\ = (\ADC_Manager1|Decoder0~18_combout\ & (\ADC_Manager1|Equal0~7_combout\ & (\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~18_combout\,
	datab => \ADC_Manager1|Equal0~7_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder0~1_combout\,
	combout => \ADC_Manager1|Decoder0~19_combout\);

-- Location: LCFF_X15_Y12_N29
\ADC_Manager1|c_preamb_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][0]~regout\);

-- Location: LCCOMB_X15_Y12_N30
\ADC_Manager1|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][0]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[7][0]~regout\,
	datad => \ADC_Manager1|c_preamb_func[7][0]~regout\,
	combout => \ADC_Manager1|Selector69~0_combout\);

-- Location: LCCOMB_X15_Y10_N12
\ADC_Manager1|Selector69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][0]~regout\,
	datad => \ADC_Manager1|Selector69~0_combout\,
	combout => \ADC_Manager1|Selector69~1_combout\);

-- Location: LCFF_X15_Y10_N3
\ADC_Manager1|c_1_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][1]~regout\);

-- Location: LCFF_X15_Y12_N3
\ADC_Manager1|c_0_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][1]~regout\);

-- Location: LCFF_X15_Y12_N1
\ADC_Manager1|c_preamb_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][1]~regout\);

-- Location: LCCOMB_X15_Y12_N2
\ADC_Manager1|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[7][1]~regout\,
	datad => \ADC_Manager1|c_preamb_func[7][1]~regout\,
	combout => \ADC_Manager1|Selector68~0_combout\);

-- Location: LCCOMB_X15_Y10_N2
\ADC_Manager1|Selector68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector68~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][1]~regout\,
	datad => \ADC_Manager1|Selector68~0_combout\,
	combout => \ADC_Manager1|Selector68~1_combout\);

-- Location: LCFF_X15_Y10_N5
\ADC_Manager1|c_1_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][2]~regout\);

-- Location: LCCOMB_X15_Y10_N4
\ADC_Manager1|Selector67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector67~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector67~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector67~1_combout\);

-- Location: LCFF_X15_Y10_N15
\ADC_Manager1|c_1_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][3]~regout\);

-- Location: LCCOMB_X15_Y10_N14
\ADC_Manager1|Selector66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector66~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector66~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector66~1_combout\);

-- Location: LCFF_X15_Y10_N9
\ADC_Manager1|c_1_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][4]~regout\);

-- Location: LCCOMB_X15_Y10_N8
\ADC_Manager1|Selector65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector65~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector65~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector65~1_combout\);

-- Location: LCFF_X15_Y10_N11
\ADC_Manager1|c_1_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][5]~regout\);

-- Location: LCFF_X15_Y12_N15
\ADC_Manager1|c_0_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][5]~regout\);

-- Location: LCFF_X15_Y12_N25
\ADC_Manager1|c_preamb_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][5]~regout\);

-- Location: LCCOMB_X15_Y12_N14
\ADC_Manager1|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[7][5]~regout\,
	datad => \ADC_Manager1|c_preamb_func[7][5]~regout\,
	combout => \ADC_Manager1|Selector64~0_combout\);

-- Location: LCCOMB_X15_Y10_N10
\ADC_Manager1|Selector64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][5]~regout\,
	datad => \ADC_Manager1|Selector64~0_combout\,
	combout => \ADC_Manager1|Selector64~1_combout\);

-- Location: LCFF_X15_Y10_N1
\ADC_Manager1|c_1_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][6]~regout\);

-- Location: LCFF_X15_Y12_N5
\ADC_Manager1|c_preamb_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][6]~regout\);

-- Location: LCFF_X15_Y12_N27
\ADC_Manager1|c_0_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][6]~regout\);

-- Location: LCCOMB_X15_Y12_N26
\ADC_Manager1|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[7][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[7][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_preamb_func[7][6]~regout\,
	datac => \ADC_Manager1|c_0_func[7][6]~regout\,
	combout => \ADC_Manager1|Selector63~0_combout\);

-- Location: LCCOMB_X15_Y10_N0
\ADC_Manager1|Selector63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][6]~regout\,
	datad => \ADC_Manager1|Selector63~0_combout\,
	combout => \ADC_Manager1|Selector63~1_combout\);

-- Location: LCFF_X15_Y10_N23
\ADC_Manager1|c_1_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][7]~regout\);

-- Location: LCCOMB_X15_Y10_N22
\ADC_Manager1|Selector62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[7][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (\ADC_Manager1|Selector62~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector62~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[7][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector62~1_combout\);

-- Location: DSPMULT_X16_Y6_N0
\corr_long|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y4_N16
\corr_long|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~0_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~dataout\ & (\corr_long|Mult7|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult6|auto_generated|mac_out2~dataout\ & (\corr_long|Mult7|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add5~1\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~dataout\ & \corr_long|Mult7|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add5~0_combout\,
	cout => \corr_long|Add5~1\);

-- Location: LCCOMB_X17_Y4_N18
\corr_long|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~2_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add5~1\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add5~1\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add5~1\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add5~1\) # (GND)))))
-- \corr_long|Add5~3\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add5~1\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add5~1\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add5~1\,
	combout => \corr_long|Add5~2_combout\,
	cout => \corr_long|Add5~3\);

-- Location: LCCOMB_X17_Y4_N24
\corr_long|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~8_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add5~7\)))) # (GND)
-- \corr_long|Add5~9\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add5~7\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add5~7\,
	combout => \corr_long|Add5~8_combout\,
	cout => \corr_long|Add5~9\);

-- Location: LCCOMB_X17_Y4_N26
\corr_long|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~10_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add5~9\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add5~9\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add5~9\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add5~9\) # (GND)))))
-- \corr_long|Add5~11\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add5~9\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add5~9\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add5~9\,
	combout => \corr_long|Add5~10_combout\,
	cout => \corr_long|Add5~11\);

-- Location: LCCOMB_X17_Y4_N30
\corr_long|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~14_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add5~13\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add5~13\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add5~13\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add5~13\) # (GND)))))
-- \corr_long|Add5~15\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add5~13\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add5~13\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add5~13\,
	combout => \corr_long|Add5~14_combout\,
	cout => \corr_long|Add5~15\);

-- Location: LCCOMB_X17_Y3_N0
\corr_long|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~16_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add5~15\)))) # (GND)
-- \corr_long|Add5~17\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add5~15\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add5~15\,
	combout => \corr_long|Add5~16_combout\,
	cout => \corr_long|Add5~17\);

-- Location: LCCOMB_X17_Y3_N4
\corr_long|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~20_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add5~19\)))) # (GND)
-- \corr_long|Add5~21\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add5~19\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add5~19\,
	combout => \corr_long|Add5~20_combout\,
	cout => \corr_long|Add5~21\);

-- Location: LCCOMB_X18_Y4_N16
\corr_long|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~2_combout\ = (\corr_long|Add7~2_combout\ & ((\corr_long|Add5~2_combout\ & (\corr_long|Add6~1\ & VCC)) # (!\corr_long|Add5~2_combout\ & (!\corr_long|Add6~1\)))) # (!\corr_long|Add7~2_combout\ & ((\corr_long|Add5~2_combout\ & 
-- (!\corr_long|Add6~1\)) # (!\corr_long|Add5~2_combout\ & ((\corr_long|Add6~1\) # (GND)))))
-- \corr_long|Add6~3\ = CARRY((\corr_long|Add7~2_combout\ & (!\corr_long|Add5~2_combout\ & !\corr_long|Add6~1\)) # (!\corr_long|Add7~2_combout\ & ((!\corr_long|Add6~1\) # (!\corr_long|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~2_combout\,
	datab => \corr_long|Add5~2_combout\,
	datad => VCC,
	cin => \corr_long|Add6~1\,
	combout => \corr_long|Add6~2_combout\,
	cout => \corr_long|Add6~3\);

-- Location: LCCOMB_X18_Y4_N18
\corr_long|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~4_combout\ = ((\corr_long|Add5~4_combout\ $ (\corr_long|Add7~4_combout\ $ (!\corr_long|Add6~3\)))) # (GND)
-- \corr_long|Add6~5\ = CARRY((\corr_long|Add5~4_combout\ & ((\corr_long|Add7~4_combout\) # (!\corr_long|Add6~3\))) # (!\corr_long|Add5~4_combout\ & (\corr_long|Add7~4_combout\ & !\corr_long|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~4_combout\,
	datab => \corr_long|Add7~4_combout\,
	datad => VCC,
	cin => \corr_long|Add6~3\,
	combout => \corr_long|Add6~4_combout\,
	cout => \corr_long|Add6~5\);

-- Location: LCCOMB_X18_Y4_N22
\corr_long|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~8_combout\ = ((\corr_long|Add7~8_combout\ $ (\corr_long|Add5~8_combout\ $ (!\corr_long|Add6~7\)))) # (GND)
-- \corr_long|Add6~9\ = CARRY((\corr_long|Add7~8_combout\ & ((\corr_long|Add5~8_combout\) # (!\corr_long|Add6~7\))) # (!\corr_long|Add7~8_combout\ & (\corr_long|Add5~8_combout\ & !\corr_long|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~8_combout\,
	datab => \corr_long|Add5~8_combout\,
	datad => VCC,
	cin => \corr_long|Add6~7\,
	combout => \corr_long|Add6~8_combout\,
	cout => \corr_long|Add6~9\);

-- Location: LCCOMB_X18_Y4_N24
\corr_long|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~10_combout\ = (\corr_long|Add7~10_combout\ & ((\corr_long|Add5~10_combout\ & (\corr_long|Add6~9\ & VCC)) # (!\corr_long|Add5~10_combout\ & (!\corr_long|Add6~9\)))) # (!\corr_long|Add7~10_combout\ & ((\corr_long|Add5~10_combout\ & 
-- (!\corr_long|Add6~9\)) # (!\corr_long|Add5~10_combout\ & ((\corr_long|Add6~9\) # (GND)))))
-- \corr_long|Add6~11\ = CARRY((\corr_long|Add7~10_combout\ & (!\corr_long|Add5~10_combout\ & !\corr_long|Add6~9\)) # (!\corr_long|Add7~10_combout\ & ((!\corr_long|Add6~9\) # (!\corr_long|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~10_combout\,
	datab => \corr_long|Add5~10_combout\,
	datad => VCC,
	cin => \corr_long|Add6~9\,
	combout => \corr_long|Add6~10_combout\,
	cout => \corr_long|Add6~11\);

-- Location: LCCOMB_X18_Y4_N26
\corr_long|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~12_combout\ = ((\corr_long|Add5~12_combout\ $ (\corr_long|Add7~12_combout\ $ (!\corr_long|Add6~11\)))) # (GND)
-- \corr_long|Add6~13\ = CARRY((\corr_long|Add5~12_combout\ & ((\corr_long|Add7~12_combout\) # (!\corr_long|Add6~11\))) # (!\corr_long|Add5~12_combout\ & (\corr_long|Add7~12_combout\ & !\corr_long|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~12_combout\,
	datab => \corr_long|Add7~12_combout\,
	datad => VCC,
	cin => \corr_long|Add6~11\,
	combout => \corr_long|Add6~12_combout\,
	cout => \corr_long|Add6~13\);

-- Location: LCCOMB_X18_Y4_N28
\corr_long|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~14_combout\ = (\corr_long|Add7~14_combout\ & ((\corr_long|Add5~14_combout\ & (\corr_long|Add6~13\ & VCC)) # (!\corr_long|Add5~14_combout\ & (!\corr_long|Add6~13\)))) # (!\corr_long|Add7~14_combout\ & ((\corr_long|Add5~14_combout\ & 
-- (!\corr_long|Add6~13\)) # (!\corr_long|Add5~14_combout\ & ((\corr_long|Add6~13\) # (GND)))))
-- \corr_long|Add6~15\ = CARRY((\corr_long|Add7~14_combout\ & (!\corr_long|Add5~14_combout\ & !\corr_long|Add6~13\)) # (!\corr_long|Add7~14_combout\ & ((!\corr_long|Add6~13\) # (!\corr_long|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~14_combout\,
	datab => \corr_long|Add5~14_combout\,
	datad => VCC,
	cin => \corr_long|Add6~13\,
	combout => \corr_long|Add6~14_combout\,
	cout => \corr_long|Add6~15\);

-- Location: LCCOMB_X18_Y3_N4
\corr_long|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~22_combout\ = (\corr_long|Add5~22_combout\ & ((\corr_long|Add7~22_combout\ & (\corr_long|Add6~21\ & VCC)) # (!\corr_long|Add7~22_combout\ & (!\corr_long|Add6~21\)))) # (!\corr_long|Add5~22_combout\ & ((\corr_long|Add7~22_combout\ & 
-- (!\corr_long|Add6~21\)) # (!\corr_long|Add7~22_combout\ & ((\corr_long|Add6~21\) # (GND)))))
-- \corr_long|Add6~23\ = CARRY((\corr_long|Add5~22_combout\ & (!\corr_long|Add7~22_combout\ & !\corr_long|Add6~21\)) # (!\corr_long|Add5~22_combout\ & ((!\corr_long|Add6~21\) # (!\corr_long|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~22_combout\,
	datab => \corr_long|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|Add6~21\,
	combout => \corr_long|Add6~22_combout\,
	cout => \corr_long|Add6~23\);

-- Location: LCCOMB_X18_Y3_N6
\corr_long|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~24_combout\ = ((\corr_long|Add5~24_combout\ $ (\corr_long|Add7~24_combout\ $ (!\corr_long|Add6~23\)))) # (GND)
-- \corr_long|Add6~25\ = CARRY((\corr_long|Add5~24_combout\ & ((\corr_long|Add7~24_combout\) # (!\corr_long|Add6~23\))) # (!\corr_long|Add5~24_combout\ & (\corr_long|Add7~24_combout\ & !\corr_long|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~24_combout\,
	datab => \corr_long|Add7~24_combout\,
	datad => VCC,
	cin => \corr_long|Add6~23\,
	combout => \corr_long|Add6~24_combout\,
	cout => \corr_long|Add6~25\);

-- Location: LCCOMB_X20_Y9_N2
\ADC_Manager1|Decoder1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~4_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (\ADC_Manager1|Decoder0~12_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|Decoder0~12_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder1~4_combout\);

-- Location: LCFF_X18_Y8_N29
\ADC_Manager1|c_1_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][0]~regout\);

-- Location: LCCOMB_X22_Y11_N0
\ADC_Manager1|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~13_combout\ = (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~13_combout\);

-- Location: LCCOMB_X22_Y11_N16
\ADC_Manager1|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~14_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~13_combout\ & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder0~13_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~14_combout\);

-- Location: LCFF_X18_Y8_N31
\ADC_Manager1|c_preamb_func[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][0]~regout\);

-- Location: LCCOMB_X18_Y8_N30
\ADC_Manager1|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][0]~regout\) # ((\ADC_Manager1|c_1_func[1][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector101~0_combout\);

-- Location: LCFF_X17_Y8_N11
\ADC_Manager1|c_long_func_input[11][0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector101~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X19_Y11_N10
\ADC_Manager1|Decoder2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~8_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~8_combout\);

-- Location: LCFF_X19_Y8_N29
\ADC_Manager1|c_0_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][0]~regout\);

-- Location: LCCOMB_X18_Y8_N28
\ADC_Manager1|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][0]~regout\,
	datad => \ADC_Manager1|c_0_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector101~1_combout\);

-- Location: LCCOMB_X17_Y8_N10
\ADC_Manager1|Selector101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~2_combout\ = (\ADC_Manager1|Selector101~0_combout\) # ((\ADC_Manager1|Selector101~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector101~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][0]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector101~1_combout\,
	combout => \ADC_Manager1|Selector101~2_combout\);

-- Location: LCFF_X18_Y8_N21
\ADC_Manager1|c_1_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][1]~regout\);

-- Location: LCFF_X18_Y8_N27
\ADC_Manager1|c_preamb_func[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][1]~regout\);

-- Location: LCCOMB_X18_Y8_N26
\ADC_Manager1|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][1]~regout\) # ((\ADC_Manager1|c_1_func[1][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector100~0_combout\);

-- Location: LCFF_X17_Y8_N17
\ADC_Manager1|c_long_func_input[11][1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector100~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][1]~_Duplicate_1_regout\);

-- Location: LCFF_X19_Y8_N31
\ADC_Manager1|c_0_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][1]~regout\);

-- Location: LCCOMB_X18_Y8_N20
\ADC_Manager1|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][1]~regout\,
	datad => \ADC_Manager1|c_0_func[1][1]~regout\,
	combout => \ADC_Manager1|Selector100~1_combout\);

-- Location: LCCOMB_X17_Y8_N16
\ADC_Manager1|Selector100~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~2_combout\ = (\ADC_Manager1|Selector100~0_combout\) # ((\ADC_Manager1|Selector100~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector100~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][1]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector100~1_combout\,
	combout => \ADC_Manager1|Selector100~2_combout\);

-- Location: LCFF_X18_Y8_N13
\ADC_Manager1|c_1_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][2]~regout\);

-- Location: LCFF_X19_Y8_N25
\ADC_Manager1|c_0_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][2]~regout\);

-- Location: LCCOMB_X18_Y8_N12
\ADC_Manager1|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][2]~regout\,
	datad => \ADC_Manager1|c_0_func[1][2]~regout\,
	combout => \ADC_Manager1|Selector99~1_combout\);

-- Location: LCFF_X17_Y8_N3
\ADC_Manager1|c_long_func_input[11][2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector99~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][2]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y8_N3
\ADC_Manager1|c_preamb_func[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][2]~regout\);

-- Location: LCCOMB_X18_Y8_N2
\ADC_Manager1|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[1][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][2]~regout\,
	datad => \ADC_Manager1|c_1_func[1][2]~regout\,
	combout => \ADC_Manager1|Selector99~0_combout\);

-- Location: LCCOMB_X17_Y8_N2
\ADC_Manager1|Selector99~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~2_combout\ = (\ADC_Manager1|Selector99~1_combout\) # ((\ADC_Manager1|Selector99~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][2]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector99~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][2]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector99~0_combout\,
	combout => \ADC_Manager1|Selector99~2_combout\);

-- Location: LCFF_X18_Y8_N5
\ADC_Manager1|c_1_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][3]~regout\);

-- Location: LCFF_X18_Y8_N19
\ADC_Manager1|c_preamb_func[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][3]~regout\);

-- Location: LCCOMB_X18_Y8_N18
\ADC_Manager1|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][3]~regout\) # ((\ADC_Manager1|c_1_func[1][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector98~0_combout\);

-- Location: LCFF_X17_Y8_N13
\ADC_Manager1|c_long_func_input[11][3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector98~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][3]~_Duplicate_1_regout\);

-- Location: LCFF_X19_Y8_N23
\ADC_Manager1|c_0_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][3]~regout\);

-- Location: LCCOMB_X18_Y8_N4
\ADC_Manager1|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][3]~regout\,
	datad => \ADC_Manager1|c_0_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector98~1_combout\);

-- Location: LCCOMB_X17_Y8_N12
\ADC_Manager1|Selector98~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~2_combout\ = (\ADC_Manager1|Selector98~0_combout\) # ((\ADC_Manager1|Selector98~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][3]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector98~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][3]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector98~1_combout\,
	combout => \ADC_Manager1|Selector98~2_combout\);

-- Location: LCFF_X18_Y8_N9
\ADC_Manager1|c_1_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][4]~regout\);

-- Location: LCFF_X20_Y7_N1
\ADC_Manager1|c_0_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][4]~regout\);

-- Location: LCCOMB_X18_Y8_N8
\ADC_Manager1|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][4]~regout\,
	datad => \ADC_Manager1|c_0_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector97~1_combout\);

-- Location: LCFF_X17_Y8_N31
\ADC_Manager1|c_long_func_input[11][4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector97~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][4]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y8_N7
\ADC_Manager1|c_preamb_func[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][4]~regout\);

-- Location: LCCOMB_X18_Y8_N6
\ADC_Manager1|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][4]~regout\) # ((\ADC_Manager1|c_1_func[1][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector97~0_combout\);

-- Location: LCCOMB_X17_Y8_N30
\ADC_Manager1|Selector97~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~2_combout\ = (\ADC_Manager1|Selector97~1_combout\) # ((\ADC_Manager1|Selector97~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][4]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector97~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][4]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector97~0_combout\,
	combout => \ADC_Manager1|Selector97~2_combout\);

-- Location: LCFF_X17_Y7_N17
\ADC_Manager1|c_long_func_input[11][5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector96~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][5]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y8_N25
\ADC_Manager1|c_1_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][5]~regout\);

-- Location: LCFF_X18_Y8_N23
\ADC_Manager1|c_preamb_func[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][5]~regout\);

-- Location: LCCOMB_X18_Y8_N22
\ADC_Manager1|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][5]~regout\) # ((\ADC_Manager1|c_1_func[1][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector96~0_combout\);

-- Location: LCCOMB_X17_Y7_N16
\ADC_Manager1|Selector96~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~2_combout\ = (\ADC_Manager1|Selector96~1_combout\) # ((\ADC_Manager1|Selector96~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][5]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector96~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][5]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector96~0_combout\,
	combout => \ADC_Manager1|Selector96~2_combout\);

-- Location: LCFF_X17_Y7_N7
\ADC_Manager1|c_long_func_input[11][6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector95~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][6]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y8_N1
\ADC_Manager1|c_1_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][6]~regout\);

-- Location: LCFF_X18_Y8_N15
\ADC_Manager1|c_preamb_func[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][6]~regout\);

-- Location: LCCOMB_X18_Y8_N14
\ADC_Manager1|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][6]~regout\) # ((\ADC_Manager1|c_1_func[1][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector95~0_combout\);

-- Location: LCCOMB_X17_Y7_N6
\ADC_Manager1|Selector95~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~2_combout\ = (\ADC_Manager1|Selector95~1_combout\) # ((\ADC_Manager1|Selector95~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][6]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector95~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][6]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector95~0_combout\,
	combout => \ADC_Manager1|Selector95~2_combout\);

-- Location: LCFF_X18_Y8_N17
\ADC_Manager1|c_1_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][7]~regout\);

-- Location: LCFF_X18_Y8_N11
\ADC_Manager1|c_preamb_func[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][7]~regout\);

-- Location: LCCOMB_X18_Y8_N10
\ADC_Manager1|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][7]~regout\) # ((\ADC_Manager1|c_1_func[1][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector94~0_combout\);

-- Location: LCFF_X17_Y8_N29
\ADC_Manager1|c_long_func_input[11][7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector94~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][7]~_Duplicate_1_regout\);

-- Location: LCFF_X20_Y7_N29
\ADC_Manager1|c_0_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][7]~regout\);

-- Location: LCCOMB_X20_Y7_N10
\ADC_Manager1|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|Selector125~1_combout\,
	datad => \ADC_Manager1|c_0_func[1][7]~regout\,
	combout => \ADC_Manager1|Selector94~1_combout\);

-- Location: LCCOMB_X17_Y8_N28
\ADC_Manager1|Selector94~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~2_combout\ = (\ADC_Manager1|Selector94~0_combout\) # ((\ADC_Manager1|Selector94~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[11][7]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector94~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][7]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector94~1_combout\,
	combout => \ADC_Manager1|Selector94~2_combout\);

-- Location: DSPMULT_X16_Y4_N1
\corr_long|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X20_Y6_N7
\ADC_Manager1|c_long_func_input[10][0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector93~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y10_N18
\ADC_Manager1|Decoder1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~5_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Equal0~8_combout\ & (\ADC_Manager1|Decoder0~1_combout\ & \ADC_Manager1|LessThan3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|Equal0~8_combout\,
	datac => \ADC_Manager1|Decoder0~1_combout\,
	datad => \ADC_Manager1|LessThan3~2_combout\,
	combout => \ADC_Manager1|Decoder1~5_combout\);

-- Location: LCFF_X21_Y8_N1
\ADC_Manager1|c_1_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][0]~regout\);

-- Location: LCCOMB_X20_Y9_N16
\ADC_Manager1|Decoder2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~9_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder2~2_combout\,
	combout => \ADC_Manager1|Decoder2~9_combout\);

-- Location: LCFF_X20_Y8_N29
\ADC_Manager1|c_0_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][0]~regout\);

-- Location: LCCOMB_X20_Y8_N6
\ADC_Manager1|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[0][0]~regout\,
	datad => \ADC_Manager1|c_0_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector93~1_combout\);

-- Location: LCCOMB_X20_Y6_N6
\ADC_Manager1|Selector93~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~2_combout\ = (\ADC_Manager1|Selector93~0_combout\) # ((\ADC_Manager1|Selector93~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector93~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][0]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector93~1_combout\,
	combout => \ADC_Manager1|Selector93~2_combout\);

-- Location: LCFF_X21_Y8_N29
\ADC_Manager1|c_1_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][1]~regout\);

-- Location: LCCOMB_X20_Y8_N10
\ADC_Manager1|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][1]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][1]~regout\,
	datab => \ADC_Manager1|Selector125~1_combout\,
	datac => \ADC_Manager1|Mux104~1_combout\,
	datad => \ADC_Manager1|c_1_func[0][1]~regout\,
	combout => \ADC_Manager1|Selector92~1_combout\);

-- Location: LCFF_X17_Y8_N7
\ADC_Manager1|c_long_func_input[10][1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector92~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X21_Y11_N0
\ADC_Manager1|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~11_combout\ = (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Equal0~11_combout\);

-- Location: LCCOMB_X21_Y11_N8
\ADC_Manager1|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~15_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder0~15_combout\);

-- Location: LCFF_X21_Y8_N11
\ADC_Manager1|c_preamb_func[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][1]~regout\);

-- Location: LCCOMB_X21_Y8_N10
\ADC_Manager1|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[10][1]~regout\) # ((\ADC_Manager1|c_1_func[0][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[0][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector92~0_combout\);

-- Location: LCCOMB_X17_Y8_N6
\ADC_Manager1|Selector92~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~2_combout\ = (\ADC_Manager1|Selector92~1_combout\) # ((\ADC_Manager1|Selector92~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector92~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][1]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector92~0_combout\,
	combout => \ADC_Manager1|Selector92~2_combout\);

-- Location: LCFF_X21_Y8_N7
\ADC_Manager1|c_preamb_func[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][2]~regout\);

-- Location: LCFF_X21_Y8_N13
\ADC_Manager1|c_1_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][2]~regout\);

-- Location: LCCOMB_X21_Y8_N6
\ADC_Manager1|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[10][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[0][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][2]~regout\,
	datad => \ADC_Manager1|c_1_func[0][2]~regout\,
	combout => \ADC_Manager1|Selector91~0_combout\);

-- Location: LCFF_X17_Y8_N1
\ADC_Manager1|c_long_func_input[10][2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector91~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][2]~_Duplicate_1_regout\);

-- Location: LCFF_X22_Y8_N29
\ADC_Manager1|c_0_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][2]~regout\);

-- Location: LCCOMB_X21_Y8_N12
\ADC_Manager1|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[0][2]~regout\,
	datac => \ADC_Manager1|c_1_func[0][2]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector91~1_combout\);

-- Location: LCCOMB_X17_Y8_N0
\ADC_Manager1|Selector91~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~2_combout\ = (\ADC_Manager1|Selector91~0_combout\) # ((\ADC_Manager1|Selector91~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][2]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector91~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][2]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector91~1_combout\,
	combout => \ADC_Manager1|Selector91~2_combout\);

-- Location: LCFF_X21_Y8_N5
\ADC_Manager1|c_1_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][3]~regout\);

-- Location: LCFF_X21_Y8_N27
\ADC_Manager1|c_preamb_func[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][3]~regout\);

-- Location: LCCOMB_X21_Y8_N26
\ADC_Manager1|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[10][3]~regout\) # ((\ADC_Manager1|c_1_func[0][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[0][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector90~0_combout\);

-- Location: LCFF_X17_Y8_N19
\ADC_Manager1|c_long_func_input[10][3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector90~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][3]~_Duplicate_1_regout\);

-- Location: LCFF_X20_Y8_N1
\ADC_Manager1|c_0_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][3]~regout\);

-- Location: LCCOMB_X20_Y8_N22
\ADC_Manager1|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][3]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|Selector125~1_combout\,
	datad => \ADC_Manager1|c_0_func[0][3]~regout\,
	combout => \ADC_Manager1|Selector90~1_combout\);

-- Location: LCCOMB_X17_Y8_N18
\ADC_Manager1|Selector90~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~2_combout\ = (\ADC_Manager1|Selector90~0_combout\) # ((\ADC_Manager1|Selector90~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][3]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector90~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][3]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector90~1_combout\,
	combout => \ADC_Manager1|Selector90~2_combout\);

-- Location: LCFF_X22_Y8_N31
\ADC_Manager1|c_0_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][4]~regout\);

-- Location: LCFF_X21_Y8_N25
\ADC_Manager1|c_1_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][4]~regout\);

-- Location: LCCOMB_X21_Y8_N24
\ADC_Manager1|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[0][4]~regout\,
	datac => \ADC_Manager1|c_1_func[0][4]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector89~1_combout\);

-- Location: LCFF_X17_Y8_N9
\ADC_Manager1|c_long_func_input[10][4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector89~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][4]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y8_N15
\ADC_Manager1|c_preamb_func[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][4]~regout\);

-- Location: LCCOMB_X21_Y8_N14
\ADC_Manager1|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~0_combout\ = (\ADC_Manager1|c_1_func[0][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[10][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][4]~regout\ & (((\ADC_Manager1|c_preamb_func[10][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector89~0_combout\);

-- Location: LCCOMB_X17_Y8_N8
\ADC_Manager1|Selector89~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~2_combout\ = (\ADC_Manager1|Selector89~1_combout\) # ((\ADC_Manager1|Selector89~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][4]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector89~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][4]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector89~0_combout\,
	combout => \ADC_Manager1|Selector89~2_combout\);

-- Location: LCFF_X21_Y8_N3
\ADC_Manager1|c_preamb_func[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][5]~regout\);

-- Location: LCCOMB_X21_Y8_N2
\ADC_Manager1|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~0_combout\ = (\ADC_Manager1|c_1_func[0][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[10][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][5]~regout\ & (((\ADC_Manager1|c_preamb_func[10][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector88~0_combout\);

-- Location: LCFF_X17_Y8_N23
\ADC_Manager1|c_long_func_input[10][5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector88~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][5]~_Duplicate_1_regout\);

-- Location: LCFF_X20_Y8_N9
\ADC_Manager1|c_0_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][5]~regout\);

-- Location: LCFF_X21_Y8_N21
\ADC_Manager1|c_1_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][5]~regout\);

-- Location: LCCOMB_X20_Y8_N30
\ADC_Manager1|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][5]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[0][5]~regout\,
	datad => \ADC_Manager1|c_1_func[0][5]~regout\,
	combout => \ADC_Manager1|Selector88~1_combout\);

-- Location: LCCOMB_X17_Y8_N22
\ADC_Manager1|Selector88~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~2_combout\ = (\ADC_Manager1|Selector88~0_combout\) # ((\ADC_Manager1|Selector88~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][5]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector88~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][5]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector88~1_combout\,
	combout => \ADC_Manager1|Selector88~2_combout\);

-- Location: LCFF_X21_Y8_N9
\ADC_Manager1|c_1_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][6]~regout\);

-- Location: LCFF_X21_Y8_N31
\ADC_Manager1|c_preamb_func[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][6]~regout\);

-- Location: LCCOMB_X21_Y8_N30
\ADC_Manager1|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][6]~regout\) # ((\ADC_Manager1|c_preamb_func[10][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector87~0_combout\);

-- Location: LCFF_X15_Y8_N1
\ADC_Manager1|c_long_func_input[10][6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector87~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][6]~_Duplicate_1_regout\);

-- Location: LCFF_X22_Y8_N25
\ADC_Manager1|c_0_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][6]~regout\);

-- Location: LCCOMB_X21_Y8_N8
\ADC_Manager1|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[0][6]~regout\,
	datac => \ADC_Manager1|c_1_func[0][6]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector87~1_combout\);

-- Location: LCCOMB_X15_Y8_N0
\ADC_Manager1|Selector87~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~2_combout\ = (\ADC_Manager1|Selector87~0_combout\) # ((\ADC_Manager1|Selector87~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[10][6]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector87~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][6]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector87~1_combout\,
	combout => \ADC_Manager1|Selector87~2_combout\);

-- Location: LCFF_X21_Y8_N19
\ADC_Manager1|c_preamb_func[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][7]~regout\);

-- Location: LCCOMB_X21_Y8_N18
\ADC_Manager1|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~0_combout\ = (\ADC_Manager1|c_1_func[0][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[10][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][7]~regout\ & (((\ADC_Manager1|c_preamb_func[10][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector86~0_combout\);

-- Location: LCFF_X21_Y7_N29
\ADC_Manager1|c_long_func_input[10][7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector86~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X21_Y7_N28
\ADC_Manager1|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~2_combout\ = (\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|Selector86~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][7]~_Duplicate_1_regout\ & \ADC_Manager1|Selector124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Selector86~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][7]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector124~0_combout\,
	combout => \ADC_Manager1|Selector86~2_combout\);

-- Location: DSPMULT_X16_Y4_N0
\corr_long|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X13_Y4_N16
\corr_long|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~0_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~dataout\ & (\corr_long|Mult10|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult11|auto_generated|mac_out2~dataout\ & (\corr_long|Mult10|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add9~1\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~dataout\ & \corr_long|Mult10|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add9~0_combout\,
	cout => \corr_long|Add9~1\);

-- Location: LCCOMB_X13_Y4_N24
\corr_long|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~8_combout\ = ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add9~7\)))) # (GND)
-- \corr_long|Add9~9\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add9~7\))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add9~7\,
	combout => \corr_long|Add9~8_combout\,
	cout => \corr_long|Add9~9\);

-- Location: LCCOMB_X13_Y4_N26
\corr_long|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~10_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add9~9\ & VCC)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add9~9\)))) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add9~9\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add9~9\) # (GND)))))
-- \corr_long|Add9~11\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add9~9\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add9~9\) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add9~9\,
	combout => \corr_long|Add9~10_combout\,
	cout => \corr_long|Add9~11\);

-- Location: LCCOMB_X13_Y3_N4
\corr_long|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~20_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add9~19\)))) # (GND)
-- \corr_long|Add9~21\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add9~19\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add9~19\,
	combout => \corr_long|Add9~20_combout\,
	cout => \corr_long|Add9~21\);

-- Location: LCCOMB_X19_Y11_N30
\ADC_Manager1|Decoder1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~2_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~2_combout\);

-- Location: LCFF_X18_Y11_N17
\ADC_Manager1|c_1_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][0]~regout\);

-- Location: LCCOMB_X19_Y11_N0
\ADC_Manager1|Decoder2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~5_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~5_combout\);

-- Location: LCFF_X17_Y11_N13
\ADC_Manager1|c_0_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][0]~regout\);

-- Location: LCCOMB_X18_Y11_N16
\ADC_Manager1|Selector117~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][0]~regout\,
	datad => \ADC_Manager1|c_0_func[3][0]~regout\,
	combout => \ADC_Manager1|Selector117~1_combout\);

-- Location: LCFF_X17_Y8_N21
\ADC_Manager1|c_long_func_input[13][0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector117~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y11_N4
\ADC_Manager1|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~2_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~1_combout\ & (\ADC_Manager1|ram_counter\(4) & \ADC_Manager1|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder0~1_combout\,
	datac => \ADC_Manager1|ram_counter\(4),
	datad => \ADC_Manager1|LessThan2~2_combout\,
	combout => \ADC_Manager1|Decoder0~2_combout\);

-- Location: LCCOMB_X22_Y11_N28
\ADC_Manager1|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~9_combout\ = (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|Decoder0~6_combout\,
	combout => \ADC_Manager1|Decoder0~9_combout\);

-- Location: LCFF_X18_Y11_N23
\ADC_Manager1|c_preamb_func[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][0]~regout\);

-- Location: LCCOMB_X18_Y11_N22
\ADC_Manager1|Selector117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~0_combout\ = (\ADC_Manager1|c_1_func[3][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector117~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\ADC_Manager1|Selector117~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~2_combout\ = (\ADC_Manager1|Selector117~1_combout\) # ((\ADC_Manager1|Selector117~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector117~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][0]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector117~0_combout\,
	combout => \ADC_Manager1|Selector117~2_combout\);

-- Location: LCFF_X18_Y11_N21
\ADC_Manager1|c_1_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][1]~regout\);

-- Location: LCFF_X18_Y11_N3
\ADC_Manager1|c_preamb_func[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][1]~regout\);

-- Location: LCCOMB_X18_Y11_N2
\ADC_Manager1|Selector116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][1]~regout\) # ((\ADC_Manager1|c_1_func[3][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector116~0_combout\);

-- Location: LCFF_X15_Y8_N7
\ADC_Manager1|c_long_func_input[13][1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector116~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][1]~_Duplicate_1_regout\);

-- Location: LCFF_X15_Y11_N1
\ADC_Manager1|c_0_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][1]~regout\);

-- Location: LCCOMB_X15_Y11_N30
\ADC_Manager1|Selector116~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][1]~regout\,
	datad => \ADC_Manager1|c_0_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector116~1_combout\);

-- Location: LCCOMB_X15_Y8_N6
\ADC_Manager1|Selector116~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~2_combout\ = (\ADC_Manager1|Selector116~0_combout\) # ((\ADC_Manager1|Selector116~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector116~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][1]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector116~1_combout\,
	combout => \ADC_Manager1|Selector116~2_combout\);

-- Location: LCFF_X17_Y7_N21
\ADC_Manager1|c_long_func_input[13][2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector115~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][2]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y11_N1
\ADC_Manager1|c_1_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][2]~regout\);

-- Location: LCFF_X18_Y11_N27
\ADC_Manager1|c_preamb_func[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][2]~regout\);

-- Location: LCCOMB_X18_Y11_N26
\ADC_Manager1|Selector115~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][2]~regout\) # ((\ADC_Manager1|c_1_func[3][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector115~0_combout\);

-- Location: LCCOMB_X17_Y7_N20
\ADC_Manager1|Selector115~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~2_combout\ = (\ADC_Manager1|Selector115~1_combout\) # ((\ADC_Manager1|Selector115~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][2]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector115~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][2]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector115~0_combout\,
	combout => \ADC_Manager1|Selector115~2_combout\);

-- Location: LCFF_X15_Y11_N21
\ADC_Manager1|c_0_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][3]~regout\);

-- Location: LCFF_X18_Y11_N5
\ADC_Manager1|c_1_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][3]~regout\);

-- Location: LCCOMB_X15_Y11_N22
\ADC_Manager1|Selector114~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][3]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][3]~regout\,
	datad => \ADC_Manager1|c_1_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector114~1_combout\);

-- Location: LCFF_X17_Y8_N15
\ADC_Manager1|c_long_func_input[13][3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector114~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][3]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y11_N7
\ADC_Manager1|c_preamb_func[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][3]~regout\);

-- Location: LCCOMB_X18_Y11_N6
\ADC_Manager1|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][3]~regout\) # ((\ADC_Manager1|c_1_func[3][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector114~0_combout\);

-- Location: LCCOMB_X17_Y8_N14
\ADC_Manager1|Selector114~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~2_combout\ = (\ADC_Manager1|Selector114~1_combout\) # ((\ADC_Manager1|Selector114~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][3]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector114~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][3]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector114~0_combout\,
	combout => \ADC_Manager1|Selector114~2_combout\);

-- Location: LCFF_X18_Y11_N9
\ADC_Manager1|c_1_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][4]~regout\);

-- Location: LCFF_X18_Y11_N19
\ADC_Manager1|c_preamb_func[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][4]~regout\);

-- Location: LCCOMB_X18_Y11_N18
\ADC_Manager1|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][4]~regout\) # ((\ADC_Manager1|c_1_func[3][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector113~0_combout\);

-- Location: LCFF_X15_Y8_N9
\ADC_Manager1|c_long_func_input[13][4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector113~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][4]~_Duplicate_1_regout\);

-- Location: LCFF_X15_Y11_N5
\ADC_Manager1|c_0_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][4]~regout\);

-- Location: LCCOMB_X15_Y11_N18
\ADC_Manager1|Selector113~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][4]~regout\,
	datad => \ADC_Manager1|c_1_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector113~1_combout\);

-- Location: LCCOMB_X15_Y8_N8
\ADC_Manager1|Selector113~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~2_combout\ = (\ADC_Manager1|Selector113~0_combout\) # ((\ADC_Manager1|Selector113~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][4]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector113~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][4]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector113~1_combout\,
	combout => \ADC_Manager1|Selector113~2_combout\);

-- Location: LCFF_X17_Y7_N27
\ADC_Manager1|c_long_func_input[13][5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector112~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][5]~_Duplicate_1_regout\);

-- Location: LCFF_X17_Y11_N29
\ADC_Manager1|c_0_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][5]~regout\);

-- Location: LCFF_X18_Y11_N29
\ADC_Manager1|c_1_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][5]~regout\);

-- Location: LCCOMB_X18_Y11_N28
\ADC_Manager1|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][5]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|c_0_func[3][5]~regout\,
	datac => \ADC_Manager1|c_1_func[3][5]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector112~1_combout\);

-- Location: LCCOMB_X17_Y7_N26
\ADC_Manager1|Selector112~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~2_combout\ = (\ADC_Manager1|Selector112~0_combout\) # ((\ADC_Manager1|Selector112~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][5]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector112~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][5]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector112~1_combout\,
	combout => \ADC_Manager1|Selector112~2_combout\);

-- Location: LCFF_X18_Y11_N15
\ADC_Manager1|c_preamb_func[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][6]~regout\);

-- Location: LCFF_X18_Y11_N13
\ADC_Manager1|c_1_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][6]~regout\);

-- Location: LCCOMB_X18_Y11_N14
\ADC_Manager1|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][6]~regout\,
	datad => \ADC_Manager1|c_1_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector111~0_combout\);

-- Location: LCFF_X17_Y8_N25
\ADC_Manager1|c_long_func_input[13][6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector111~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][6]~_Duplicate_1_regout\);

-- Location: LCCOMB_X18_Y11_N12
\ADC_Manager1|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][6]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector111~1_combout\);

-- Location: LCCOMB_X17_Y8_N24
\ADC_Manager1|Selector111~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~2_combout\ = (\ADC_Manager1|Selector111~0_combout\) # ((\ADC_Manager1|Selector111~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][6]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector111~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][6]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector111~1_combout\,
	combout => \ADC_Manager1|Selector111~2_combout\);

-- Location: LCFF_X15_Y11_N17
\ADC_Manager1|c_0_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][7]~regout\);

-- Location: LCFF_X18_Y11_N25
\ADC_Manager1|c_1_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][7]~regout\);

-- Location: LCCOMB_X15_Y11_N26
\ADC_Manager1|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][7]~regout\,
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector110~1_combout\);

-- Location: LCFF_X15_Y8_N11
\ADC_Manager1|c_long_func_input[13][7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector110~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][7]~_Duplicate_1_regout\);

-- Location: LCFF_X18_Y11_N31
\ADC_Manager1|c_preamb_func[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][7]~regout\);

-- Location: LCCOMB_X18_Y11_N30
\ADC_Manager1|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~0_combout\ = (\ADC_Manager1|c_1_func[3][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector110~0_combout\);

-- Location: LCCOMB_X15_Y8_N10
\ADC_Manager1|Selector110~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~2_combout\ = (\ADC_Manager1|Selector110~1_combout\) # ((\ADC_Manager1|Selector110~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[13][7]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector110~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][7]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector110~0_combout\,
	combout => \ADC_Manager1|Selector110~2_combout\);

-- Location: DSPMULT_X16_Y5_N1
\corr_long|Mult13|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X20_Y10_N9
\ADC_Manager1|c_long_func_input[12][0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector109~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X21_Y11_N26
\ADC_Manager1|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~11_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder0~11_combout\);

-- Location: LCFF_X21_Y10_N31
\ADC_Manager1|c_preamb_func[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][0]~regout\);

-- Location: LCCOMB_X20_Y9_N0
\ADC_Manager1|Decoder1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~3_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|LessThan3~2_combout\ & \ADC_Manager1|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|Decoder0~5_combout\,
	combout => \ADC_Manager1|Decoder1~3_combout\);

-- Location: LCFF_X21_Y10_N17
\ADC_Manager1|c_1_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][0]~regout\);

-- Location: LCCOMB_X21_Y10_N30
\ADC_Manager1|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][0]~regout\,
	datad => \ADC_Manager1|c_1_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector109~0_combout\);

-- Location: LCCOMB_X20_Y10_N8
\ADC_Manager1|Selector109~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~2_combout\ = (\ADC_Manager1|Selector109~1_combout\) # ((\ADC_Manager1|Selector109~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector109~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][0]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector109~0_combout\,
	combout => \ADC_Manager1|Selector109~2_combout\);

-- Location: LCFF_X20_Y10_N7
\ADC_Manager1|c_long_func_input[12][1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector108~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][1]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y10_N13
\ADC_Manager1|c_1_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][1]~regout\);

-- Location: LCCOMB_X21_Y11_N16
\ADC_Manager1|Decoder2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~7_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder2~7_combout\);

-- Location: LCFF_X19_Y10_N25
\ADC_Manager1|c_0_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][1]~regout\);

-- Location: LCCOMB_X19_Y10_N14
\ADC_Manager1|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[2][1]~regout\,
	datac => \ADC_Manager1|c_0_func[2][1]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector108~1_combout\);

-- Location: LCCOMB_X20_Y10_N6
\ADC_Manager1|Selector108~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~2_combout\ = (\ADC_Manager1|Selector108~0_combout\) # ((\ADC_Manager1|Selector108~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector108~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][1]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector108~1_combout\,
	combout => \ADC_Manager1|Selector108~2_combout\);

-- Location: LCFF_X20_Y10_N17
\ADC_Manager1|c_long_func_input[12][2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector107~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][2]~_Duplicate_1_regout\);

-- Location: LCFF_X19_Y10_N5
\ADC_Manager1|c_0_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][2]~regout\);

-- Location: LCFF_X21_Y10_N5
\ADC_Manager1|c_1_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][2]~regout\);

-- Location: LCCOMB_X19_Y10_N26
\ADC_Manager1|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[2][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[2][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_0_func[2][2]~regout\,
	datac => \ADC_Manager1|c_1_func[2][2]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector107~1_combout\);

-- Location: LCCOMB_X20_Y10_N16
\ADC_Manager1|Selector107~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~2_combout\ = (\ADC_Manager1|Selector107~0_combout\) # ((\ADC_Manager1|Selector107~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][2]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector107~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][2]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector107~1_combout\,
	combout => \ADC_Manager1|Selector107~2_combout\);

-- Location: LCFF_X21_Y10_N9
\ADC_Manager1|c_1_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][3]~regout\);

-- Location: LCFF_X22_Y10_N25
\ADC_Manager1|c_0_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][3]~regout\);

-- Location: LCCOMB_X21_Y10_N8
\ADC_Manager1|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[2][3]~regout\,
	datad => \ADC_Manager1|c_0_func[2][3]~regout\,
	combout => \ADC_Manager1|Selector106~1_combout\);

-- Location: LCFF_X20_Y10_N23
\ADC_Manager1|c_long_func_input[12][3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector106~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][3]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y10_N19
\ADC_Manager1|c_preamb_func[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][3]~regout\);

-- Location: LCCOMB_X21_Y10_N18
\ADC_Manager1|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][3]~regout\) # ((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector106~0_combout\);

-- Location: LCCOMB_X20_Y10_N22
\ADC_Manager1|Selector106~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~2_combout\ = (\ADC_Manager1|Selector106~1_combout\) # ((\ADC_Manager1|Selector106~0_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][3]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~0_combout\,
	datab => \ADC_Manager1|Selector106~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][3]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector106~0_combout\,
	combout => \ADC_Manager1|Selector106~2_combout\);

-- Location: LCFF_X20_Y6_N17
\ADC_Manager1|c_long_func_input[12][4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector105~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][4]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y10_N21
\ADC_Manager1|c_1_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][4]~regout\);

-- Location: LCFF_X22_Y10_N31
\ADC_Manager1|c_0_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][4]~regout\);

-- Location: LCCOMB_X21_Y10_N20
\ADC_Manager1|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[2][4]~regout\,
	datad => \ADC_Manager1|c_0_func[2][4]~regout\,
	combout => \ADC_Manager1|Selector105~1_combout\);

-- Location: LCCOMB_X20_Y6_N16
\ADC_Manager1|Selector105~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~2_combout\ = (\ADC_Manager1|Selector105~0_combout\) # ((\ADC_Manager1|Selector105~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][4]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector105~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][4]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector105~1_combout\,
	combout => \ADC_Manager1|Selector105~2_combout\);

-- Location: LCFF_X21_Y10_N1
\ADC_Manager1|c_1_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][5]~regout\);

-- Location: LCFF_X22_Y10_N29
\ADC_Manager1|c_0_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][5]~regout\);

-- Location: LCCOMB_X21_Y10_N0
\ADC_Manager1|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector125~1_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[2][5]~regout\,
	datad => \ADC_Manager1|c_0_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector104~1_combout\);

-- Location: LCFF_X20_Y10_N1
\ADC_Manager1|c_long_func_input[12][5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector104~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][5]~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y10_N0
\ADC_Manager1|Selector104~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~2_combout\ = (\ADC_Manager1|Selector104~0_combout\) # ((\ADC_Manager1|Selector104~1_combout\) # ((\ADC_Manager1|c_long_func_input[12][5]~_Duplicate_1_regout\ & \ADC_Manager1|Selector124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector104~0_combout\,
	datab => \ADC_Manager1|Selector104~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][5]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector124~0_combout\,
	combout => \ADC_Manager1|Selector104~2_combout\);

-- Location: LCFF_X20_Y10_N27
\ADC_Manager1|c_long_func_input[12][6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector103~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][6]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y10_N29
\ADC_Manager1|c_1_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][6]~regout\);

-- Location: LCCOMB_X21_Y10_N28
\ADC_Manager1|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[2][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[2][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[2][6]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector103~1_combout\);

-- Location: LCCOMB_X20_Y10_N26
\ADC_Manager1|Selector103~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~2_combout\ = (\ADC_Manager1|Selector103~0_combout\) # ((\ADC_Manager1|Selector103~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][6]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector103~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][6]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector103~1_combout\,
	combout => \ADC_Manager1|Selector103~2_combout\);

-- Location: LCFF_X20_Y10_N13
\ADC_Manager1|c_long_func_input[12][7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector102~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][7]~_Duplicate_1_regout\);

-- Location: LCFF_X21_Y10_N25
\ADC_Manager1|c_1_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][7]~regout\);

-- Location: LCCOMB_X21_Y10_N24
\ADC_Manager1|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~1_combout\ = (\ADC_Manager1|Selector125~1_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[2][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][7]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[2][7]~regout\,
	datad => \ADC_Manager1|Selector125~1_combout\,
	combout => \ADC_Manager1|Selector102~1_combout\);

-- Location: LCCOMB_X20_Y10_N12
\ADC_Manager1|Selector102~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~2_combout\ = (\ADC_Manager1|Selector102~0_combout\) # ((\ADC_Manager1|Selector102~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\ & \ADC_Manager1|c_long_func_input[12][7]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector102~0_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][7]~_Duplicate_1_regout\,
	datad => \ADC_Manager1|Selector102~1_combout\,
	combout => \ADC_Manager1|Selector102~2_combout\);

-- Location: DSPMULT_X16_Y5_N0
\corr_long|Mult12|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y4_N18
\corr_long|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~2_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add11~1\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add11~1\)))) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add11~1\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add11~1\) # (GND)))))
-- \corr_long|Add11~3\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add11~1\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add11~1\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add11~1\,
	combout => \corr_long|Add11~2_combout\,
	cout => \corr_long|Add11~3\);

-- Location: LCCOMB_X15_Y4_N20
\corr_long|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~4_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add11~3\)))) # (GND)
-- \corr_long|Add11~5\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add11~3\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add11~3\,
	combout => \corr_long|Add11~4_combout\,
	cout => \corr_long|Add11~5\);

-- Location: LCCOMB_X15_Y4_N22
\corr_long|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~6_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add11~5\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add11~5\)))) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add11~5\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add11~5\) # (GND)))))
-- \corr_long|Add11~7\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add11~5\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add11~5\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add11~5\,
	combout => \corr_long|Add11~6_combout\,
	cout => \corr_long|Add11~7\);

-- Location: LCCOMB_X15_Y4_N28
\corr_long|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~12_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add11~11\)))) # (GND)
-- \corr_long|Add11~13\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add11~11\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add11~11\,
	combout => \corr_long|Add11~12_combout\,
	cout => \corr_long|Add11~13\);

-- Location: LCCOMB_X15_Y4_N30
\corr_long|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~14_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add11~13\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add11~13\)))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add11~13\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add11~13\) # 
-- (GND)))))
-- \corr_long|Add11~15\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add11~13\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add11~13\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add11~13\,
	combout => \corr_long|Add11~14_combout\,
	cout => \corr_long|Add11~15\);

-- Location: LCCOMB_X15_Y3_N0
\corr_long|Add11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~16_combout\ = ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add11~15\)))) # (GND)
-- \corr_long|Add11~17\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add11~15\))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add11~15\,
	combout => \corr_long|Add11~16_combout\,
	cout => \corr_long|Add11~17\);

-- Location: LCCOMB_X15_Y3_N2
\corr_long|Add11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~18_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add11~17\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add11~17\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add11~17\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add11~17\) # 
-- (GND)))))
-- \corr_long|Add11~19\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add11~17\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add11~17\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add11~17\,
	combout => \corr_long|Add11~18_combout\,
	cout => \corr_long|Add11~19\);

-- Location: LCCOMB_X14_Y4_N14
\corr_long|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~0_combout\ = (\corr_long|Add11~0_combout\ & (\corr_long|Add9~0_combout\ $ (VCC))) # (!\corr_long|Add11~0_combout\ & (\corr_long|Add9~0_combout\ & VCC))
-- \corr_long|Add10~1\ = CARRY((\corr_long|Add11~0_combout\ & \corr_long|Add9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~0_combout\,
	datab => \corr_long|Add9~0_combout\,
	datad => VCC,
	combout => \corr_long|Add10~0_combout\,
	cout => \corr_long|Add10~1\);

-- Location: LCCOMB_X14_Y4_N20
\corr_long|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~6_combout\ = (\corr_long|Add9~6_combout\ & ((\corr_long|Add11~6_combout\ & (\corr_long|Add10~5\ & VCC)) # (!\corr_long|Add11~6_combout\ & (!\corr_long|Add10~5\)))) # (!\corr_long|Add9~6_combout\ & ((\corr_long|Add11~6_combout\ & 
-- (!\corr_long|Add10~5\)) # (!\corr_long|Add11~6_combout\ & ((\corr_long|Add10~5\) # (GND)))))
-- \corr_long|Add10~7\ = CARRY((\corr_long|Add9~6_combout\ & (!\corr_long|Add11~6_combout\ & !\corr_long|Add10~5\)) # (!\corr_long|Add9~6_combout\ & ((!\corr_long|Add10~5\) # (!\corr_long|Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~6_combout\,
	datab => \corr_long|Add11~6_combout\,
	datad => VCC,
	cin => \corr_long|Add10~5\,
	combout => \corr_long|Add10~6_combout\,
	cout => \corr_long|Add10~7\);

-- Location: LCCOMB_X14_Y4_N30
\corr_long|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~16_combout\ = ((\corr_long|Add9~16_combout\ $ (\corr_long|Add11~16_combout\ $ (!\corr_long|Add10~15\)))) # (GND)
-- \corr_long|Add10~17\ = CARRY((\corr_long|Add9~16_combout\ & ((\corr_long|Add11~16_combout\) # (!\corr_long|Add10~15\))) # (!\corr_long|Add9~16_combout\ & (\corr_long|Add11~16_combout\ & !\corr_long|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~16_combout\,
	datab => \corr_long|Add11~16_combout\,
	datad => VCC,
	cin => \corr_long|Add10~15\,
	combout => \corr_long|Add10~16_combout\,
	cout => \corr_long|Add10~17\);

-- Location: LCCOMB_X14_Y3_N0
\corr_long|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~18_combout\ = (\corr_long|Add9~18_combout\ & ((\corr_long|Add11~18_combout\ & (\corr_long|Add10~17\ & VCC)) # (!\corr_long|Add11~18_combout\ & (!\corr_long|Add10~17\)))) # (!\corr_long|Add9~18_combout\ & ((\corr_long|Add11~18_combout\ & 
-- (!\corr_long|Add10~17\)) # (!\corr_long|Add11~18_combout\ & ((\corr_long|Add10~17\) # (GND)))))
-- \corr_long|Add10~19\ = CARRY((\corr_long|Add9~18_combout\ & (!\corr_long|Add11~18_combout\ & !\corr_long|Add10~17\)) # (!\corr_long|Add9~18_combout\ & ((!\corr_long|Add10~17\) # (!\corr_long|Add11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~18_combout\,
	datab => \corr_long|Add11~18_combout\,
	datad => VCC,
	cin => \corr_long|Add10~17\,
	combout => \corr_long|Add10~18_combout\,
	cout => \corr_long|Add10~19\);

-- Location: LCCOMB_X14_Y3_N2
\corr_long|Add10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~20_combout\ = ((\corr_long|Add11~20_combout\ $ (\corr_long|Add9~20_combout\ $ (!\corr_long|Add10~19\)))) # (GND)
-- \corr_long|Add10~21\ = CARRY((\corr_long|Add11~20_combout\ & ((\corr_long|Add9~20_combout\) # (!\corr_long|Add10~19\))) # (!\corr_long|Add11~20_combout\ & (\corr_long|Add9~20_combout\ & !\corr_long|Add10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~20_combout\,
	datab => \corr_long|Add9~20_combout\,
	datad => VCC,
	cin => \corr_long|Add10~19\,
	combout => \corr_long|Add10~20_combout\,
	cout => \corr_long|Add10~21\);

-- Location: LCCOMB_X19_Y4_N18
\corr_long|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~4_combout\ = ((\corr_long|Add10~4_combout\ $ (\corr_long|Add6~4_combout\ $ (!\corr_long|Add8~3\)))) # (GND)
-- \corr_long|Add8~5\ = CARRY((\corr_long|Add10~4_combout\ & ((\corr_long|Add6~4_combout\) # (!\corr_long|Add8~3\))) # (!\corr_long|Add10~4_combout\ & (\corr_long|Add6~4_combout\ & !\corr_long|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~4_combout\,
	datab => \corr_long|Add6~4_combout\,
	datad => VCC,
	cin => \corr_long|Add8~3\,
	combout => \corr_long|Add8~4_combout\,
	cout => \corr_long|Add8~5\);

-- Location: LCCOMB_X19_Y4_N20
\corr_long|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~6_combout\ = (\corr_long|Add6~6_combout\ & ((\corr_long|Add10~6_combout\ & (\corr_long|Add8~5\ & VCC)) # (!\corr_long|Add10~6_combout\ & (!\corr_long|Add8~5\)))) # (!\corr_long|Add6~6_combout\ & ((\corr_long|Add10~6_combout\ & 
-- (!\corr_long|Add8~5\)) # (!\corr_long|Add10~6_combout\ & ((\corr_long|Add8~5\) # (GND)))))
-- \corr_long|Add8~7\ = CARRY((\corr_long|Add6~6_combout\ & (!\corr_long|Add10~6_combout\ & !\corr_long|Add8~5\)) # (!\corr_long|Add6~6_combout\ & ((!\corr_long|Add8~5\) # (!\corr_long|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~6_combout\,
	datab => \corr_long|Add10~6_combout\,
	datad => VCC,
	cin => \corr_long|Add8~5\,
	combout => \corr_long|Add8~6_combout\,
	cout => \corr_long|Add8~7\);

-- Location: LCCOMB_X19_Y4_N22
\corr_long|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~8_combout\ = ((\corr_long|Add10~8_combout\ $ (\corr_long|Add6~8_combout\ $ (!\corr_long|Add8~7\)))) # (GND)
-- \corr_long|Add8~9\ = CARRY((\corr_long|Add10~8_combout\ & ((\corr_long|Add6~8_combout\) # (!\corr_long|Add8~7\))) # (!\corr_long|Add10~8_combout\ & (\corr_long|Add6~8_combout\ & !\corr_long|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~8_combout\,
	datab => \corr_long|Add6~8_combout\,
	datad => VCC,
	cin => \corr_long|Add8~7\,
	combout => \corr_long|Add8~8_combout\,
	cout => \corr_long|Add8~9\);

-- Location: LCCOMB_X19_Y4_N24
\corr_long|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~10_combout\ = (\corr_long|Add10~10_combout\ & ((\corr_long|Add6~10_combout\ & (\corr_long|Add8~9\ & VCC)) # (!\corr_long|Add6~10_combout\ & (!\corr_long|Add8~9\)))) # (!\corr_long|Add10~10_combout\ & ((\corr_long|Add6~10_combout\ & 
-- (!\corr_long|Add8~9\)) # (!\corr_long|Add6~10_combout\ & ((\corr_long|Add8~9\) # (GND)))))
-- \corr_long|Add8~11\ = CARRY((\corr_long|Add10~10_combout\ & (!\corr_long|Add6~10_combout\ & !\corr_long|Add8~9\)) # (!\corr_long|Add10~10_combout\ & ((!\corr_long|Add8~9\) # (!\corr_long|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~10_combout\,
	datab => \corr_long|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|Add8~9\,
	combout => \corr_long|Add8~10_combout\,
	cout => \corr_long|Add8~11\);

-- Location: LCCOMB_X19_Y4_N26
\corr_long|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~12_combout\ = ((\corr_long|Add10~12_combout\ $ (\corr_long|Add6~12_combout\ $ (!\corr_long|Add8~11\)))) # (GND)
-- \corr_long|Add8~13\ = CARRY((\corr_long|Add10~12_combout\ & ((\corr_long|Add6~12_combout\) # (!\corr_long|Add8~11\))) # (!\corr_long|Add10~12_combout\ & (\corr_long|Add6~12_combout\ & !\corr_long|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~12_combout\,
	datab => \corr_long|Add6~12_combout\,
	datad => VCC,
	cin => \corr_long|Add8~11\,
	combout => \corr_long|Add8~12_combout\,
	cout => \corr_long|Add8~13\);

-- Location: LCCOMB_X19_Y4_N28
\corr_long|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~14_combout\ = (\corr_long|Add10~14_combout\ & ((\corr_long|Add6~14_combout\ & (\corr_long|Add8~13\ & VCC)) # (!\corr_long|Add6~14_combout\ & (!\corr_long|Add8~13\)))) # (!\corr_long|Add10~14_combout\ & ((\corr_long|Add6~14_combout\ & 
-- (!\corr_long|Add8~13\)) # (!\corr_long|Add6~14_combout\ & ((\corr_long|Add8~13\) # (GND)))))
-- \corr_long|Add8~15\ = CARRY((\corr_long|Add10~14_combout\ & (!\corr_long|Add6~14_combout\ & !\corr_long|Add8~13\)) # (!\corr_long|Add10~14_combout\ & ((!\corr_long|Add8~13\) # (!\corr_long|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~14_combout\,
	datab => \corr_long|Add6~14_combout\,
	datad => VCC,
	cin => \corr_long|Add8~13\,
	combout => \corr_long|Add8~14_combout\,
	cout => \corr_long|Add8~15\);

-- Location: LCCOMB_X19_Y3_N2
\corr_long|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~20_combout\ = ((\corr_long|Add6~20_combout\ $ (\corr_long|Add10~20_combout\ $ (!\corr_long|Add8~19\)))) # (GND)
-- \corr_long|Add8~21\ = CARRY((\corr_long|Add6~20_combout\ & ((\corr_long|Add10~20_combout\) # (!\corr_long|Add8~19\))) # (!\corr_long|Add6~20_combout\ & (\corr_long|Add10~20_combout\ & !\corr_long|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~20_combout\,
	datab => \corr_long|Add10~20_combout\,
	datad => VCC,
	cin => \corr_long|Add8~19\,
	combout => \corr_long|Add8~20_combout\,
	cout => \corr_long|Add8~21\);

-- Location: LCCOMB_X19_Y3_N4
\corr_long|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~22_combout\ = (\corr_long|Add10~22_combout\ & ((\corr_long|Add6~22_combout\ & (\corr_long|Add8~21\ & VCC)) # (!\corr_long|Add6~22_combout\ & (!\corr_long|Add8~21\)))) # (!\corr_long|Add10~22_combout\ & ((\corr_long|Add6~22_combout\ & 
-- (!\corr_long|Add8~21\)) # (!\corr_long|Add6~22_combout\ & ((\corr_long|Add8~21\) # (GND)))))
-- \corr_long|Add8~23\ = CARRY((\corr_long|Add10~22_combout\ & (!\corr_long|Add6~22_combout\ & !\corr_long|Add8~21\)) # (!\corr_long|Add10~22_combout\ & ((!\corr_long|Add8~21\) # (!\corr_long|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~22_combout\,
	datab => \corr_long|Add6~22_combout\,
	datad => VCC,
	cin => \corr_long|Add8~21\,
	combout => \corr_long|Add8~22_combout\,
	cout => \corr_long|Add8~23\);

-- Location: LCCOMB_X19_Y3_N6
\corr_long|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~24_combout\ = ((\corr_long|Add10~24_combout\ $ (\corr_long|Add6~24_combout\ $ (!\corr_long|Add8~23\)))) # (GND)
-- \corr_long|Add8~25\ = CARRY((\corr_long|Add10~24_combout\ & ((\corr_long|Add6~24_combout\) # (!\corr_long|Add8~23\))) # (!\corr_long|Add10~24_combout\ & (\corr_long|Add6~24_combout\ & !\corr_long|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~24_combout\,
	datab => \corr_long|Add6~24_combout\,
	datad => VCC,
	cin => \corr_long|Add8~23\,
	combout => \corr_long|Add8~24_combout\,
	cout => \corr_long|Add8~25\);

-- Location: LCCOMB_X15_Y7_N4
\ADC_Manager1|c_long_func_input[4][6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[4][6]~4_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (!\ADC_Manager1|c_short_func_input_index\(3) & (\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|c_long_func_input[4][6]~4_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ADC_Manager1|Selector45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[4][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector45~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector45~0_combout\,
	datab => \ADC_Manager1|c_1_func[4][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector45~1_combout\);

-- Location: LCCOMB_X18_Y9_N10
\ADC_Manager1|Selector44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[4][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector44~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector44~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|c_1_func[4][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector44~1_combout\);

-- Location: LCCOMB_X21_Y11_N14
\ADC_Manager1|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~26_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder0~26_combout\);

-- Location: LCFF_X18_Y9_N29
\ADC_Manager1|c_preamb_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][2]~regout\);

-- Location: LCFF_X18_Y9_N19
\ADC_Manager1|c_0_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][2]~regout\);

-- Location: LCCOMB_X18_Y9_N28
\ADC_Manager1|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[4][2]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][2]~regout\,
	datad => \ADC_Manager1|c_0_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector43~0_combout\);

-- Location: LCCOMB_X18_Y9_N30
\ADC_Manager1|Selector43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[4][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|c_1_func[4][2]~regout\,
	datad => \ADC_Manager1|Selector43~0_combout\,
	combout => \ADC_Manager1|Selector43~1_combout\);

-- Location: LCFF_X19_Y7_N13
\ADC_Manager1|c_preamb_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][3]~regout\);

-- Location: LCCOMB_X19_Y7_N12
\ADC_Manager1|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][3]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][3]~regout\,
	combout => \ADC_Manager1|Selector42~0_combout\);

-- Location: LCCOMB_X19_Y7_N6
\ADC_Manager1|Selector42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[4][3]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|Selector42~0_combout\,
	combout => \ADC_Manager1|Selector42~1_combout\);

-- Location: LCFF_X18_Y7_N17
\ADC_Manager1|c_1_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][4]~regout\);

-- Location: LCFF_X19_Y7_N1
\ADC_Manager1|c_preamb_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][4]~regout\);

-- Location: LCFF_X19_Y7_N31
\ADC_Manager1|c_0_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][4]~regout\);

-- Location: LCCOMB_X19_Y7_N0
\ADC_Manager1|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[4][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][4]~regout\,
	datad => \ADC_Manager1|c_0_func[4][4]~regout\,
	combout => \ADC_Manager1|Selector41~0_combout\);

-- Location: LCCOMB_X19_Y7_N14
\ADC_Manager1|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[4][4]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|c_1_func[4][4]~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector41~0_combout\,
	combout => \ADC_Manager1|Selector41~1_combout\);

-- Location: LCCOMB_X19_Y7_N22
\ADC_Manager1|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[4][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector40~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector40~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[4][5]~regout\,
	combout => \ADC_Manager1|Selector40~1_combout\);

-- Location: LCFF_X19_Y7_N5
\ADC_Manager1|c_preamb_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][6]~regout\);

-- Location: LCCOMB_X19_Y7_N4
\ADC_Manager1|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[4][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][6]~regout\,
	datad => \ADC_Manager1|c_0_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector39~0_combout\);

-- Location: LCCOMB_X19_Y7_N10
\ADC_Manager1|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[4][6]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|Selector39~0_combout\ & 
-- !\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][6]~regout\,
	datab => \ADC_Manager1|Selector39~0_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector39~1_combout\);

-- Location: LCCOMB_X19_Y7_N26
\ADC_Manager1|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[4][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector38~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector38~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[4][7]~regout\,
	combout => \ADC_Manager1|Selector38~1_combout\);

-- Location: DSPMULT_X16_Y9_N1
\corr_long|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N16
\ADC_Manager1|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~18_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~18_combout\);

-- Location: LCCOMB_X19_Y10_N8
\ADC_Manager1|Decoder1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~10_combout\ = (\ADC_Manager1|LessThan3~2_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~18_combout\ & \ADC_Manager1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan3~2_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder0~18_combout\,
	datad => \ADC_Manager1|Decoder0~1_combout\,
	combout => \ADC_Manager1|Decoder1~10_combout\);

-- Location: LCFF_X15_Y10_N17
\ADC_Manager1|c_1_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][0]~regout\);

-- Location: LCCOMB_X19_Y11_N26
\ADC_Manager1|Decoder2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~14_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder2~3_combout\ & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~14_combout\);

-- Location: LCFF_X18_Y10_N31
\ADC_Manager1|c_0_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][0]~regout\);

-- Location: LCCOMB_X18_Y10_N30
\ADC_Manager1|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[5][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][0]~regout\,
	combout => \ADC_Manager1|Selector53~0_combout\);

-- Location: LCCOMB_X15_Y10_N16
\ADC_Manager1|Selector53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][0]~regout\,
	datad => \ADC_Manager1|Selector53~0_combout\,
	combout => \ADC_Manager1|Selector53~1_combout\);

-- Location: LCFF_X15_Y10_N19
\ADC_Manager1|c_1_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][1]~regout\);

-- Location: LCFF_X18_Y10_N7
\ADC_Manager1|c_0_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][1]~regout\);

-- Location: LCCOMB_X21_Y11_N12
\ADC_Manager1|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~25_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~6_combout\,
	combout => \ADC_Manager1|Decoder0~25_combout\);

-- Location: LCFF_X18_Y10_N13
\ADC_Manager1|c_preamb_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][1]~regout\);

-- Location: LCCOMB_X18_Y10_N6
\ADC_Manager1|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][1]~regout\,
	datad => \ADC_Manager1|c_preamb_func[5][1]~regout\,
	combout => \ADC_Manager1|Selector52~0_combout\);

-- Location: LCCOMB_X15_Y10_N18
\ADC_Manager1|Selector52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][1]~regout\,
	datad => \ADC_Manager1|Selector52~0_combout\,
	combout => \ADC_Manager1|Selector52~1_combout\);

-- Location: LCFF_X15_Y10_N21
\ADC_Manager1|c_1_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][2]~regout\);

-- Location: LCFF_X18_Y10_N9
\ADC_Manager1|c_preamb_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][2]~regout\);

-- Location: LCFF_X18_Y10_N27
\ADC_Manager1|c_0_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][2]~regout\);

-- Location: LCCOMB_X18_Y10_N26
\ADC_Manager1|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][2]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[5][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[5][2]~regout\,
	datac => \ADC_Manager1|c_0_func[5][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector51~0_combout\);

-- Location: LCCOMB_X15_Y10_N20
\ADC_Manager1|Selector51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][2]~regout\,
	datad => \ADC_Manager1|Selector51~0_combout\,
	combout => \ADC_Manager1|Selector51~1_combout\);

-- Location: LCFF_X15_Y10_N7
\ADC_Manager1|c_1_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][3]~regout\);

-- Location: LCFF_X18_Y10_N5
\ADC_Manager1|c_preamb_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][3]~regout\);

-- Location: LCFF_X18_Y10_N11
\ADC_Manager1|c_0_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][3]~regout\);

-- Location: LCCOMB_X18_Y10_N10
\ADC_Manager1|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[5][3]~regout\,
	datac => \ADC_Manager1|c_0_func[5][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector50~0_combout\);

-- Location: LCCOMB_X15_Y10_N6
\ADC_Manager1|Selector50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][3]~regout\,
	datad => \ADC_Manager1|Selector50~0_combout\,
	combout => \ADC_Manager1|Selector50~1_combout\);

-- Location: LCFF_X15_Y10_N29
\ADC_Manager1|c_1_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][4]~regout\);

-- Location: LCFF_X18_Y10_N3
\ADC_Manager1|c_0_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][4]~regout\);

-- Location: LCCOMB_X18_Y10_N2
\ADC_Manager1|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[5][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[5][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][4]~regout\,
	combout => \ADC_Manager1|Selector49~0_combout\);

-- Location: LCCOMB_X15_Y10_N28
\ADC_Manager1|Selector49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][4]~regout\,
	datad => \ADC_Manager1|Selector49~0_combout\,
	combout => \ADC_Manager1|Selector49~1_combout\);

-- Location: LCFF_X15_Y10_N27
\ADC_Manager1|c_1_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][5]~regout\);

-- Location: LCFF_X18_Y10_N15
\ADC_Manager1|c_0_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][5]~regout\);

-- Location: LCFF_X18_Y10_N1
\ADC_Manager1|c_preamb_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][5]~regout\);

-- Location: LCCOMB_X18_Y10_N14
\ADC_Manager1|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][5]~regout\,
	datad => \ADC_Manager1|c_preamb_func[5][5]~regout\,
	combout => \ADC_Manager1|Selector48~0_combout\);

-- Location: LCCOMB_X15_Y10_N26
\ADC_Manager1|Selector48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][5]~regout\,
	datad => \ADC_Manager1|Selector48~0_combout\,
	combout => \ADC_Manager1|Selector48~1_combout\);

-- Location: LCFF_X15_Y10_N25
\ADC_Manager1|c_1_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][6]~regout\);

-- Location: LCFF_X18_Y10_N19
\ADC_Manager1|c_0_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][6]~regout\);

-- Location: LCCOMB_X18_Y10_N18
\ADC_Manager1|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[5][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][6]~regout\,
	combout => \ADC_Manager1|Selector47~0_combout\);

-- Location: LCCOMB_X15_Y10_N24
\ADC_Manager1|Selector47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][6]~regout\,
	datad => \ADC_Manager1|Selector47~0_combout\,
	combout => \ADC_Manager1|Selector47~1_combout\);

-- Location: LCFF_X15_Y10_N31
\ADC_Manager1|c_1_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][7]~regout\);

-- Location: LCFF_X18_Y10_N23
\ADC_Manager1|c_0_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][7]~regout\);

-- Location: LCFF_X18_Y10_N29
\ADC_Manager1|c_preamb_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][7]~regout\);

-- Location: LCCOMB_X18_Y10_N22
\ADC_Manager1|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][7]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[5][7]~regout\,
	datad => \ADC_Manager1|c_preamb_func[5][7]~regout\,
	combout => \ADC_Manager1|Selector46~0_combout\);

-- Location: LCCOMB_X15_Y10_N30
\ADC_Manager1|Selector46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (((\ADC_Manager1|c_1_func[5][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[6][2]~1_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[6][2]~1_combout\,
	datac => \ADC_Manager1|c_1_func[5][7]~regout\,
	datad => \ADC_Manager1|Selector46~0_combout\,
	combout => \ADC_Manager1|Selector46~1_combout\);

-- Location: DSPMULT_X16_Y9_N0
\corr_long|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y6_N16
\corr_long|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~0_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~dataout\ & (\corr_long|Mult5|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult4|auto_generated|mac_out2~dataout\ & (\corr_long|Mult5|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add3~1\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~dataout\ & \corr_long|Mult5|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add3~0_combout\,
	cout => \corr_long|Add3~1\);

-- Location: LCCOMB_X15_Y6_N22
\corr_long|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~6_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add3~5\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add3~5\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add3~5\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add3~5\) # (GND)))))
-- \corr_long|Add3~7\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add3~5\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add3~5\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add3~5\,
	combout => \corr_long|Add3~6_combout\,
	cout => \corr_long|Add3~7\);

-- Location: LCCOMB_X15_Y5_N0
\corr_long|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~16_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add3~15\)))) # (GND)
-- \corr_long|Add3~17\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add3~15\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add3~15\,
	combout => \corr_long|Add3~16_combout\,
	cout => \corr_long|Add3~17\);

-- Location: LCCOMB_X15_Y5_N2
\corr_long|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~18_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add3~17\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add3~17\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add3~17\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add3~17\) # (GND)))))
-- \corr_long|Add3~19\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add3~17\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add3~17\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add3~17\,
	combout => \corr_long|Add3~18_combout\,
	cout => \corr_long|Add3~19\);

-- Location: LCCOMB_X21_Y11_N20
\ADC_Manager1|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~21_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|Decoder0~21_combout\);

-- Location: LCFF_X19_Y8_N21
\ADC_Manager1|c_preamb_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][0]~regout\);

-- Location: LCCOMB_X19_Y8_N20
\ADC_Manager1|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][0]~regout\,
	datad => \ADC_Manager1|c_0_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector21~0_combout\);

-- Location: LCCOMB_X19_Y8_N26
\ADC_Manager1|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[1][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- (\ADC_Manager1|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|Selector21~0_combout\,
	datad => \ADC_Manager1|c_1_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector21~1_combout\);

-- Location: LCFF_X19_Y8_N13
\ADC_Manager1|c_preamb_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][1]~regout\);

-- Location: LCCOMB_X19_Y8_N12
\ADC_Manager1|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][1]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][1]~regout\,
	datad => \ADC_Manager1|c_0_func[1][1]~regout\,
	combout => \ADC_Manager1|Selector20~0_combout\);

-- Location: LCCOMB_X19_Y8_N18
\ADC_Manager1|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[1][1]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|Selector20~0_combout\,
	combout => \ADC_Manager1|Selector20~1_combout\);

-- Location: LCFF_X19_Y8_N1
\ADC_Manager1|c_preamb_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][2]~regout\);

-- Location: LCCOMB_X19_Y8_N0
\ADC_Manager1|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][2]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[1][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][2]~regout\,
	combout => \ADC_Manager1|Selector19~0_combout\);

-- Location: LCCOMB_X19_Y8_N14
\ADC_Manager1|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[1][2]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][2]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector19~0_combout\,
	combout => \ADC_Manager1|Selector19~1_combout\);

-- Location: LCFF_X19_Y8_N5
\ADC_Manager1|c_preamb_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][3]~regout\);

-- Location: LCCOMB_X19_Y8_N4
\ADC_Manager1|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][3]~regout\,
	datad => \ADC_Manager1|c_0_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector18~0_combout\);

-- Location: LCCOMB_X19_Y8_N10
\ADC_Manager1|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[1][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- (\ADC_Manager1|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|Selector18~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector18~1_combout\);

-- Location: LCFF_X20_Y7_N5
\ADC_Manager1|c_preamb_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][4]~regout\);

-- Location: LCCOMB_X20_Y7_N4
\ADC_Manager1|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][4]~regout\,
	datad => \ADC_Manager1|c_0_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector17~0_combout\);

-- Location: LCCOMB_X19_Y7_N2
\ADC_Manager1|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[1][4]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|c_1_func[1][4]~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector17~0_combout\,
	combout => \ADC_Manager1|Selector17~1_combout\);

-- Location: LCFF_X20_Y7_N19
\ADC_Manager1|c_preamb_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][5]~regout\);

-- Location: LCFF_X20_Y7_N23
\ADC_Manager1|c_0_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][5]~regout\);

-- Location: LCCOMB_X20_Y7_N18
\ADC_Manager1|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][5]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][5]~regout\,
	datad => \ADC_Manager1|c_0_func[1][5]~regout\,
	combout => \ADC_Manager1|Selector16~0_combout\);

-- Location: LCCOMB_X20_Y7_N16
\ADC_Manager1|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[1][5]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][5]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector16~0_combout\,
	combout => \ADC_Manager1|Selector16~1_combout\);

-- Location: LCCOMB_X20_Y7_N24
\ADC_Manager1|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[1][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector15~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector15~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[1][6]~regout\,
	combout => \ADC_Manager1|Selector15~1_combout\);

-- Location: LCFF_X20_Y7_N27
\ADC_Manager1|c_preamb_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][7]~regout\);

-- Location: LCCOMB_X20_Y7_N26
\ADC_Manager1|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][7]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][7]~regout\,
	datad => \ADC_Manager1|c_0_func[1][7]~regout\,
	combout => \ADC_Manager1|Selector14~0_combout\);

-- Location: LCCOMB_X20_Y7_N8
\ADC_Manager1|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[1][7]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector14~0_combout\,
	combout => \ADC_Manager1|Selector14~1_combout\);

-- Location: DSPMULT_X16_Y7_N1
\corr_long|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y11_N18
\ADC_Manager1|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~22_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~22_combout\);

-- Location: LCFF_X20_Y8_N5
\ADC_Manager1|c_preamb_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][0]~regout\);

-- Location: LCCOMB_X20_Y8_N4
\ADC_Manager1|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][0]~regout\,
	datad => \ADC_Manager1|c_0_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector13~0_combout\);

-- Location: LCCOMB_X20_Y8_N26
\ADC_Manager1|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][0]~regout\,
	datac => \ADC_Manager1|Selector13~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector13~1_combout\);

-- Location: LCFF_X20_Y8_N21
\ADC_Manager1|c_preamb_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][1]~regout\);

-- Location: LCFF_X20_Y8_N13
\ADC_Manager1|c_0_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][1]~regout\);

-- Location: LCCOMB_X20_Y8_N20
\ADC_Manager1|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][1]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][1]~regout\,
	datad => \ADC_Manager1|c_0_func[0][1]~regout\,
	combout => \ADC_Manager1|Selector12~0_combout\);

-- Location: LCCOMB_X20_Y8_N2
\ADC_Manager1|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][1]~regout\,
	datac => \ADC_Manager1|Selector12~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector12~1_combout\);

-- Location: LCCOMB_X22_Y8_N22
\ADC_Manager1|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector11~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector11~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[0][2]~regout\,
	combout => \ADC_Manager1|Selector11~1_combout\);

-- Location: LCFF_X20_Y8_N17
\ADC_Manager1|c_preamb_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][3]~regout\);

-- Location: LCCOMB_X20_Y8_N16
\ADC_Manager1|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][3]~regout\,
	datad => \ADC_Manager1|c_0_func[0][3]~regout\,
	combout => \ADC_Manager1|Selector10~0_combout\);

-- Location: LCCOMB_X20_Y8_N18
\ADC_Manager1|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[0][3]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|Selector10~0_combout\ & 
-- !\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][3]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|Selector10~0_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector10~1_combout\);

-- Location: LCCOMB_X22_Y8_N18
\ADC_Manager1|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector9~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector9~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[0][4]~regout\,
	combout => \ADC_Manager1|Selector9~1_combout\);

-- Location: LCFF_X20_Y8_N25
\ADC_Manager1|c_preamb_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][5]~regout\);

-- Location: LCCOMB_X20_Y8_N24
\ADC_Manager1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][5]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[0][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[0][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector8~0_combout\);

-- Location: LCCOMB_X20_Y8_N14
\ADC_Manager1|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][5]~regout\,
	datac => \ADC_Manager1|Selector8~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector8~1_combout\);

-- Location: LCCOMB_X22_Y8_N10
\ADC_Manager1|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[0][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector7~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector7~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[0][6]~regout\,
	combout => \ADC_Manager1|Selector7~1_combout\);

-- Location: LCFF_X22_Y8_N1
\ADC_Manager1|c_preamb_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][7]~regout\);

-- Location: LCFF_X22_Y8_N15
\ADC_Manager1|c_0_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][7]~regout\);

-- Location: LCCOMB_X22_Y8_N0
\ADC_Manager1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][7]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][7]~regout\,
	datad => \ADC_Manager1|c_0_func[0][7]~regout\,
	combout => \ADC_Manager1|Selector6~0_combout\);

-- Location: LCCOMB_X22_Y8_N26
\ADC_Manager1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[0][7]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|Selector6~0_combout\,
	combout => \ADC_Manager1|Selector6~1_combout\);

-- Location: DSPMULT_X16_Y7_N0
\corr_long|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y6_N28
\corr_long|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~12_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add0~11\)))) # (GND)
-- \corr_long|Add0~13\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add0~11\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add0~11\,
	combout => \corr_long|Add0~12_combout\,
	cout => \corr_long|Add0~13\);

-- Location: LCCOMB_X17_Y6_N30
\corr_long|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~14_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add0~13\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add0~13\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add0~13\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add0~13\) # (GND)))))
-- \corr_long|Add0~15\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add0~13\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add0~13\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add0~13\,
	combout => \corr_long|Add0~14_combout\,
	cout => \corr_long|Add0~15\);

-- Location: LCCOMB_X17_Y11_N18
\ADC_Manager1|Selector37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][0]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector37~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector37~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[3][0]~regout\,
	combout => \ADC_Manager1|Selector37~1_combout\);

-- Location: LCCOMB_X15_Y11_N2
\ADC_Manager1|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][1]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector36~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector36~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector36~1_combout\);

-- Location: LCCOMB_X17_Y11_N22
\ADC_Manager1|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector35~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector35~0_combout\,
	datab => \ADC_Manager1|c_1_func[3][2]~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector35~1_combout\);

-- Location: LCCOMB_X22_Y11_N10
\ADC_Manager1|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~23_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~13_combout\ & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder0~13_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~23_combout\);

-- Location: LCFF_X15_Y11_N9
\ADC_Manager1|c_preamb_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][3]~regout\);

-- Location: LCCOMB_X15_Y11_N8
\ADC_Manager1|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][3]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][3]~regout\,
	datad => \ADC_Manager1|c_0_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector34~0_combout\);

-- Location: LCCOMB_X15_Y11_N10
\ADC_Manager1|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector34~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|Selector34~0_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector34~1_combout\);

-- Location: LCCOMB_X15_Y11_N14
\ADC_Manager1|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector33~0_combout\ & 
-- ((!\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector33~0_combout\,
	datab => \ADC_Manager1|c_1_func[3][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector33~1_combout\);

-- Location: LCFF_X17_Y11_N5
\ADC_Manager1|c_preamb_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][5]~regout\);

-- Location: LCCOMB_X17_Y11_N4
\ADC_Manager1|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][5]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][5]~regout\,
	datad => \ADC_Manager1|c_0_func[3][5]~regout\,
	combout => \ADC_Manager1|Selector32~0_combout\);

-- Location: LCCOMB_X17_Y11_N2
\ADC_Manager1|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][5]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- (\ADC_Manager1|Selector32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|Selector32~0_combout\,
	datad => \ADC_Manager1|c_1_func[3][5]~regout\,
	combout => \ADC_Manager1|Selector32~1_combout\);

-- Location: LCCOMB_X17_Y11_N26
\ADC_Manager1|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][6]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector31~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector31~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector31~1_combout\);

-- Location: LCFF_X15_Y11_N29
\ADC_Manager1|c_preamb_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][7]~regout\);

-- Location: LCCOMB_X15_Y11_N28
\ADC_Manager1|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][7]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][7]~regout\,
	datad => \ADC_Manager1|c_0_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector30~0_combout\);

-- Location: LCCOMB_X15_Y11_N6
\ADC_Manager1|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[3][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector30~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|Selector30~0_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector30~1_combout\);

-- Location: DSPMULT_X16_Y10_N0
\corr_long|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y10_N18
\ADC_Manager1|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~24_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & (\ADC_Manager1|Equal0~7_combout\ & (\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~1_combout\,
	datab => \ADC_Manager1|Equal0~7_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Equal0~8_combout\,
	combout => \ADC_Manager1|Decoder0~24_combout\);

-- Location: LCFF_X19_Y10_N21
\ADC_Manager1|c_preamb_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][0]~regout\);

-- Location: LCFF_X19_Y10_N1
\ADC_Manager1|c_0_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][0]~regout\);

-- Location: LCCOMB_X19_Y10_N20
\ADC_Manager1|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][0]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][0]~regout\,
	datad => \ADC_Manager1|c_0_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector29~0_combout\);

-- Location: LCCOMB_X19_Y10_N22
\ADC_Manager1|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[2][0]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][0]~regout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|Selector29~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector29~1_combout\);

-- Location: LCFF_X19_Y10_N17
\ADC_Manager1|c_preamb_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][1]~regout\);

-- Location: LCCOMB_X19_Y10_N16
\ADC_Manager1|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[2][1]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector28~0_combout\);

-- Location: LCCOMB_X19_Y10_N10
\ADC_Manager1|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[2][1]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|Selector28~0_combout\ & 
-- !\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|c_1_func[2][1]~regout\,
	datac => \ADC_Manager1|Selector28~0_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector28~1_combout\);

-- Location: LCCOMB_X19_Y10_N6
\ADC_Manager1|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[2][2]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector27~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector27~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_1_func[2][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	combout => \ADC_Manager1|Selector27~1_combout\);

-- Location: LCFF_X22_Y10_N15
\ADC_Manager1|c_preamb_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][3]~regout\);

-- Location: LCCOMB_X22_Y10_N14
\ADC_Manager1|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[2][3]~regout\))) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[2][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector26~0_combout\);

-- Location: LCCOMB_X22_Y10_N16
\ADC_Manager1|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[2][3]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- (\ADC_Manager1|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|Selector26~0_combout\,
	datad => \ADC_Manager1|c_1_func[2][3]~regout\,
	combout => \ADC_Manager1|Selector26~1_combout\);

-- Location: LCFF_X22_Y10_N19
\ADC_Manager1|c_preamb_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][4]~regout\);

-- Location: LCCOMB_X22_Y10_N18
\ADC_Manager1|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][4]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][4]~regout\,
	datad => \ADC_Manager1|c_0_func[2][4]~regout\,
	combout => \ADC_Manager1|Selector25~0_combout\);

-- Location: LCCOMB_X22_Y10_N12
\ADC_Manager1|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[2][4]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- ((\ADC_Manager1|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_1_func[2][4]~regout\,
	datad => \ADC_Manager1|Selector25~0_combout\,
	combout => \ADC_Manager1|Selector25~1_combout\);

-- Location: LCFF_X22_Y10_N27
\ADC_Manager1|c_preamb_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][5]~regout\);

-- Location: LCCOMB_X22_Y10_N26
\ADC_Manager1|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][5]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][5]~regout\,
	datad => \ADC_Manager1|c_0_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector24~0_combout\);

-- Location: LCCOMB_X22_Y10_N20
\ADC_Manager1|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[2][5]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((!\ADC_Manager1|main_state.waiting_preambule~regout\ & 
-- \ADC_Manager1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|Selector24~0_combout\,
	combout => \ADC_Manager1|Selector24~1_combout\);

-- Location: LCFF_X22_Y10_N23
\ADC_Manager1|c_preamb_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][6]~regout\);

-- Location: LCFF_X22_Y10_N7
\ADC_Manager1|c_0_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][6]~regout\);

-- Location: LCCOMB_X22_Y10_N22
\ADC_Manager1|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][6]~regout\)) # (!\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_0_func[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][6]~regout\,
	datad => \ADC_Manager1|c_0_func[2][6]~regout\,
	combout => \ADC_Manager1|Selector23~0_combout\);

-- Location: LCCOMB_X22_Y10_N0
\ADC_Manager1|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|c_1_func[2][6]~regout\)) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|Selector23~0_combout\ & 
-- !\ADC_Manager1|main_state.waiting_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][6]~regout\,
	datab => \ADC_Manager1|Selector23~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector23~1_combout\);

-- Location: LCCOMB_X22_Y10_N8
\ADC_Manager1|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~1_combout\ = (\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (((\ADC_Manager1|c_1_func[2][7]~regout\)))) # (!\ADC_Manager1|c_long_func_input[4][6]~4_combout\ & (\ADC_Manager1|Selector22~0_combout\ & 
-- (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector22~0_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~4_combout\,
	datad => \ADC_Manager1|c_1_func[2][7]~regout\,
	combout => \ADC_Manager1|Selector22~1_combout\);

-- Location: DSPMULT_X16_Y10_N1
\corr_long|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \CLK~clkctrl_outclk\,
	aclr => GND,
	ena => \ADC_Manager1|c_long_func_input[6][2]~3_combout\,
	dataa => \corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y10_N16
\corr_long|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~0_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|Mult2|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|Mult2|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add1~1\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~dataout\ & \corr_long|Mult2|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add1~0_combout\,
	cout => \corr_long|Add1~1\);

-- Location: LCCOMB_X17_Y10_N18
\corr_long|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~2_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add1~1\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add1~1\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add1~1\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add1~1\) # (GND)))))
-- \corr_long|Add1~3\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add1~1\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add1~1\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add1~1\,
	combout => \corr_long|Add1~2_combout\,
	cout => \corr_long|Add1~3\);

-- Location: LCCOMB_X17_Y10_N20
\corr_long|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~4_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add1~3\)))) # (GND)
-- \corr_long|Add1~5\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add1~3\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add1~3\,
	combout => \corr_long|Add1~4_combout\,
	cout => \corr_long|Add1~5\);

-- Location: LCCOMB_X17_Y10_N22
\corr_long|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~6_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add1~5\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add1~5\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add1~5\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add1~5\) # (GND)))))
-- \corr_long|Add1~7\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add1~5\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add1~5\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add1~5\,
	combout => \corr_long|Add1~6_combout\,
	cout => \corr_long|Add1~7\);

-- Location: LCCOMB_X17_Y10_N24
\corr_long|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~8_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add1~7\)))) # (GND)
-- \corr_long|Add1~9\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add1~7\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add1~7\,
	combout => \corr_long|Add1~8_combout\,
	cout => \corr_long|Add1~9\);

-- Location: LCCOMB_X17_Y10_N26
\corr_long|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~10_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add1~9\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add1~9\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add1~9\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add1~9\) # (GND)))))
-- \corr_long|Add1~11\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add1~9\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add1~9\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add1~9\,
	combout => \corr_long|Add1~10_combout\,
	cout => \corr_long|Add1~11\);

-- Location: LCCOMB_X18_Y6_N16
\corr_long|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~2_combout\ = (\corr_long|Add0~2_combout\ & ((\corr_long|Add1~2_combout\ & (\corr_long|Add2~1\ & VCC)) # (!\corr_long|Add1~2_combout\ & (!\corr_long|Add2~1\)))) # (!\corr_long|Add0~2_combout\ & ((\corr_long|Add1~2_combout\ & 
-- (!\corr_long|Add2~1\)) # (!\corr_long|Add1~2_combout\ & ((\corr_long|Add2~1\) # (GND)))))
-- \corr_long|Add2~3\ = CARRY((\corr_long|Add0~2_combout\ & (!\corr_long|Add1~2_combout\ & !\corr_long|Add2~1\)) # (!\corr_long|Add0~2_combout\ & ((!\corr_long|Add2~1\) # (!\corr_long|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~2_combout\,
	datab => \corr_long|Add1~2_combout\,
	datad => VCC,
	cin => \corr_long|Add2~1\,
	combout => \corr_long|Add2~2_combout\,
	cout => \corr_long|Add2~3\);

-- Location: LCCOMB_X18_Y6_N18
\corr_long|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~4_combout\ = ((\corr_long|Add0~4_combout\ $ (\corr_long|Add1~4_combout\ $ (!\corr_long|Add2~3\)))) # (GND)
-- \corr_long|Add2~5\ = CARRY((\corr_long|Add0~4_combout\ & ((\corr_long|Add1~4_combout\) # (!\corr_long|Add2~3\))) # (!\corr_long|Add0~4_combout\ & (\corr_long|Add1~4_combout\ & !\corr_long|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~4_combout\,
	datab => \corr_long|Add1~4_combout\,
	datad => VCC,
	cin => \corr_long|Add2~3\,
	combout => \corr_long|Add2~4_combout\,
	cout => \corr_long|Add2~5\);

-- Location: LCCOMB_X18_Y6_N22
\corr_long|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~8_combout\ = ((\corr_long|Add0~8_combout\ $ (\corr_long|Add1~8_combout\ $ (!\corr_long|Add2~7\)))) # (GND)
-- \corr_long|Add2~9\ = CARRY((\corr_long|Add0~8_combout\ & ((\corr_long|Add1~8_combout\) # (!\corr_long|Add2~7\))) # (!\corr_long|Add0~8_combout\ & (\corr_long|Add1~8_combout\ & !\corr_long|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~8_combout\,
	datab => \corr_long|Add1~8_combout\,
	datad => VCC,
	cin => \corr_long|Add2~7\,
	combout => \corr_long|Add2~8_combout\,
	cout => \corr_long|Add2~9\);

-- Location: LCCOMB_X18_Y6_N24
\corr_long|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~10_combout\ = (\corr_long|Add0~10_combout\ & ((\corr_long|Add1~10_combout\ & (\corr_long|Add2~9\ & VCC)) # (!\corr_long|Add1~10_combout\ & (!\corr_long|Add2~9\)))) # (!\corr_long|Add0~10_combout\ & ((\corr_long|Add1~10_combout\ & 
-- (!\corr_long|Add2~9\)) # (!\corr_long|Add1~10_combout\ & ((\corr_long|Add2~9\) # (GND)))))
-- \corr_long|Add2~11\ = CARRY((\corr_long|Add0~10_combout\ & (!\corr_long|Add1~10_combout\ & !\corr_long|Add2~9\)) # (!\corr_long|Add0~10_combout\ & ((!\corr_long|Add2~9\) # (!\corr_long|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~10_combout\,
	datab => \corr_long|Add1~10_combout\,
	datad => VCC,
	cin => \corr_long|Add2~9\,
	combout => \corr_long|Add2~10_combout\,
	cout => \corr_long|Add2~11\);

-- Location: LCCOMB_X18_Y6_N26
\corr_long|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~12_combout\ = ((\corr_long|Add1~12_combout\ $ (\corr_long|Add0~12_combout\ $ (!\corr_long|Add2~11\)))) # (GND)
-- \corr_long|Add2~13\ = CARRY((\corr_long|Add1~12_combout\ & ((\corr_long|Add0~12_combout\) # (!\corr_long|Add2~11\))) # (!\corr_long|Add1~12_combout\ & (\corr_long|Add0~12_combout\ & !\corr_long|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~12_combout\,
	datab => \corr_long|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|Add2~11\,
	combout => \corr_long|Add2~12_combout\,
	cout => \corr_long|Add2~13\);

-- Location: LCCOMB_X18_Y6_N28
\corr_long|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~14_combout\ = (\corr_long|Add1~14_combout\ & ((\corr_long|Add0~14_combout\ & (\corr_long|Add2~13\ & VCC)) # (!\corr_long|Add0~14_combout\ & (!\corr_long|Add2~13\)))) # (!\corr_long|Add1~14_combout\ & ((\corr_long|Add0~14_combout\ & 
-- (!\corr_long|Add2~13\)) # (!\corr_long|Add0~14_combout\ & ((\corr_long|Add2~13\) # (GND)))))
-- \corr_long|Add2~15\ = CARRY((\corr_long|Add1~14_combout\ & (!\corr_long|Add0~14_combout\ & !\corr_long|Add2~13\)) # (!\corr_long|Add1~14_combout\ & ((!\corr_long|Add2~13\) # (!\corr_long|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~14_combout\,
	datab => \corr_long|Add0~14_combout\,
	datad => VCC,
	cin => \corr_long|Add2~13\,
	combout => \corr_long|Add2~14_combout\,
	cout => \corr_long|Add2~15\);

-- Location: LCCOMB_X19_Y6_N14
\corr_long|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~0_combout\ = (\corr_long|Add2~0_combout\ & (\corr_long|Add3~0_combout\ $ (VCC))) # (!\corr_long|Add2~0_combout\ & (\corr_long|Add3~0_combout\ & VCC))
-- \corr_long|Add4~1\ = CARRY((\corr_long|Add2~0_combout\ & \corr_long|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~0_combout\,
	datab => \corr_long|Add3~0_combout\,
	datad => VCC,
	combout => \corr_long|Add4~0_combout\,
	cout => \corr_long|Add4~1\);

-- Location: LCCOMB_X19_Y6_N16
\corr_long|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~2_combout\ = (\corr_long|Add3~2_combout\ & ((\corr_long|Add2~2_combout\ & (\corr_long|Add4~1\ & VCC)) # (!\corr_long|Add2~2_combout\ & (!\corr_long|Add4~1\)))) # (!\corr_long|Add3~2_combout\ & ((\corr_long|Add2~2_combout\ & 
-- (!\corr_long|Add4~1\)) # (!\corr_long|Add2~2_combout\ & ((\corr_long|Add4~1\) # (GND)))))
-- \corr_long|Add4~3\ = CARRY((\corr_long|Add3~2_combout\ & (!\corr_long|Add2~2_combout\ & !\corr_long|Add4~1\)) # (!\corr_long|Add3~2_combout\ & ((!\corr_long|Add4~1\) # (!\corr_long|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~2_combout\,
	datab => \corr_long|Add2~2_combout\,
	datad => VCC,
	cin => \corr_long|Add4~1\,
	combout => \corr_long|Add4~2_combout\,
	cout => \corr_long|Add4~3\);

-- Location: LCCOMB_X19_Y6_N30
\corr_long|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~16_combout\ = ((\corr_long|Add2~16_combout\ $ (\corr_long|Add3~16_combout\ $ (!\corr_long|Add4~15\)))) # (GND)
-- \corr_long|Add4~17\ = CARRY((\corr_long|Add2~16_combout\ & ((\corr_long|Add3~16_combout\) # (!\corr_long|Add4~15\))) # (!\corr_long|Add2~16_combout\ & (\corr_long|Add3~16_combout\ & !\corr_long|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~16_combout\,
	datab => \corr_long|Add3~16_combout\,
	datad => VCC,
	cin => \corr_long|Add4~15\,
	combout => \corr_long|Add4~16_combout\,
	cout => \corr_long|Add4~17\);

-- Location: LCCOMB_X19_Y5_N0
\corr_long|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~18_combout\ = (\corr_long|Add2~18_combout\ & ((\corr_long|Add3~18_combout\ & (\corr_long|Add4~17\ & VCC)) # (!\corr_long|Add3~18_combout\ & (!\corr_long|Add4~17\)))) # (!\corr_long|Add2~18_combout\ & ((\corr_long|Add3~18_combout\ & 
-- (!\corr_long|Add4~17\)) # (!\corr_long|Add3~18_combout\ & ((\corr_long|Add4~17\) # (GND)))))
-- \corr_long|Add4~19\ = CARRY((\corr_long|Add2~18_combout\ & (!\corr_long|Add3~18_combout\ & !\corr_long|Add4~17\)) # (!\corr_long|Add2~18_combout\ & ((!\corr_long|Add4~17\) # (!\corr_long|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~18_combout\,
	datab => \corr_long|Add3~18_combout\,
	datad => VCC,
	cin => \corr_long|Add4~17\,
	combout => \corr_long|Add4~18_combout\,
	cout => \corr_long|Add4~19\);

-- Location: LCCOMB_X20_Y4_N16
\corr_long|Add12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~2_combout\ = (\corr_long|Add8~2_combout\ & ((\corr_long|Add4~2_combout\ & (\corr_long|Add12~1\ & VCC)) # (!\corr_long|Add4~2_combout\ & (!\corr_long|Add12~1\)))) # (!\corr_long|Add8~2_combout\ & ((\corr_long|Add4~2_combout\ & 
-- (!\corr_long|Add12~1\)) # (!\corr_long|Add4~2_combout\ & ((\corr_long|Add12~1\) # (GND)))))
-- \corr_long|Add12~3\ = CARRY((\corr_long|Add8~2_combout\ & (!\corr_long|Add4~2_combout\ & !\corr_long|Add12~1\)) # (!\corr_long|Add8~2_combout\ & ((!\corr_long|Add12~1\) # (!\corr_long|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~2_combout\,
	datab => \corr_long|Add4~2_combout\,
	datad => VCC,
	cin => \corr_long|Add12~1\,
	combout => \corr_long|Add12~2_combout\,
	cout => \corr_long|Add12~3\);

-- Location: LCCOMB_X20_Y4_N18
\corr_long|Add12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~4_combout\ = ((\corr_long|Add4~4_combout\ $ (\corr_long|Add8~4_combout\ $ (!\corr_long|Add12~3\)))) # (GND)
-- \corr_long|Add12~5\ = CARRY((\corr_long|Add4~4_combout\ & ((\corr_long|Add8~4_combout\) # (!\corr_long|Add12~3\))) # (!\corr_long|Add4~4_combout\ & (\corr_long|Add8~4_combout\ & !\corr_long|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~4_combout\,
	datab => \corr_long|Add8~4_combout\,
	datad => VCC,
	cin => \corr_long|Add12~3\,
	combout => \corr_long|Add12~4_combout\,
	cout => \corr_long|Add12~5\);

-- Location: LCCOMB_X20_Y4_N22
\corr_long|Add12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~8_combout\ = ((\corr_long|Add4~8_combout\ $ (\corr_long|Add8~8_combout\ $ (!\corr_long|Add12~7\)))) # (GND)
-- \corr_long|Add12~9\ = CARRY((\corr_long|Add4~8_combout\ & ((\corr_long|Add8~8_combout\) # (!\corr_long|Add12~7\))) # (!\corr_long|Add4~8_combout\ & (\corr_long|Add8~8_combout\ & !\corr_long|Add12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~8_combout\,
	datab => \corr_long|Add8~8_combout\,
	datad => VCC,
	cin => \corr_long|Add12~7\,
	combout => \corr_long|Add12~8_combout\,
	cout => \corr_long|Add12~9\);

-- Location: LCCOMB_X20_Y4_N24
\corr_long|Add12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~10_combout\ = (\corr_long|Add4~10_combout\ & ((\corr_long|Add8~10_combout\ & (\corr_long|Add12~9\ & VCC)) # (!\corr_long|Add8~10_combout\ & (!\corr_long|Add12~9\)))) # (!\corr_long|Add4~10_combout\ & ((\corr_long|Add8~10_combout\ & 
-- (!\corr_long|Add12~9\)) # (!\corr_long|Add8~10_combout\ & ((\corr_long|Add12~9\) # (GND)))))
-- \corr_long|Add12~11\ = CARRY((\corr_long|Add4~10_combout\ & (!\corr_long|Add8~10_combout\ & !\corr_long|Add12~9\)) # (!\corr_long|Add4~10_combout\ & ((!\corr_long|Add12~9\) # (!\corr_long|Add8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~10_combout\,
	datab => \corr_long|Add8~10_combout\,
	datad => VCC,
	cin => \corr_long|Add12~9\,
	combout => \corr_long|Add12~10_combout\,
	cout => \corr_long|Add12~11\);

-- Location: LCCOMB_X20_Y4_N26
\corr_long|Add12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~12_combout\ = ((\corr_long|Add4~12_combout\ $ (\corr_long|Add8~12_combout\ $ (!\corr_long|Add12~11\)))) # (GND)
-- \corr_long|Add12~13\ = CARRY((\corr_long|Add4~12_combout\ & ((\corr_long|Add8~12_combout\) # (!\corr_long|Add12~11\))) # (!\corr_long|Add4~12_combout\ & (\corr_long|Add8~12_combout\ & !\corr_long|Add12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~12_combout\,
	datab => \corr_long|Add8~12_combout\,
	datad => VCC,
	cin => \corr_long|Add12~11\,
	combout => \corr_long|Add12~12_combout\,
	cout => \corr_long|Add12~13\);

-- Location: LCCOMB_X20_Y4_N28
\corr_long|Add12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~14_combout\ = (\corr_long|Add4~14_combout\ & ((\corr_long|Add8~14_combout\ & (\corr_long|Add12~13\ & VCC)) # (!\corr_long|Add8~14_combout\ & (!\corr_long|Add12~13\)))) # (!\corr_long|Add4~14_combout\ & ((\corr_long|Add8~14_combout\ & 
-- (!\corr_long|Add12~13\)) # (!\corr_long|Add8~14_combout\ & ((\corr_long|Add12~13\) # (GND)))))
-- \corr_long|Add12~15\ = CARRY((\corr_long|Add4~14_combout\ & (!\corr_long|Add8~14_combout\ & !\corr_long|Add12~13\)) # (!\corr_long|Add4~14_combout\ & ((!\corr_long|Add12~13\) # (!\corr_long|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~14_combout\,
	datab => \corr_long|Add8~14_combout\,
	datad => VCC,
	cin => \corr_long|Add12~13\,
	combout => \corr_long|Add12~14_combout\,
	cout => \corr_long|Add12~15\);

-- Location: LCCOMB_X20_Y3_N4
\corr_long|Add12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~22_combout\ = (\corr_long|Add4~22_combout\ & ((\corr_long|Add8~22_combout\ & (\corr_long|Add12~21\ & VCC)) # (!\corr_long|Add8~22_combout\ & (!\corr_long|Add12~21\)))) # (!\corr_long|Add4~22_combout\ & ((\corr_long|Add8~22_combout\ & 
-- (!\corr_long|Add12~21\)) # (!\corr_long|Add8~22_combout\ & ((\corr_long|Add12~21\) # (GND)))))
-- \corr_long|Add12~23\ = CARRY((\corr_long|Add4~22_combout\ & (!\corr_long|Add8~22_combout\ & !\corr_long|Add12~21\)) # (!\corr_long|Add4~22_combout\ & ((!\corr_long|Add12~21\) # (!\corr_long|Add8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~22_combout\,
	datab => \corr_long|Add8~22_combout\,
	datad => VCC,
	cin => \corr_long|Add12~21\,
	combout => \corr_long|Add12~22_combout\,
	cout => \corr_long|Add12~23\);

-- Location: LCCOMB_X20_Y3_N6
\corr_long|Add12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~24_combout\ = ((\corr_long|Add4~24_combout\ $ (\corr_long|Add8~24_combout\ $ (!\corr_long|Add12~23\)))) # (GND)
-- \corr_long|Add12~25\ = CARRY((\corr_long|Add4~24_combout\ & ((\corr_long|Add8~24_combout\) # (!\corr_long|Add12~23\))) # (!\corr_long|Add4~24_combout\ & (\corr_long|Add8~24_combout\ & !\corr_long|Add12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~24_combout\,
	datab => \corr_long|Add8~24_combout\,
	datad => VCC,
	cin => \corr_long|Add12~23\,
	combout => \corr_long|Add12~24_combout\,
	cout => \corr_long|Add12~25\);

-- Location: LCCOMB_X21_Y4_N14
\corr_long|output_int[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[0]~19_combout\ = (\corr_long|Add12~0_combout\ & (\corr_long|Mult14|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Add12~0_combout\ & (\corr_long|Mult14|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|output_int[0]~20\ = CARRY((\corr_long|Add12~0_combout\ & \corr_long|Mult14|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~0_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|output_int[0]~19_combout\,
	cout => \corr_long|output_int[0]~20\);

-- Location: LCCOMB_X21_Y4_N16
\corr_long|output_int[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[1]~21_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add12~2_combout\ & (\corr_long|output_int[0]~20\ & VCC)) # (!\corr_long|Add12~2_combout\ & (!\corr_long|output_int[0]~20\)))) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add12~2_combout\ & (!\corr_long|output_int[0]~20\)) # (!\corr_long|Add12~2_combout\ & ((\corr_long|output_int[0]~20\) # (GND)))))
-- \corr_long|output_int[1]~22\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add12~2_combout\ & !\corr_long|output_int[0]~20\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|output_int[0]~20\) # 
-- (!\corr_long|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Add12~2_combout\,
	datad => VCC,
	cin => \corr_long|output_int[0]~20\,
	combout => \corr_long|output_int[1]~21_combout\,
	cout => \corr_long|output_int[1]~22\);

-- Location: LCCOMB_X21_Y4_N18
\corr_long|output_int[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[2]~23_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Add12~4_combout\ $ (!\corr_long|output_int[1]~22\)))) # (GND)
-- \corr_long|output_int[2]~24\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Add12~4_combout\) # (!\corr_long|output_int[1]~22\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ & (\corr_long|Add12~4_combout\ & 
-- !\corr_long|output_int[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Add12~4_combout\,
	datad => VCC,
	cin => \corr_long|output_int[1]~22\,
	combout => \corr_long|output_int[2]~23_combout\,
	cout => \corr_long|output_int[2]~24\);

-- Location: LCCOMB_X21_Y4_N20
\corr_long|output_int[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[3]~25_combout\ = (\corr_long|Add12~6_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|output_int[2]~24\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|output_int[2]~24\)))) # (!\corr_long|Add12~6_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|output_int[2]~24\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|output_int[2]~24\) # 
-- (GND)))))
-- \corr_long|output_int[3]~26\ = CARRY((\corr_long|Add12~6_combout\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|output_int[2]~24\)) # (!\corr_long|Add12~6_combout\ & ((!\corr_long|output_int[2]~24\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~6_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|output_int[2]~24\,
	combout => \corr_long|output_int[3]~25_combout\,
	cout => \corr_long|output_int[3]~26\);

-- Location: LCCOMB_X21_Y4_N22
\corr_long|output_int[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[4]~27_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Add12~8_combout\ $ (!\corr_long|output_int[3]~26\)))) # (GND)
-- \corr_long|output_int[4]~28\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Add12~8_combout\) # (!\corr_long|output_int[3]~26\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ & (\corr_long|Add12~8_combout\ & 
-- !\corr_long|output_int[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Add12~8_combout\,
	datad => VCC,
	cin => \corr_long|output_int[3]~26\,
	combout => \corr_long|output_int[4]~27_combout\,
	cout => \corr_long|output_int[4]~28\);

-- Location: LCCOMB_X21_Y4_N24
\corr_long|output_int[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[5]~29_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add12~10_combout\ & (\corr_long|output_int[4]~28\ & VCC)) # (!\corr_long|Add12~10_combout\ & (!\corr_long|output_int[4]~28\)))) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add12~10_combout\ & (!\corr_long|output_int[4]~28\)) # (!\corr_long|Add12~10_combout\ & ((\corr_long|output_int[4]~28\) # (GND)))))
-- \corr_long|output_int[5]~30\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add12~10_combout\ & !\corr_long|output_int[4]~28\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|output_int[4]~28\) # 
-- (!\corr_long|Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Add12~10_combout\,
	datad => VCC,
	cin => \corr_long|output_int[4]~28\,
	combout => \corr_long|output_int[5]~29_combout\,
	cout => \corr_long|output_int[5]~30\);

-- Location: LCCOMB_X21_Y4_N26
\corr_long|output_int[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[6]~31_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Add12~12_combout\ $ (!\corr_long|output_int[5]~30\)))) # (GND)
-- \corr_long|output_int[6]~32\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Add12~12_combout\) # (!\corr_long|output_int[5]~30\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ & (\corr_long|Add12~12_combout\ & 
-- !\corr_long|output_int[5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Add12~12_combout\,
	datad => VCC,
	cin => \corr_long|output_int[5]~30\,
	combout => \corr_long|output_int[6]~31_combout\,
	cout => \corr_long|output_int[6]~32\);

-- Location: LCCOMB_X21_Y4_N28
\corr_long|output_int[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[7]~33_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add12~14_combout\ & (\corr_long|output_int[6]~32\ & VCC)) # (!\corr_long|Add12~14_combout\ & (!\corr_long|output_int[6]~32\)))) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add12~14_combout\ & (!\corr_long|output_int[6]~32\)) # (!\corr_long|Add12~14_combout\ & ((\corr_long|output_int[6]~32\) # (GND)))))
-- \corr_long|output_int[7]~34\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add12~14_combout\ & !\corr_long|output_int[6]~32\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|output_int[6]~32\) # 
-- (!\corr_long|Add12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Add12~14_combout\,
	datad => VCC,
	cin => \corr_long|output_int[6]~32\,
	combout => \corr_long|output_int[7]~33_combout\,
	cout => \corr_long|output_int[7]~34\);

-- Location: LCCOMB_X21_Y4_N30
\corr_long|output_int[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[8]~35_combout\ = ((\corr_long|Add12~16_combout\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|output_int[7]~34\)))) # (GND)
-- \corr_long|output_int[8]~36\ = CARRY((\corr_long|Add12~16_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|output_int[7]~34\))) # (!\corr_long|Add12~16_combout\ & (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ & 
-- !\corr_long|output_int[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~16_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|output_int[7]~34\,
	combout => \corr_long|output_int[8]~35_combout\,
	cout => \corr_long|output_int[8]~36\);

-- Location: LCCOMB_X21_Y3_N0
\corr_long|output_int[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[9]~37_combout\ = (\corr_long|Add12~18_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|output_int[8]~36\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|output_int[8]~36\)))) # (!\corr_long|Add12~18_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|output_int[8]~36\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|output_int[8]~36\) # 
-- (GND)))))
-- \corr_long|output_int[9]~38\ = CARRY((\corr_long|Add12~18_combout\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|output_int[8]~36\)) # (!\corr_long|Add12~18_combout\ & ((!\corr_long|output_int[8]~36\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~18_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|output_int[8]~36\,
	combout => \corr_long|output_int[9]~37_combout\,
	cout => \corr_long|output_int[9]~38\);

-- Location: LCCOMB_X21_Y3_N2
\corr_long|output_int[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[10]~39_combout\ = ((\corr_long|Add12~20_combout\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|output_int[9]~38\)))) # (GND)
-- \corr_long|output_int[10]~40\ = CARRY((\corr_long|Add12~20_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|output_int[9]~38\))) # (!\corr_long|Add12~20_combout\ & (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ & 
-- !\corr_long|output_int[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~20_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|output_int[9]~38\,
	combout => \corr_long|output_int[10]~39_combout\,
	cout => \corr_long|output_int[10]~40\);

-- Location: LCCOMB_X21_Y3_N4
\corr_long|output_int[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[11]~41_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add12~22_combout\ & (\corr_long|output_int[10]~40\ & VCC)) # (!\corr_long|Add12~22_combout\ & (!\corr_long|output_int[10]~40\)))) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add12~22_combout\ & (!\corr_long|output_int[10]~40\)) # (!\corr_long|Add12~22_combout\ & ((\corr_long|output_int[10]~40\) # (GND)))))
-- \corr_long|output_int[11]~42\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add12~22_combout\ & !\corr_long|output_int[10]~40\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|output_int[10]~40\) # 
-- (!\corr_long|Add12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Add12~22_combout\,
	datad => VCC,
	cin => \corr_long|output_int[10]~40\,
	combout => \corr_long|output_int[11]~41_combout\,
	cout => \corr_long|output_int[11]~42\);

-- Location: LCCOMB_X21_Y3_N6
\corr_long|output_int[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[12]~43_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Add12~24_combout\ $ (!\corr_long|output_int[11]~42\)))) # (GND)
-- \corr_long|output_int[12]~44\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Add12~24_combout\) # (!\corr_long|output_int[11]~42\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ & (\corr_long|Add12~24_combout\ & 
-- !\corr_long|output_int[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Add12~24_combout\,
	datad => VCC,
	cin => \corr_long|output_int[11]~42\,
	combout => \corr_long|output_int[12]~43_combout\,
	cout => \corr_long|output_int[12]~44\);

-- Location: LCCOMB_X21_Y3_N8
\corr_long|output_int[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[13]~45_combout\ = (\corr_long|Add12~26_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|output_int[12]~44\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|output_int[12]~44\)))) # (!\corr_long|Add12~26_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|output_int[12]~44\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|output_int[12]~44\) # 
-- (GND)))))
-- \corr_long|output_int[13]~46\ = CARRY((\corr_long|Add12~26_combout\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|output_int[12]~44\)) # (!\corr_long|Add12~26_combout\ & ((!\corr_long|output_int[12]~44\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~26_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|output_int[12]~44\,
	combout => \corr_long|output_int[13]~45_combout\,
	cout => \corr_long|output_int[13]~46\);

-- Location: LCCOMB_X21_Y3_N10
\corr_long|output_int[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[14]~47_combout\ = ((\corr_long|Add12~28_combout\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|output_int[13]~46\)))) # (GND)
-- \corr_long|output_int[14]~48\ = CARRY((\corr_long|Add12~28_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|output_int[13]~46\))) # (!\corr_long|Add12~28_combout\ & (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ & 
-- !\corr_long|output_int[13]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~28_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|output_int[13]~46\,
	combout => \corr_long|output_int[14]~47_combout\,
	cout => \corr_long|output_int[14]~48\);

-- Location: LCCOMB_X21_Y3_N12
\corr_long|output_int[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[15]~49_combout\ = (\corr_long|Add12~30_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|output_int[14]~48\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|output_int[14]~48\)))) # (!\corr_long|Add12~30_combout\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|output_int[14]~48\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|output_int[14]~48\) # 
-- (GND)))))
-- \corr_long|output_int[15]~50\ = CARRY((\corr_long|Add12~30_combout\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|output_int[14]~48\)) # (!\corr_long|Add12~30_combout\ & ((!\corr_long|output_int[14]~48\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~30_combout\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|output_int[14]~48\,
	combout => \corr_long|output_int[15]~49_combout\,
	cout => \corr_long|output_int[15]~50\);

-- Location: LCCOMB_X21_Y3_N14
\corr_long|output_int[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[16]~51_combout\ = (\corr_long|Add12~32_combout\ & (\corr_long|output_int[15]~50\ $ (GND))) # (!\corr_long|Add12~32_combout\ & (!\corr_long|output_int[15]~50\ & VCC))
-- \corr_long|output_int[16]~52\ = CARRY((\corr_long|Add12~32_combout\ & !\corr_long|output_int[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~32_combout\,
	datad => VCC,
	cin => \corr_long|output_int[15]~50\,
	combout => \corr_long|output_int[16]~51_combout\,
	cout => \corr_long|output_int[16]~52\);

-- Location: LCCOMB_X15_Y7_N26
\ADC_Manager1|c_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_en~combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|c_en~combout\);

-- Location: LCFF_X21_Y3_N15
\corr_long|output_int[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[16]~51_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(16));

-- Location: LCFF_X21_Y3_N9
\corr_long|output_int[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[13]~45_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(13));

-- Location: LCFF_X21_Y3_N11
\corr_long|output_int[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[14]~47_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(14));

-- Location: LCCOMB_X21_Y3_N26
\ADC_Manager1|LessThan5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~4_combout\ = (\corr_long|output_int\(15)) # ((\corr_long|output_int\(16)) # ((\corr_long|output_int\(13)) # (\corr_long|output_int\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(15),
	datab => \corr_long|output_int\(16),
	datac => \corr_long|output_int\(13),
	datad => \corr_long|output_int\(14),
	combout => \ADC_Manager1|LessThan5~4_combout\);

-- Location: LCFF_X21_Y3_N3
\corr_long|output_int[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[10]~39_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(10));

-- Location: LCFF_X21_Y4_N31
\corr_long|output_int[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[8]~35_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(8));

-- Location: LCFF_X21_Y4_N29
\corr_long|output_int[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[7]~33_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(7));

-- Location: LCFF_X21_Y3_N1
\corr_long|output_int[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[9]~37_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(9));

-- Location: LCCOMB_X21_Y4_N0
\ADC_Manager1|LessThan5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~2_combout\ = (\corr_long|output_int\(9) & ((\corr_long|output_int\(8)) # ((\ADC_Manager1|LessThan5~1_combout\ & \corr_long|output_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~1_combout\,
	datab => \corr_long|output_int\(8),
	datac => \corr_long|output_int\(7),
	datad => \corr_long|output_int\(9),
	combout => \ADC_Manager1|LessThan5~2_combout\);

-- Location: LCCOMB_X21_Y3_N28
\ADC_Manager1|LessThan5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~3_combout\ = (\corr_long|output_int\(12) & (\corr_long|output_int\(11) & ((\corr_long|output_int\(10)) # (\ADC_Manager1|LessThan5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(12),
	datab => \corr_long|output_int\(10),
	datac => \ADC_Manager1|LessThan5~2_combout\,
	datad => \corr_long|output_int\(11),
	combout => \ADC_Manager1|LessThan5~3_combout\);

-- Location: LCCOMB_X21_Y3_N20
\ADC_Manager1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~1_combout\ = (\ADC_Manager1|LessThan5~5_combout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|LessThan5~4_combout\) # (\ADC_Manager1|LessThan5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~5_combout\,
	datab => \ADC_Manager1|LessThan5~4_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|LessThan5~3_combout\,
	combout => \ADC_Manager1|Selector2~1_combout\);

-- Location: LCCOMB_X17_Y9_N24
\ADC_Manager1|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~4_combout\ = (\ADC_Manager1|Selector2~1_combout\) # ((\ADC_Manager1|main_next_state.waiting_preambule~regout\ & ((\ADC_Manager1|Selector2~2_combout\) # (!\ADC_Manager1|Selector2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~2_combout\,
	datab => \ADC_Manager1|Selector2~3_combout\,
	datac => \ADC_Manager1|main_next_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector2~1_combout\,
	combout => \ADC_Manager1|Selector2~4_combout\);

-- Location: LCFF_X17_Y9_N25
\ADC_Manager1|main_next_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.waiting_preambule~regout\);

-- Location: LCFF_X17_Y9_N27
\ADC_Manager1|main_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.waiting_preambule~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_preambule~regout\);

-- Location: LCFF_X18_Y13_N1
\ADC_Manager1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector441~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(0));

-- Location: LCCOMB_X18_Y13_N2
\ADC_Manager1|counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[1]~34_combout\ = (\ADC_Manager1|counter\(1) & (!\ADC_Manager1|counter[0]~33\)) # (!\ADC_Manager1|counter\(1) & ((\ADC_Manager1|counter[0]~33\) # (GND)))
-- \ADC_Manager1|counter[1]~35\ = CARRY((!\ADC_Manager1|counter[0]~33\) # (!\ADC_Manager1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|counter[0]~33\,
	combout => \ADC_Manager1|counter[1]~34_combout\,
	cout => \ADC_Manager1|counter[1]~35\);

-- Location: LCCOMB_X17_Y13_N30
\ADC_Manager1|Selector440~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector440~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Selector440~0_combout\);

-- Location: LCFF_X18_Y13_N3
\ADC_Manager1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector440~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(1));

-- Location: LCCOMB_X18_Y13_N4
\ADC_Manager1|counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[2]~36_combout\ = (\ADC_Manager1|counter\(2) & (\ADC_Manager1|counter[1]~35\ $ (GND))) # (!\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter[1]~35\ & VCC))
-- \ADC_Manager1|counter[2]~37\ = CARRY((\ADC_Manager1|counter\(2) & !\ADC_Manager1|counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|counter[1]~35\,
	combout => \ADC_Manager1|counter[2]~36_combout\,
	cout => \ADC_Manager1|counter[2]~37\);

-- Location: LCCOMB_X17_Y13_N12
\ADC_Manager1|Selector439~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector439~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(2),
	combout => \ADC_Manager1|Selector439~0_combout\);

-- Location: LCFF_X18_Y13_N5
\ADC_Manager1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector439~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(2));

-- Location: LCCOMB_X18_Y13_N6
\ADC_Manager1|counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[3]~38_combout\ = (\ADC_Manager1|counter\(3) & (!\ADC_Manager1|counter[2]~37\)) # (!\ADC_Manager1|counter\(3) & ((\ADC_Manager1|counter[2]~37\) # (GND)))
-- \ADC_Manager1|counter[3]~39\ = CARRY((!\ADC_Manager1|counter[2]~37\) # (!\ADC_Manager1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|counter[2]~37\,
	combout => \ADC_Manager1|counter[3]~38_combout\,
	cout => \ADC_Manager1|counter[3]~39\);

-- Location: LCCOMB_X18_Y13_N8
\ADC_Manager1|counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[4]~40_combout\ = (\ADC_Manager1|counter\(4) & (\ADC_Manager1|counter[3]~39\ $ (GND))) # (!\ADC_Manager1|counter\(4) & (!\ADC_Manager1|counter[3]~39\ & VCC))
-- \ADC_Manager1|counter[4]~41\ = CARRY((\ADC_Manager1|counter\(4) & !\ADC_Manager1|counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|counter[3]~39\,
	combout => \ADC_Manager1|counter[4]~40_combout\,
	cout => \ADC_Manager1|counter[4]~41\);

-- Location: LCCOMB_X19_Y13_N14
\ADC_Manager1|Selector437~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector437~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(4),
	combout => \ADC_Manager1|Selector437~0_combout\);

-- Location: LCFF_X18_Y13_N9
\ADC_Manager1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector437~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(4));

-- Location: LCCOMB_X18_Y13_N10
\ADC_Manager1|counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[5]~42_combout\ = (\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter[4]~41\)) # (!\ADC_Manager1|counter\(5) & ((\ADC_Manager1|counter[4]~41\) # (GND)))
-- \ADC_Manager1|counter[5]~43\ = CARRY((!\ADC_Manager1|counter[4]~41\) # (!\ADC_Manager1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|counter[4]~41\,
	combout => \ADC_Manager1|counter[5]~42_combout\,
	cout => \ADC_Manager1|counter[5]~43\);

-- Location: LCCOMB_X18_Y13_N12
\ADC_Manager1|counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[6]~44_combout\ = (\ADC_Manager1|counter\(6) & (\ADC_Manager1|counter[5]~43\ $ (GND))) # (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter[5]~43\ & VCC))
-- \ADC_Manager1|counter[6]~45\ = CARRY((\ADC_Manager1|counter\(6) & !\ADC_Manager1|counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|counter[5]~43\,
	combout => \ADC_Manager1|counter[6]~44_combout\,
	cout => \ADC_Manager1|counter[6]~45\);

-- Location: LCCOMB_X18_Y13_N14
\ADC_Manager1|counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[7]~46_combout\ = (\ADC_Manager1|counter\(7) & (!\ADC_Manager1|counter[6]~45\)) # (!\ADC_Manager1|counter\(7) & ((\ADC_Manager1|counter[6]~45\) # (GND)))
-- \ADC_Manager1|counter[7]~47\ = CARRY((!\ADC_Manager1|counter[6]~45\) # (!\ADC_Manager1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|counter[6]~45\,
	combout => \ADC_Manager1|counter[7]~46_combout\,
	cout => \ADC_Manager1|counter[7]~47\);

-- Location: LCCOMB_X19_Y13_N20
\ADC_Manager1|Selector434~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector434~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(7),
	combout => \ADC_Manager1|Selector434~0_combout\);

-- Location: LCFF_X18_Y13_N15
\ADC_Manager1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector434~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(7));

-- Location: LCCOMB_X18_Y13_N18
\ADC_Manager1|counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[9]~50_combout\ = (\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter[8]~49\)) # (!\ADC_Manager1|counter\(9) & ((\ADC_Manager1|counter[8]~49\) # (GND)))
-- \ADC_Manager1|counter[9]~51\ = CARRY((!\ADC_Manager1|counter[8]~49\) # (!\ADC_Manager1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|counter[8]~49\,
	combout => \ADC_Manager1|counter[9]~50_combout\,
	cout => \ADC_Manager1|counter[9]~51\);

-- Location: LCCOMB_X19_Y13_N0
\ADC_Manager1|Selector432~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector432~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Selector432~0_combout\);

-- Location: LCFF_X18_Y13_N19
\ADC_Manager1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector432~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(9));

-- Location: LCCOMB_X18_Y13_N22
\ADC_Manager1|counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[11]~54_combout\ = (\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter[10]~53\)) # (!\ADC_Manager1|counter\(11) & ((\ADC_Manager1|counter[10]~53\) # (GND)))
-- \ADC_Manager1|counter[11]~55\ = CARRY((!\ADC_Manager1|counter[10]~53\) # (!\ADC_Manager1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|counter[10]~53\,
	combout => \ADC_Manager1|counter[11]~54_combout\,
	cout => \ADC_Manager1|counter[11]~55\);

-- Location: LCCOMB_X19_Y13_N12
\ADC_Manager1|Selector430~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector430~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(11),
	combout => \ADC_Manager1|Selector430~0_combout\);

-- Location: LCFF_X18_Y13_N23
\ADC_Manager1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector430~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(11));

-- Location: LCCOMB_X18_Y13_N26
\ADC_Manager1|counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[13]~58_combout\ = (\ADC_Manager1|counter\(13) & (!\ADC_Manager1|counter[12]~57\)) # (!\ADC_Manager1|counter\(13) & ((\ADC_Manager1|counter[12]~57\) # (GND)))
-- \ADC_Manager1|counter[13]~59\ = CARRY((!\ADC_Manager1|counter[12]~57\) # (!\ADC_Manager1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|counter[12]~57\,
	combout => \ADC_Manager1|counter[13]~58_combout\,
	cout => \ADC_Manager1|counter[13]~59\);

-- Location: LCCOMB_X17_Y13_N20
\ADC_Manager1|Selector428~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector428~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(13),
	combout => \ADC_Manager1|Selector428~0_combout\);

-- Location: LCFF_X18_Y13_N27
\ADC_Manager1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector428~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(13));

-- Location: LCCOMB_X18_Y13_N28
\ADC_Manager1|counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[14]~60_combout\ = (\ADC_Manager1|counter\(14) & (\ADC_Manager1|counter[13]~59\ $ (GND))) # (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter[13]~59\ & VCC))
-- \ADC_Manager1|counter[14]~61\ = CARRY((\ADC_Manager1|counter\(14) & !\ADC_Manager1|counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|counter[13]~59\,
	combout => \ADC_Manager1|counter[14]~60_combout\,
	cout => \ADC_Manager1|counter[14]~61\);

-- Location: LCCOMB_X17_Y13_N6
\ADC_Manager1|Selector427~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector427~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(14),
	combout => \ADC_Manager1|Selector427~0_combout\);

-- Location: LCFF_X18_Y13_N29
\ADC_Manager1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector427~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(14));

-- Location: LCCOMB_X18_Y13_N30
\ADC_Manager1|counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[15]~62_combout\ = (\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter[14]~61\)) # (!\ADC_Manager1|counter\(15) & ((\ADC_Manager1|counter[14]~61\) # (GND)))
-- \ADC_Manager1|counter[15]~63\ = CARRY((!\ADC_Manager1|counter[14]~61\) # (!\ADC_Manager1|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|counter[14]~61\,
	combout => \ADC_Manager1|counter[15]~62_combout\,
	cout => \ADC_Manager1|counter[15]~63\);

-- Location: LCCOMB_X17_Y13_N4
\ADC_Manager1|Selector426~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector426~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(15),
	combout => \ADC_Manager1|Selector426~0_combout\);

-- Location: LCFF_X18_Y13_N31
\ADC_Manager1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector426~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(15));

-- Location: LCCOMB_X17_Y13_N22
\ADC_Manager1|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~3_combout\ = (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter\(13) & !\ADC_Manager1|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(12),
	datab => \ADC_Manager1|counter\(15),
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|counter\(14),
	combout => \ADC_Manager1|Equal1~3_combout\);

-- Location: LCCOMB_X19_Y13_N8
\ADC_Manager1|Selector436~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector436~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(5),
	combout => \ADC_Manager1|Selector436~0_combout\);

-- Location: LCFF_X18_Y13_N11
\ADC_Manager1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector436~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(5));

-- Location: LCCOMB_X19_Y13_N2
\ADC_Manager1|Selector435~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector435~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(6),
	combout => \ADC_Manager1|Selector435~0_combout\);

-- Location: LCFF_X18_Y13_N13
\ADC_Manager1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector435~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(6));

-- Location: LCCOMB_X19_Y13_N4
\ADC_Manager1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~1_combout\ = (!\ADC_Manager1|counter\(7) & (\ADC_Manager1|counter\(4) & (!\ADC_Manager1|counter\(5) & !\ADC_Manager1|counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(7),
	datab => \ADC_Manager1|counter\(4),
	datac => \ADC_Manager1|counter\(5),
	datad => \ADC_Manager1|counter\(6),
	combout => \ADC_Manager1|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y13_N18
\ADC_Manager1|Selector438~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector438~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(3),
	combout => \ADC_Manager1|Selector438~0_combout\);

-- Location: LCFF_X18_Y13_N7
\ADC_Manager1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector438~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(3));

-- Location: LCCOMB_X17_Y13_N28
\ADC_Manager1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~0_combout\ = (\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter\(0) & (\ADC_Manager1|counter\(3) & \ADC_Manager1|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(2),
	datab => \ADC_Manager1|counter\(0),
	datac => \ADC_Manager1|counter\(3),
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\ADC_Manager1|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~4_combout\ = (\ADC_Manager1|Equal1~2_combout\ & (\ADC_Manager1|Equal1~3_combout\ & (\ADC_Manager1|Equal1~1_combout\ & \ADC_Manager1|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~2_combout\,
	datab => \ADC_Manager1|Equal1~3_combout\,
	datac => \ADC_Manager1|Equal1~1_combout\,
	datad => \ADC_Manager1|Equal1~0_combout\,
	combout => \ADC_Manager1|Equal1~4_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ADC_Manager1|counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[16]~64_combout\ = (\ADC_Manager1|counter\(16) & (\ADC_Manager1|counter[15]~63\ $ (GND))) # (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter[15]~63\ & VCC))
-- \ADC_Manager1|counter[16]~65\ = CARRY((\ADC_Manager1|counter\(16) & !\ADC_Manager1|counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|counter[15]~63\,
	combout => \ADC_Manager1|counter[16]~64_combout\,
	cout => \ADC_Manager1|counter[16]~65\);

-- Location: LCCOMB_X19_Y13_N22
\ADC_Manager1|Selector425~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector425~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(16),
	combout => \ADC_Manager1|Selector425~0_combout\);

-- Location: LCFF_X18_Y12_N1
\ADC_Manager1|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector425~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(16));

-- Location: LCCOMB_X18_Y12_N2
\ADC_Manager1|counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[17]~66_combout\ = (\ADC_Manager1|counter\(17) & (!\ADC_Manager1|counter[16]~65\)) # (!\ADC_Manager1|counter\(17) & ((\ADC_Manager1|counter[16]~65\) # (GND)))
-- \ADC_Manager1|counter[17]~67\ = CARRY((!\ADC_Manager1|counter[16]~65\) # (!\ADC_Manager1|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|counter[16]~65\,
	combout => \ADC_Manager1|counter[17]~66_combout\,
	cout => \ADC_Manager1|counter[17]~67\);

-- Location: LCCOMB_X19_Y13_N24
\ADC_Manager1|Selector424~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector424~0_combout\ = (\ADC_Manager1|counter\(17) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(17),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector424~0_combout\);

-- Location: LCFF_X18_Y12_N3
\ADC_Manager1|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector424~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(17));

-- Location: LCCOMB_X18_Y12_N4
\ADC_Manager1|counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[18]~68_combout\ = (\ADC_Manager1|counter\(18) & (\ADC_Manager1|counter[17]~67\ $ (GND))) # (!\ADC_Manager1|counter\(18) & (!\ADC_Manager1|counter[17]~67\ & VCC))
-- \ADC_Manager1|counter[18]~69\ = CARRY((\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|counter[17]~67\,
	combout => \ADC_Manager1|counter[18]~68_combout\,
	cout => \ADC_Manager1|counter[18]~69\);

-- Location: LCCOMB_X19_Y13_N18
\ADC_Manager1|Selector423~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector423~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(18),
	combout => \ADC_Manager1|Selector423~0_combout\);

-- Location: LCFF_X18_Y12_N5
\ADC_Manager1|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector423~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(18));

-- Location: LCCOMB_X18_Y12_N6
\ADC_Manager1|counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[19]~70_combout\ = (\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter[18]~69\)) # (!\ADC_Manager1|counter\(19) & ((\ADC_Manager1|counter[18]~69\) # (GND)))
-- \ADC_Manager1|counter[19]~71\ = CARRY((!\ADC_Manager1|counter[18]~69\) # (!\ADC_Manager1|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|counter[18]~69\,
	combout => \ADC_Manager1|counter[19]~70_combout\,
	cout => \ADC_Manager1|counter[19]~71\);

-- Location: LCCOMB_X18_Y12_N8
\ADC_Manager1|counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[20]~72_combout\ = (\ADC_Manager1|counter\(20) & (\ADC_Manager1|counter[19]~71\ $ (GND))) # (!\ADC_Manager1|counter\(20) & (!\ADC_Manager1|counter[19]~71\ & VCC))
-- \ADC_Manager1|counter[20]~73\ = CARRY((\ADC_Manager1|counter\(20) & !\ADC_Manager1|counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|counter[19]~71\,
	combout => \ADC_Manager1|counter[20]~72_combout\,
	cout => \ADC_Manager1|counter[20]~73\);

-- Location: LCCOMB_X19_Y12_N24
\ADC_Manager1|Selector421~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector421~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Selector421~0_combout\);

-- Location: LCFF_X18_Y12_N9
\ADC_Manager1|counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector421~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(20));

-- Location: LCCOMB_X18_Y12_N10
\ADC_Manager1|counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[21]~74_combout\ = (\ADC_Manager1|counter\(21) & (!\ADC_Manager1|counter[20]~73\)) # (!\ADC_Manager1|counter\(21) & ((\ADC_Manager1|counter[20]~73\) # (GND)))
-- \ADC_Manager1|counter[21]~75\ = CARRY((!\ADC_Manager1|counter[20]~73\) # (!\ADC_Manager1|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|counter[20]~73\,
	combout => \ADC_Manager1|counter[21]~74_combout\,
	cout => \ADC_Manager1|counter[21]~75\);

-- Location: LCCOMB_X19_Y12_N14
\ADC_Manager1|Selector420~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector420~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(21),
	combout => \ADC_Manager1|Selector420~0_combout\);

-- Location: LCFF_X18_Y12_N11
\ADC_Manager1|counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector420~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(21));

-- Location: LCCOMB_X18_Y12_N14
\ADC_Manager1|counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[23]~78_combout\ = (\ADC_Manager1|counter\(23) & (!\ADC_Manager1|counter[22]~77\)) # (!\ADC_Manager1|counter\(23) & ((\ADC_Manager1|counter[22]~77\) # (GND)))
-- \ADC_Manager1|counter[23]~79\ = CARRY((!\ADC_Manager1|counter[22]~77\) # (!\ADC_Manager1|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|counter[22]~77\,
	combout => \ADC_Manager1|counter[23]~78_combout\,
	cout => \ADC_Manager1|counter[23]~79\);

-- Location: LCCOMB_X19_Y12_N30
\ADC_Manager1|Selector418~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector418~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(23),
	combout => \ADC_Manager1|Selector418~0_combout\);

-- Location: LCFF_X18_Y12_N15
\ADC_Manager1|counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector418~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(23));

-- Location: LCCOMB_X19_Y12_N4
\ADC_Manager1|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~6_combout\ = (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter\(21) & (!\ADC_Manager1|counter\(23) & !\ADC_Manager1|counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datab => \ADC_Manager1|counter\(21),
	datac => \ADC_Manager1|counter\(23),
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Equal1~6_combout\);

-- Location: LCCOMB_X19_Y13_N28
\ADC_Manager1|Selector422~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector422~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(19),
	combout => \ADC_Manager1|Selector422~0_combout\);

-- Location: LCFF_X18_Y12_N7
\ADC_Manager1|counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector422~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(19));

-- Location: LCCOMB_X19_Y13_N16
\ADC_Manager1|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~5_combout\ = (!\ADC_Manager1|counter\(17) & (!\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter\(16) & !\ADC_Manager1|counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(17),
	datab => \ADC_Manager1|counter\(19),
	datac => \ADC_Manager1|counter\(16),
	datad => \ADC_Manager1|counter\(18),
	combout => \ADC_Manager1|Equal1~5_combout\);

-- Location: LCCOMB_X18_Y12_N18
\ADC_Manager1|counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[25]~82_combout\ = (\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter[24]~81\)) # (!\ADC_Manager1|counter\(25) & ((\ADC_Manager1|counter[24]~81\) # (GND)))
-- \ADC_Manager1|counter[25]~83\ = CARRY((!\ADC_Manager1|counter[24]~81\) # (!\ADC_Manager1|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|counter[24]~81\,
	combout => \ADC_Manager1|counter[25]~82_combout\,
	cout => \ADC_Manager1|counter[25]~83\);

-- Location: LCCOMB_X19_Y12_N2
\ADC_Manager1|Selector416~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector416~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(25),
	combout => \ADC_Manager1|Selector416~0_combout\);

-- Location: LCFF_X18_Y12_N19
\ADC_Manager1|counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector416~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(25));

-- Location: LCCOMB_X18_Y12_N22
\ADC_Manager1|counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[27]~86_combout\ = (\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter[26]~85\)) # (!\ADC_Manager1|counter\(27) & ((\ADC_Manager1|counter[26]~85\) # (GND)))
-- \ADC_Manager1|counter[27]~87\ = CARRY((!\ADC_Manager1|counter[26]~85\) # (!\ADC_Manager1|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|counter[26]~85\,
	combout => \ADC_Manager1|counter[27]~86_combout\,
	cout => \ADC_Manager1|counter[27]~87\);

-- Location: LCCOMB_X19_Y12_N22
\ADC_Manager1|Selector414~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector414~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(27),
	combout => \ADC_Manager1|Selector414~0_combout\);

-- Location: LCFF_X18_Y12_N23
\ADC_Manager1|counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector414~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(27));

-- Location: LCCOMB_X18_Y12_N24
\ADC_Manager1|counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[28]~88_combout\ = (\ADC_Manager1|counter\(28) & (\ADC_Manager1|counter[27]~87\ $ (GND))) # (!\ADC_Manager1|counter\(28) & (!\ADC_Manager1|counter[27]~87\ & VCC))
-- \ADC_Manager1|counter[28]~89\ = CARRY((\ADC_Manager1|counter\(28) & !\ADC_Manager1|counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|counter[27]~87\,
	combout => \ADC_Manager1|counter[28]~88_combout\,
	cout => \ADC_Manager1|counter[28]~89\);

-- Location: LCCOMB_X19_Y12_N16
\ADC_Manager1|Selector413~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector413~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(28),
	combout => \ADC_Manager1|Selector413~0_combout\);

-- Location: LCFF_X18_Y12_N25
\ADC_Manager1|counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector413~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(28));

-- Location: LCCOMB_X18_Y12_N26
\ADC_Manager1|counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[29]~90_combout\ = (\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter[28]~89\)) # (!\ADC_Manager1|counter\(29) & ((\ADC_Manager1|counter[28]~89\) # (GND)))
-- \ADC_Manager1|counter[29]~91\ = CARRY((!\ADC_Manager1|counter[28]~89\) # (!\ADC_Manager1|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|counter[28]~89\,
	combout => \ADC_Manager1|counter[29]~90_combout\,
	cout => \ADC_Manager1|counter[29]~91\);

-- Location: LCCOMB_X19_Y12_N18
\ADC_Manager1|Selector412~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector412~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(29),
	combout => \ADC_Manager1|Selector412~0_combout\);

-- Location: LCFF_X18_Y12_N27
\ADC_Manager1|counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector412~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(29));

-- Location: LCCOMB_X18_Y12_N28
\ADC_Manager1|counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[30]~92_combout\ = (\ADC_Manager1|counter\(30) & (\ADC_Manager1|counter[29]~91\ $ (GND))) # (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter[29]~91\ & VCC))
-- \ADC_Manager1|counter[30]~93\ = CARRY((\ADC_Manager1|counter\(30) & !\ADC_Manager1|counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|counter[29]~91\,
	combout => \ADC_Manager1|counter[30]~92_combout\,
	cout => \ADC_Manager1|counter[30]~93\);

-- Location: LCCOMB_X19_Y12_N12
\ADC_Manager1|Selector411~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector411~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(30),
	combout => \ADC_Manager1|Selector411~0_combout\);

-- Location: LCFF_X18_Y12_N29
\ADC_Manager1|counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector411~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(30));

-- Location: LCCOMB_X18_Y12_N30
\ADC_Manager1|counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[31]~94_combout\ = \ADC_Manager1|counter[30]~93\ $ (\ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|counter\(31),
	cin => \ADC_Manager1|counter[30]~93\,
	combout => \ADC_Manager1|counter[31]~94_combout\);

-- Location: LCCOMB_X19_Y12_N10
\ADC_Manager1|Selector410~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector410~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(31),
	combout => \ADC_Manager1|Selector410~0_combout\);

-- Location: LCFF_X18_Y12_N31
\ADC_Manager1|counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector410~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(31));

-- Location: LCCOMB_X19_Y12_N28
\ADC_Manager1|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~8_combout\ = (!\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter\(28) & (!\ADC_Manager1|counter\(31) & !\ADC_Manager1|counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(29),
	datab => \ADC_Manager1|counter\(28),
	datac => \ADC_Manager1|counter\(31),
	datad => \ADC_Manager1|counter\(30),
	combout => \ADC_Manager1|Equal1~8_combout\);

-- Location: LCCOMB_X19_Y12_N26
\ADC_Manager1|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~9_combout\ = (\ADC_Manager1|Equal1~7_combout\ & (\ADC_Manager1|Equal1~6_combout\ & (\ADC_Manager1|Equal1~5_combout\ & \ADC_Manager1|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~7_combout\,
	datab => \ADC_Manager1|Equal1~6_combout\,
	datac => \ADC_Manager1|Equal1~5_combout\,
	datad => \ADC_Manager1|Equal1~8_combout\,
	combout => \ADC_Manager1|Equal1~9_combout\);

-- Location: LCCOMB_X18_Y9_N16
\ADC_Manager1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~1_combout\ = (\ADC_Manager1|main_state.waiting_preambule~regout\ & ((!\ADC_Manager1|Equal1~9_combout\) # (!\ADC_Manager1|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal1~4_combout\,
	datac => \ADC_Manager1|Equal1~9_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector4~1_combout\);

-- Location: LCCOMB_X14_Y8_N30
\ADC_Manager1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~2_combout\ = (!\ADC_Manager1|Selector4~0_combout\ & (\ADC_Manager1|Selector2~0_combout\ & (!\ADC_Manager1|Selector4~1_combout\ & !\ADC_Manager1|ram_counter[0]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~0_combout\,
	datab => \ADC_Manager1|Selector2~0_combout\,
	datac => \ADC_Manager1|Selector4~1_combout\,
	datad => \ADC_Manager1|ram_counter[0]~31_combout\,
	combout => \ADC_Manager1|Selector4~2_combout\);

-- Location: LCCOMB_X14_Y8_N18
\ADC_Manager1|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~3_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|main_next_state.finding_bits~regout\) # (\ADC_Manager1|Equal2~10_combout\)))) # (!\ADC_Manager1|main_state.waiting_bits~regout\ & 
-- (!\ADC_Manager1|Selector4~2_combout\ & (\ADC_Manager1|main_next_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|Selector4~2_combout\,
	datac => \ADC_Manager1|main_next_state.finding_bits~regout\,
	datad => \ADC_Manager1|Equal2~10_combout\,
	combout => \ADC_Manager1|Selector4~3_combout\);

-- Location: LCFF_X14_Y8_N19
\ADC_Manager1|main_next_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector4~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.finding_bits~regout\);

-- Location: LCCOMB_X14_Y8_N22
\ADC_Manager1|main_state.finding_bits~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|main_state.finding_bits~feeder_combout\ = \ADC_Manager1|main_next_state.finding_bits~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|main_next_state.finding_bits~regout\,
	combout => \ADC_Manager1|main_state.finding_bits~feeder_combout\);

-- Location: LCFF_X14_Y8_N23
\ADC_Manager1|main_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|main_state.finding_bits~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_bits~regout\);

-- Location: LCCOMB_X15_Y7_N8
\ADC_Manager1|Selector408~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector408~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector408~0_combout\);

-- Location: LCCOMB_X14_Y7_N18
\ADC_Manager1|Add5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add5~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & \ADC_Manager1|c_short_func_input_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Add5~1_combout\);

-- Location: LCCOMB_X14_Y7_N16
\ADC_Manager1|Selector406~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Selector408~0_combout\) # ((\ADC_Manager1|Selector406~0_combout\ & !\ADC_Manager1|Add5~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(3) & 
-- (\ADC_Manager1|Selector406~0_combout\ & ((\ADC_Manager1|Add5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector406~0_combout\,
	datab => \ADC_Manager1|Selector408~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Add5~1_combout\,
	combout => \ADC_Manager1|Selector406~1_combout\);

-- Location: LCFF_X14_Y7_N17
\ADC_Manager1|c_short_func_input_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector406~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(3));

-- Location: LCCOMB_X14_Y7_N22
\ADC_Manager1|Mux246~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux246~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & !\ADC_Manager1|c_short_func_input_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux246~1_combout\);

-- Location: LCCOMB_X14_Y7_N0
\ADC_Manager1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~0_combout\ = (!\ADC_Manager1|main_state.idle~regout\ & (((\ADC_Manager1|Mux246~1_combout\ & \ADC_Manager1|Mux246~0_combout\)) # (!\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.idle~regout\,
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|Selector2~0_combout\);

-- Location: LCCOMB_X14_Y8_N8
\ADC_Manager1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~1_combout\ = (\ADC_Manager1|Selector1~3_combout\) # (((\ADC_Manager1|main_state.waiting_preambule~regout\) # (\ADC_Manager1|ram_counter[0]~31_combout\)) # (!\ADC_Manager1|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector1~3_combout\,
	datab => \ADC_Manager1|Selector2~0_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|ram_counter[0]~31_combout\,
	combout => \ADC_Manager1|Selector3~1_combout\);

-- Location: LCCOMB_X5_Y6_N0
\ADC_Manager1|data_counts[0]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[0]~33_combout\ = \ADC_Manager1|data_counts\(0) $ (VCC)
-- \ADC_Manager1|data_counts[0]~34\ = CARRY(\ADC_Manager1|data_counts\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(0),
	datad => VCC,
	combout => \ADC_Manager1|data_counts[0]~33_combout\,
	cout => \ADC_Manager1|data_counts[0]~34\);

-- Location: LCCOMB_X14_Y7_N20
\ADC_Manager1|data_counts[31]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[31]~32_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Mux246~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|data_counts[31]~32_combout\);

-- Location: LCFF_X5_Y6_N1
\ADC_Manager1|data_counts[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[0]~33_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(0));

-- Location: LCCOMB_X5_Y6_N2
\ADC_Manager1|data_counts[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[1]~35_combout\ = (\ADC_Manager1|data_counts\(1) & (!\ADC_Manager1|data_counts[0]~34\)) # (!\ADC_Manager1|data_counts\(1) & ((\ADC_Manager1|data_counts[0]~34\) # (GND)))
-- \ADC_Manager1|data_counts[1]~36\ = CARRY((!\ADC_Manager1|data_counts[0]~34\) # (!\ADC_Manager1|data_counts\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(1),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[0]~34\,
	combout => \ADC_Manager1|data_counts[1]~35_combout\,
	cout => \ADC_Manager1|data_counts[1]~36\);

-- Location: LCFF_X5_Y6_N3
\ADC_Manager1|data_counts[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[1]~35_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(1));

-- Location: LCCOMB_X5_Y6_N4
\ADC_Manager1|data_counts[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[2]~37_combout\ = (\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|data_counts[1]~36\ $ (GND))) # (!\ADC_Manager1|data_counts\(2) & (!\ADC_Manager1|data_counts[1]~36\ & VCC))
-- \ADC_Manager1|data_counts[2]~38\ = CARRY((\ADC_Manager1|data_counts\(2) & !\ADC_Manager1|data_counts[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(2),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[1]~36\,
	combout => \ADC_Manager1|data_counts[2]~37_combout\,
	cout => \ADC_Manager1|data_counts[2]~38\);

-- Location: LCFF_X5_Y6_N5
\ADC_Manager1|data_counts[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[2]~37_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(2));

-- Location: LCCOMB_X5_Y6_N6
\ADC_Manager1|data_counts[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[3]~39_combout\ = (\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|data_counts[2]~38\)) # (!\ADC_Manager1|data_counts\(3) & ((\ADC_Manager1|data_counts[2]~38\) # (GND)))
-- \ADC_Manager1|data_counts[3]~40\ = CARRY((!\ADC_Manager1|data_counts[2]~38\) # (!\ADC_Manager1|data_counts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(3),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[2]~38\,
	combout => \ADC_Manager1|data_counts[3]~39_combout\,
	cout => \ADC_Manager1|data_counts[3]~40\);

-- Location: LCCOMB_X5_Y6_N8
\ADC_Manager1|data_counts[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[4]~41_combout\ = (\ADC_Manager1|data_counts\(4) & (\ADC_Manager1|data_counts[3]~40\ $ (GND))) # (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|data_counts[3]~40\ & VCC))
-- \ADC_Manager1|data_counts[4]~42\ = CARRY((\ADC_Manager1|data_counts\(4) & !\ADC_Manager1|data_counts[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(4),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[3]~40\,
	combout => \ADC_Manager1|data_counts[4]~41_combout\,
	cout => \ADC_Manager1|data_counts[4]~42\);

-- Location: LCFF_X5_Y6_N9
\ADC_Manager1|data_counts[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[4]~41_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(4));

-- Location: LCCOMB_X5_Y6_N10
\ADC_Manager1|data_counts[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[5]~43_combout\ = (\ADC_Manager1|data_counts\(5) & (!\ADC_Manager1|data_counts[4]~42\)) # (!\ADC_Manager1|data_counts\(5) & ((\ADC_Manager1|data_counts[4]~42\) # (GND)))
-- \ADC_Manager1|data_counts[5]~44\ = CARRY((!\ADC_Manager1|data_counts[4]~42\) # (!\ADC_Manager1|data_counts\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(5),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[4]~42\,
	combout => \ADC_Manager1|data_counts[5]~43_combout\,
	cout => \ADC_Manager1|data_counts[5]~44\);

-- Location: LCCOMB_X5_Y6_N12
\ADC_Manager1|data_counts[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[6]~45_combout\ = (\ADC_Manager1|data_counts\(6) & (\ADC_Manager1|data_counts[5]~44\ $ (GND))) # (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|data_counts[5]~44\ & VCC))
-- \ADC_Manager1|data_counts[6]~46\ = CARRY((\ADC_Manager1|data_counts\(6) & !\ADC_Manager1|data_counts[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(6),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[5]~44\,
	combout => \ADC_Manager1|data_counts[6]~45_combout\,
	cout => \ADC_Manager1|data_counts[6]~46\);

-- Location: LCCOMB_X5_Y6_N14
\ADC_Manager1|data_counts[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[7]~47_combout\ = (\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|data_counts[6]~46\)) # (!\ADC_Manager1|data_counts\(7) & ((\ADC_Manager1|data_counts[6]~46\) # (GND)))
-- \ADC_Manager1|data_counts[7]~48\ = CARRY((!\ADC_Manager1|data_counts[6]~46\) # (!\ADC_Manager1|data_counts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(7),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[6]~46\,
	combout => \ADC_Manager1|data_counts[7]~47_combout\,
	cout => \ADC_Manager1|data_counts[7]~48\);

-- Location: LCFF_X5_Y6_N15
\ADC_Manager1|data_counts[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[7]~47_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(7));

-- Location: LCCOMB_X5_Y6_N16
\ADC_Manager1|data_counts[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[8]~49_combout\ = (\ADC_Manager1|data_counts\(8) & (\ADC_Manager1|data_counts[7]~48\ $ (GND))) # (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|data_counts[7]~48\ & VCC))
-- \ADC_Manager1|data_counts[8]~50\ = CARRY((\ADC_Manager1|data_counts\(8) & !\ADC_Manager1|data_counts[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[7]~48\,
	combout => \ADC_Manager1|data_counts[8]~49_combout\,
	cout => \ADC_Manager1|data_counts[8]~50\);

-- Location: LCCOMB_X5_Y6_N18
\ADC_Manager1|data_counts[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[9]~51_combout\ = (\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|data_counts[8]~50\)) # (!\ADC_Manager1|data_counts\(9) & ((\ADC_Manager1|data_counts[8]~50\) # (GND)))
-- \ADC_Manager1|data_counts[9]~52\ = CARRY((!\ADC_Manager1|data_counts[8]~50\) # (!\ADC_Manager1|data_counts\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(9),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[8]~50\,
	combout => \ADC_Manager1|data_counts[9]~51_combout\,
	cout => \ADC_Manager1|data_counts[9]~52\);

-- Location: LCFF_X5_Y6_N19
\ADC_Manager1|data_counts[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[9]~51_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(9));

-- Location: LCCOMB_X5_Y6_N20
\ADC_Manager1|data_counts[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[10]~53_combout\ = (\ADC_Manager1|data_counts\(10) & (\ADC_Manager1|data_counts[9]~52\ $ (GND))) # (!\ADC_Manager1|data_counts\(10) & (!\ADC_Manager1|data_counts[9]~52\ & VCC))
-- \ADC_Manager1|data_counts[10]~54\ = CARRY((\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|data_counts[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(10),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[9]~52\,
	combout => \ADC_Manager1|data_counts[10]~53_combout\,
	cout => \ADC_Manager1|data_counts[10]~54\);

-- Location: LCCOMB_X5_Y6_N22
\ADC_Manager1|data_counts[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[11]~55_combout\ = (\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|data_counts[10]~54\)) # (!\ADC_Manager1|data_counts\(11) & ((\ADC_Manager1|data_counts[10]~54\) # (GND)))
-- \ADC_Manager1|data_counts[11]~56\ = CARRY((!\ADC_Manager1|data_counts[10]~54\) # (!\ADC_Manager1|data_counts\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(11),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[10]~54\,
	combout => \ADC_Manager1|data_counts[11]~55_combout\,
	cout => \ADC_Manager1|data_counts[11]~56\);

-- Location: LCFF_X5_Y6_N23
\ADC_Manager1|data_counts[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[11]~55_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(11));

-- Location: LCCOMB_X5_Y6_N26
\ADC_Manager1|data_counts[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[13]~59_combout\ = (\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|data_counts[12]~58\)) # (!\ADC_Manager1|data_counts\(13) & ((\ADC_Manager1|data_counts[12]~58\) # (GND)))
-- \ADC_Manager1|data_counts[13]~60\ = CARRY((!\ADC_Manager1|data_counts[12]~58\) # (!\ADC_Manager1|data_counts\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(13),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[12]~58\,
	combout => \ADC_Manager1|data_counts[13]~59_combout\,
	cout => \ADC_Manager1|data_counts[13]~60\);

-- Location: LCFF_X5_Y6_N27
\ADC_Manager1|data_counts[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[13]~59_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(13));

-- Location: LCCOMB_X5_Y6_N28
\ADC_Manager1|data_counts[14]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[14]~61_combout\ = (\ADC_Manager1|data_counts\(14) & (\ADC_Manager1|data_counts[13]~60\ $ (GND))) # (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|data_counts[13]~60\ & VCC))
-- \ADC_Manager1|data_counts[14]~62\ = CARRY((\ADC_Manager1|data_counts\(14) & !\ADC_Manager1|data_counts[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(14),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[13]~60\,
	combout => \ADC_Manager1|data_counts[14]~61_combout\,
	cout => \ADC_Manager1|data_counts[14]~62\);

-- Location: LCFF_X5_Y6_N29
\ADC_Manager1|data_counts[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[14]~61_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(14));

-- Location: LCCOMB_X5_Y6_N30
\ADC_Manager1|data_counts[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[15]~63_combout\ = (\ADC_Manager1|data_counts\(15) & (!\ADC_Manager1|data_counts[14]~62\)) # (!\ADC_Manager1|data_counts\(15) & ((\ADC_Manager1|data_counts[14]~62\) # (GND)))
-- \ADC_Manager1|data_counts[15]~64\ = CARRY((!\ADC_Manager1|data_counts[14]~62\) # (!\ADC_Manager1|data_counts\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(15),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[14]~62\,
	combout => \ADC_Manager1|data_counts[15]~63_combout\,
	cout => \ADC_Manager1|data_counts[15]~64\);

-- Location: LCFF_X5_Y6_N31
\ADC_Manager1|data_counts[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[15]~63_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(15));

-- Location: LCCOMB_X5_Y5_N0
\ADC_Manager1|data_counts[16]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[16]~65_combout\ = (\ADC_Manager1|data_counts\(16) & (\ADC_Manager1|data_counts[15]~64\ $ (GND))) # (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|data_counts[15]~64\ & VCC))
-- \ADC_Manager1|data_counts[16]~66\ = CARRY((\ADC_Manager1|data_counts\(16) & !\ADC_Manager1|data_counts[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(16),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[15]~64\,
	combout => \ADC_Manager1|data_counts[16]~65_combout\,
	cout => \ADC_Manager1|data_counts[16]~66\);

-- Location: LCFF_X5_Y5_N1
\ADC_Manager1|data_counts[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[16]~65_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(16));

-- Location: LCCOMB_X5_Y5_N2
\ADC_Manager1|data_counts[17]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[17]~67_combout\ = (\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|data_counts[16]~66\)) # (!\ADC_Manager1|data_counts\(17) & ((\ADC_Manager1|data_counts[16]~66\) # (GND)))
-- \ADC_Manager1|data_counts[17]~68\ = CARRY((!\ADC_Manager1|data_counts[16]~66\) # (!\ADC_Manager1|data_counts\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(17),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[16]~66\,
	combout => \ADC_Manager1|data_counts[17]~67_combout\,
	cout => \ADC_Manager1|data_counts[17]~68\);

-- Location: LCFF_X5_Y5_N3
\ADC_Manager1|data_counts[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[17]~67_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(17));

-- Location: LCCOMB_X5_Y5_N4
\ADC_Manager1|data_counts[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[18]~69_combout\ = (\ADC_Manager1|data_counts\(18) & (\ADC_Manager1|data_counts[17]~68\ $ (GND))) # (!\ADC_Manager1|data_counts\(18) & (!\ADC_Manager1|data_counts[17]~68\ & VCC))
-- \ADC_Manager1|data_counts[18]~70\ = CARRY((\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|data_counts[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(18),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[17]~68\,
	combout => \ADC_Manager1|data_counts[18]~69_combout\,
	cout => \ADC_Manager1|data_counts[18]~70\);

-- Location: LCFF_X5_Y5_N5
\ADC_Manager1|data_counts[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[18]~69_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(18));

-- Location: LCCOMB_X5_Y5_N6
\ADC_Manager1|data_counts[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[19]~71_combout\ = (\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|data_counts[18]~70\)) # (!\ADC_Manager1|data_counts\(19) & ((\ADC_Manager1|data_counts[18]~70\) # (GND)))
-- \ADC_Manager1|data_counts[19]~72\ = CARRY((!\ADC_Manager1|data_counts[18]~70\) # (!\ADC_Manager1|data_counts\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(19),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[18]~70\,
	combout => \ADC_Manager1|data_counts[19]~71_combout\,
	cout => \ADC_Manager1|data_counts[19]~72\);

-- Location: LCCOMB_X5_Y5_N8
\ADC_Manager1|data_counts[20]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[20]~73_combout\ = (\ADC_Manager1|data_counts\(20) & (\ADC_Manager1|data_counts[19]~72\ $ (GND))) # (!\ADC_Manager1|data_counts\(20) & (!\ADC_Manager1|data_counts[19]~72\ & VCC))
-- \ADC_Manager1|data_counts[20]~74\ = CARRY((\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|data_counts[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(20),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[19]~72\,
	combout => \ADC_Manager1|data_counts[20]~73_combout\,
	cout => \ADC_Manager1|data_counts[20]~74\);

-- Location: LCFF_X5_Y5_N9
\ADC_Manager1|data_counts[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[20]~73_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(20));

-- Location: LCCOMB_X5_Y5_N12
\ADC_Manager1|data_counts[22]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[22]~77_combout\ = (\ADC_Manager1|data_counts\(22) & (\ADC_Manager1|data_counts[21]~76\ $ (GND))) # (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|data_counts[21]~76\ & VCC))
-- \ADC_Manager1|data_counts[22]~78\ = CARRY((\ADC_Manager1|data_counts\(22) & !\ADC_Manager1|data_counts[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[21]~76\,
	combout => \ADC_Manager1|data_counts[22]~77_combout\,
	cout => \ADC_Manager1|data_counts[22]~78\);

-- Location: LCCOMB_X5_Y5_N14
\ADC_Manager1|data_counts[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[23]~79_combout\ = (\ADC_Manager1|data_counts\(23) & (!\ADC_Manager1|data_counts[22]~78\)) # (!\ADC_Manager1|data_counts\(23) & ((\ADC_Manager1|data_counts[22]~78\) # (GND)))
-- \ADC_Manager1|data_counts[23]~80\ = CARRY((!\ADC_Manager1|data_counts[22]~78\) # (!\ADC_Manager1|data_counts\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(23),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[22]~78\,
	combout => \ADC_Manager1|data_counts[23]~79_combout\,
	cout => \ADC_Manager1|data_counts[23]~80\);

-- Location: LCFF_X5_Y5_N15
\ADC_Manager1|data_counts[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[23]~79_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(23));

-- Location: LCFF_X5_Y5_N13
\ADC_Manager1|data_counts[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[22]~77_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(22));

-- Location: LCFF_X5_Y5_N7
\ADC_Manager1|data_counts[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[19]~71_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(19));

-- Location: LCCOMB_X4_Y5_N28
\ADC_Manager1|Equal3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~5_combout\ = (!\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|data_counts\(18) & (!\ADC_Manager1|data_counts\(16) & !\ADC_Manager1|data_counts\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(17),
	datab => \ADC_Manager1|data_counts\(18),
	datac => \ADC_Manager1|data_counts\(16),
	datad => \ADC_Manager1|data_counts\(19),
	combout => \ADC_Manager1|Equal3~5_combout\);

-- Location: LCCOMB_X4_Y5_N0
\ADC_Manager1|Equal3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~7_combout\ = (\ADC_Manager1|Equal3~6_combout\ & (!\ADC_Manager1|data_counts\(23) & (!\ADC_Manager1|data_counts\(22) & \ADC_Manager1|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~6_combout\,
	datab => \ADC_Manager1|data_counts\(23),
	datac => \ADC_Manager1|data_counts\(22),
	datad => \ADC_Manager1|Equal3~5_combout\,
	combout => \ADC_Manager1|Equal3~7_combout\);

-- Location: LCFF_X5_Y6_N7
\ADC_Manager1|data_counts[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[3]~39_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(3));

-- Location: LCCOMB_X4_Y6_N0
\ADC_Manager1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~0_combout\ = (!\ADC_Manager1|data_counts\(2) & (!\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|data_counts\(0) & \ADC_Manager1|data_counts\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(2),
	datab => \ADC_Manager1|data_counts\(3),
	datac => \ADC_Manager1|data_counts\(0),
	datad => \ADC_Manager1|data_counts\(1),
	combout => \ADC_Manager1|Equal3~0_combout\);

-- Location: LCFF_X5_Y6_N13
\ADC_Manager1|data_counts[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[6]~45_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(6));

-- Location: LCFF_X5_Y6_N11
\ADC_Manager1|data_counts[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[5]~43_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(5));

-- Location: LCCOMB_X4_Y6_N14
\ADC_Manager1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~1_combout\ = (!\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|data_counts\(5) & !\ADC_Manager1|data_counts\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(7),
	datab => \ADC_Manager1|data_counts\(6),
	datac => \ADC_Manager1|data_counts\(5),
	datad => \ADC_Manager1|data_counts\(4),
	combout => \ADC_Manager1|Equal3~1_combout\);

-- Location: LCFF_X5_Y6_N17
\ADC_Manager1|data_counts[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[8]~49_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(8));

-- Location: LCFF_X5_Y6_N21
\ADC_Manager1|data_counts[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[10]~53_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(10));

-- Location: LCCOMB_X4_Y6_N12
\ADC_Manager1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~2_combout\ = (!\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|data_counts\(8) & !\ADC_Manager1|data_counts\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(11),
	datab => \ADC_Manager1|data_counts\(9),
	datac => \ADC_Manager1|data_counts\(8),
	datad => \ADC_Manager1|data_counts\(10),
	combout => \ADC_Manager1|Equal3~2_combout\);

-- Location: LCCOMB_X4_Y6_N16
\ADC_Manager1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~4_combout\ = (\ADC_Manager1|Equal3~3_combout\ & (\ADC_Manager1|Equal3~0_combout\ & (\ADC_Manager1|Equal3~1_combout\ & \ADC_Manager1|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~3_combout\,
	datab => \ADC_Manager1|Equal3~0_combout\,
	datac => \ADC_Manager1|Equal3~1_combout\,
	datad => \ADC_Manager1|Equal3~2_combout\,
	combout => \ADC_Manager1|Equal3~4_combout\);

-- Location: LCCOMB_X5_Y5_N16
\ADC_Manager1|data_counts[24]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[24]~81_combout\ = (\ADC_Manager1|data_counts\(24) & (\ADC_Manager1|data_counts[23]~80\ $ (GND))) # (!\ADC_Manager1|data_counts\(24) & (!\ADC_Manager1|data_counts[23]~80\ & VCC))
-- \ADC_Manager1|data_counts[24]~82\ = CARRY((\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|data_counts[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(24),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[23]~80\,
	combout => \ADC_Manager1|data_counts[24]~81_combout\,
	cout => \ADC_Manager1|data_counts[24]~82\);

-- Location: LCCOMB_X5_Y5_N18
\ADC_Manager1|data_counts[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[25]~83_combout\ = (\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|data_counts[24]~82\)) # (!\ADC_Manager1|data_counts\(25) & ((\ADC_Manager1|data_counts[24]~82\) # (GND)))
-- \ADC_Manager1|data_counts[25]~84\ = CARRY((!\ADC_Manager1|data_counts[24]~82\) # (!\ADC_Manager1|data_counts\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(25),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[24]~82\,
	combout => \ADC_Manager1|data_counts[25]~83_combout\,
	cout => \ADC_Manager1|data_counts[25]~84\);

-- Location: LCFF_X5_Y5_N19
\ADC_Manager1|data_counts[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[25]~83_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(25));

-- Location: LCFF_X5_Y5_N23
\ADC_Manager1|data_counts[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[27]~87_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(27));

-- Location: LCFF_X5_Y5_N17
\ADC_Manager1|data_counts[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[24]~81_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(24));

-- Location: LCCOMB_X4_Y5_N6
\ADC_Manager1|Equal3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~8_combout\ = (!\ADC_Manager1|data_counts\(26) & (!\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|data_counts\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(26),
	datab => \ADC_Manager1|data_counts\(27),
	datac => \ADC_Manager1|data_counts\(24),
	datad => \ADC_Manager1|data_counts\(25),
	combout => \ADC_Manager1|Equal3~8_combout\);

-- Location: LCCOMB_X4_Y5_N30
\ADC_Manager1|Equal3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~10_combout\ = (\ADC_Manager1|Equal3~9_combout\ & (\ADC_Manager1|Equal3~7_combout\ & (\ADC_Manager1|Equal3~4_combout\ & \ADC_Manager1|Equal3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~9_combout\,
	datab => \ADC_Manager1|Equal3~7_combout\,
	datac => \ADC_Manager1|Equal3~4_combout\,
	datad => \ADC_Manager1|Equal3~8_combout\,
	combout => \ADC_Manager1|Equal3~10_combout\);

-- Location: LCCOMB_X18_Y9_N4
\ADC_Manager1|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~10_combout\ = (\ADC_Manager1|Equal1~4_combout\ & \ADC_Manager1|Equal1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal1~4_combout\,
	datad => \ADC_Manager1|Equal1~9_combout\,
	combout => \ADC_Manager1|Equal1~10_combout\);

-- Location: LCCOMB_X14_Y7_N10
\ADC_Manager1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~0_combout\ = (\ADC_Manager1|data_counts[31]~32_combout\ & (((\ADC_Manager1|main_state.waiting_preambule~regout\ & \ADC_Manager1|Equal1~10_combout\)) # (!\ADC_Manager1|Equal3~10_combout\))) # 
-- (!\ADC_Manager1|data_counts[31]~32_combout\ & (\ADC_Manager1|main_state.waiting_preambule~regout\ & ((\ADC_Manager1|Equal1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts[31]~32_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|Equal3~10_combout\,
	datad => \ADC_Manager1|Equal1~10_combout\,
	combout => \ADC_Manager1|Selector3~0_combout\);

-- Location: LCCOMB_X14_Y8_N20
\ADC_Manager1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~2_combout\ = (\ADC_Manager1|Selector3~0_combout\) # ((\ADC_Manager1|main_next_state.waiting_bits~regout\ & ((\ADC_Manager1|Selector4~0_combout\) # (\ADC_Manager1|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~0_combout\,
	datab => \ADC_Manager1|Selector3~1_combout\,
	datac => \ADC_Manager1|main_next_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Selector3~0_combout\,
	combout => \ADC_Manager1|Selector3~2_combout\);

-- Location: LCFF_X14_Y8_N21
\ADC_Manager1|main_next_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.waiting_bits~regout\);

-- Location: LCFF_X14_Y8_N13
\ADC_Manager1|main_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.waiting_bits~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_bits~regout\);

-- Location: LCFF_X7_Y6_N1
\ADC_Manager1|bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector473~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(0));

-- Location: LCCOMB_X7_Y6_N2
\ADC_Manager1|bit_counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[1]~34_combout\ = (\ADC_Manager1|bit_counter\(1) & (!\ADC_Manager1|bit_counter[0]~33\)) # (!\ADC_Manager1|bit_counter\(1) & ((\ADC_Manager1|bit_counter[0]~33\) # (GND)))
-- \ADC_Manager1|bit_counter[1]~35\ = CARRY((!\ADC_Manager1|bit_counter[0]~33\) # (!\ADC_Manager1|bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[0]~33\,
	combout => \ADC_Manager1|bit_counter[1]~34_combout\,
	cout => \ADC_Manager1|bit_counter[1]~35\);

-- Location: LCCOMB_X6_Y6_N20
\ADC_Manager1|Selector472~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector472~0_combout\ = (\ADC_Manager1|bit_counter\(1) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(1),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector472~0_combout\);

-- Location: LCFF_X7_Y6_N3
\ADC_Manager1|bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector472~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(1));

-- Location: LCCOMB_X7_Y6_N4
\ADC_Manager1|bit_counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[2]~36_combout\ = (\ADC_Manager1|bit_counter\(2) & (\ADC_Manager1|bit_counter[1]~35\ $ (GND))) # (!\ADC_Manager1|bit_counter\(2) & (!\ADC_Manager1|bit_counter[1]~35\ & VCC))
-- \ADC_Manager1|bit_counter[2]~37\ = CARRY((\ADC_Manager1|bit_counter\(2) & !\ADC_Manager1|bit_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[1]~35\,
	combout => \ADC_Manager1|bit_counter[2]~36_combout\,
	cout => \ADC_Manager1|bit_counter[2]~37\);

-- Location: LCCOMB_X8_Y6_N8
\ADC_Manager1|Selector471~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector471~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(2),
	combout => \ADC_Manager1|Selector471~0_combout\);

-- Location: LCFF_X7_Y6_N5
\ADC_Manager1|bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector471~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(2));

-- Location: LCCOMB_X7_Y6_N8
\ADC_Manager1|bit_counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[4]~40_combout\ = (\ADC_Manager1|bit_counter\(4) & (\ADC_Manager1|bit_counter[3]~39\ $ (GND))) # (!\ADC_Manager1|bit_counter\(4) & (!\ADC_Manager1|bit_counter[3]~39\ & VCC))
-- \ADC_Manager1|bit_counter[4]~41\ = CARRY((\ADC_Manager1|bit_counter\(4) & !\ADC_Manager1|bit_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[3]~39\,
	combout => \ADC_Manager1|bit_counter[4]~40_combout\,
	cout => \ADC_Manager1|bit_counter[4]~41\);

-- Location: LCCOMB_X8_Y6_N24
\ADC_Manager1|Selector469~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector469~0_combout\ = (\ADC_Manager1|bit_counter\(4) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(4),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector469~0_combout\);

-- Location: LCFF_X7_Y6_N9
\ADC_Manager1|bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector469~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(4));

-- Location: LCCOMB_X7_Y6_N14
\ADC_Manager1|bit_counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[7]~46_combout\ = (\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|bit_counter[6]~45\)) # (!\ADC_Manager1|bit_counter\(7) & ((\ADC_Manager1|bit_counter[6]~45\) # (GND)))
-- \ADC_Manager1|bit_counter[7]~47\ = CARRY((!\ADC_Manager1|bit_counter[6]~45\) # (!\ADC_Manager1|bit_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[6]~45\,
	combout => \ADC_Manager1|bit_counter[7]~46_combout\,
	cout => \ADC_Manager1|bit_counter[7]~47\);

-- Location: LCCOMB_X8_Y6_N30
\ADC_Manager1|Selector466~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector466~0_combout\ = (\ADC_Manager1|bit_counter\(7) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(7),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector466~0_combout\);

-- Location: LCFF_X7_Y6_N15
\ADC_Manager1|bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector466~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(7));

-- Location: LCCOMB_X7_Y6_N18
\ADC_Manager1|bit_counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[9]~50_combout\ = (\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|bit_counter[8]~49\)) # (!\ADC_Manager1|bit_counter\(9) & ((\ADC_Manager1|bit_counter[8]~49\) # (GND)))
-- \ADC_Manager1|bit_counter[9]~51\ = CARRY((!\ADC_Manager1|bit_counter[8]~49\) # (!\ADC_Manager1|bit_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[8]~49\,
	combout => \ADC_Manager1|bit_counter[9]~50_combout\,
	cout => \ADC_Manager1|bit_counter[9]~51\);

-- Location: LCCOMB_X6_Y6_N30
\ADC_Manager1|Selector464~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector464~0_combout\ = (\ADC_Manager1|bit_counter\(9) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(9),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector464~0_combout\);

-- Location: LCFF_X7_Y6_N19
\ADC_Manager1|bit_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector464~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(9));

-- Location: LCCOMB_X7_Y6_N22
\ADC_Manager1|bit_counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[11]~54_combout\ = (\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|bit_counter[10]~53\)) # (!\ADC_Manager1|bit_counter\(11) & ((\ADC_Manager1|bit_counter[10]~53\) # (GND)))
-- \ADC_Manager1|bit_counter[11]~55\ = CARRY((!\ADC_Manager1|bit_counter[10]~53\) # (!\ADC_Manager1|bit_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[10]~53\,
	combout => \ADC_Manager1|bit_counter[11]~54_combout\,
	cout => \ADC_Manager1|bit_counter[11]~55\);

-- Location: LCCOMB_X8_Y6_N16
\ADC_Manager1|Selector462~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector462~0_combout\ = (\ADC_Manager1|bit_counter\(11) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(11),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector462~0_combout\);

-- Location: LCFF_X7_Y6_N23
\ADC_Manager1|bit_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector462~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(11));

-- Location: LCCOMB_X7_Y6_N26
\ADC_Manager1|bit_counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[13]~58_combout\ = (\ADC_Manager1|bit_counter\(13) & (!\ADC_Manager1|bit_counter[12]~57\)) # (!\ADC_Manager1|bit_counter\(13) & ((\ADC_Manager1|bit_counter[12]~57\) # (GND)))
-- \ADC_Manager1|bit_counter[13]~59\ = CARRY((!\ADC_Manager1|bit_counter[12]~57\) # (!\ADC_Manager1|bit_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[12]~57\,
	combout => \ADC_Manager1|bit_counter[13]~58_combout\,
	cout => \ADC_Manager1|bit_counter[13]~59\);

-- Location: LCCOMB_X8_Y6_N12
\ADC_Manager1|Selector460~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector460~0_combout\ = (\ADC_Manager1|bit_counter\(13) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(13),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector460~0_combout\);

-- Location: LCFF_X7_Y6_N27
\ADC_Manager1|bit_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector460~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(13));

-- Location: LCCOMB_X7_Y6_N28
\ADC_Manager1|bit_counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[14]~60_combout\ = (\ADC_Manager1|bit_counter\(14) & (\ADC_Manager1|bit_counter[13]~59\ $ (GND))) # (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter[13]~59\ & VCC))
-- \ADC_Manager1|bit_counter[14]~61\ = CARRY((\ADC_Manager1|bit_counter\(14) & !\ADC_Manager1|bit_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[13]~59\,
	combout => \ADC_Manager1|bit_counter[14]~60_combout\,
	cout => \ADC_Manager1|bit_counter[14]~61\);

-- Location: LCCOMB_X8_Y6_N26
\ADC_Manager1|Selector459~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector459~0_combout\ = (\ADC_Manager1|bit_counter\(14) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(14),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector459~0_combout\);

-- Location: LCFF_X7_Y6_N29
\ADC_Manager1|bit_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector459~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(14));

-- Location: LCCOMB_X7_Y6_N30
\ADC_Manager1|bit_counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[15]~62_combout\ = (\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|bit_counter[14]~61\)) # (!\ADC_Manager1|bit_counter\(15) & ((\ADC_Manager1|bit_counter[14]~61\) # (GND)))
-- \ADC_Manager1|bit_counter[15]~63\ = CARRY((!\ADC_Manager1|bit_counter[14]~61\) # (!\ADC_Manager1|bit_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[14]~61\,
	combout => \ADC_Manager1|bit_counter[15]~62_combout\,
	cout => \ADC_Manager1|bit_counter[15]~63\);

-- Location: LCCOMB_X6_Y6_N4
\ADC_Manager1|Selector458~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector458~0_combout\ = (\ADC_Manager1|bit_counter\(15) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(15),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector458~0_combout\);

-- Location: LCFF_X7_Y6_N31
\ADC_Manager1|bit_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector458~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(15));

-- Location: LCCOMB_X7_Y5_N0
\ADC_Manager1|bit_counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[16]~64_combout\ = (\ADC_Manager1|bit_counter\(16) & (\ADC_Manager1|bit_counter[15]~63\ $ (GND))) # (!\ADC_Manager1|bit_counter\(16) & (!\ADC_Manager1|bit_counter[15]~63\ & VCC))
-- \ADC_Manager1|bit_counter[16]~65\ = CARRY((\ADC_Manager1|bit_counter\(16) & !\ADC_Manager1|bit_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[15]~63\,
	combout => \ADC_Manager1|bit_counter[16]~64_combout\,
	cout => \ADC_Manager1|bit_counter[16]~65\);

-- Location: LCCOMB_X8_Y5_N0
\ADC_Manager1|Selector457~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector457~0_combout\ = (\ADC_Manager1|bit_counter\(16) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(16),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector457~0_combout\);

-- Location: LCFF_X7_Y5_N1
\ADC_Manager1|bit_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector457~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(16));

-- Location: LCCOMB_X7_Y5_N2
\ADC_Manager1|bit_counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[17]~66_combout\ = (\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|bit_counter[16]~65\)) # (!\ADC_Manager1|bit_counter\(17) & ((\ADC_Manager1|bit_counter[16]~65\) # (GND)))
-- \ADC_Manager1|bit_counter[17]~67\ = CARRY((!\ADC_Manager1|bit_counter[16]~65\) # (!\ADC_Manager1|bit_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[16]~65\,
	combout => \ADC_Manager1|bit_counter[17]~66_combout\,
	cout => \ADC_Manager1|bit_counter[17]~67\);

-- Location: LCCOMB_X8_Y5_N14
\ADC_Manager1|Selector456~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector456~0_combout\ = (\ADC_Manager1|bit_counter\(17) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(17),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector456~0_combout\);

-- Location: LCFF_X7_Y5_N3
\ADC_Manager1|bit_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector456~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(17));

-- Location: LCCOMB_X7_Y5_N4
\ADC_Manager1|bit_counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[18]~68_combout\ = (\ADC_Manager1|bit_counter\(18) & (\ADC_Manager1|bit_counter[17]~67\ $ (GND))) # (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|bit_counter[17]~67\ & VCC))
-- \ADC_Manager1|bit_counter[18]~69\ = CARRY((\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|bit_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[17]~67\,
	combout => \ADC_Manager1|bit_counter[18]~68_combout\,
	cout => \ADC_Manager1|bit_counter[18]~69\);

-- Location: LCCOMB_X8_Y5_N8
\ADC_Manager1|Selector455~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector455~0_combout\ = (\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(18),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector455~0_combout\);

-- Location: LCFF_X7_Y5_N5
\ADC_Manager1|bit_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector455~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(18));

-- Location: LCCOMB_X7_Y5_N6
\ADC_Manager1|bit_counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[19]~70_combout\ = (\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|bit_counter[18]~69\)) # (!\ADC_Manager1|bit_counter\(19) & ((\ADC_Manager1|bit_counter[18]~69\) # (GND)))
-- \ADC_Manager1|bit_counter[19]~71\ = CARRY((!\ADC_Manager1|bit_counter[18]~69\) # (!\ADC_Manager1|bit_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[18]~69\,
	combout => \ADC_Manager1|bit_counter[19]~70_combout\,
	cout => \ADC_Manager1|bit_counter[19]~71\);

-- Location: LCCOMB_X7_Y5_N8
\ADC_Manager1|bit_counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[20]~72_combout\ = (\ADC_Manager1|bit_counter\(20) & (\ADC_Manager1|bit_counter[19]~71\ $ (GND))) # (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|bit_counter[19]~71\ & VCC))
-- \ADC_Manager1|bit_counter[20]~73\ = CARRY((\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|bit_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[19]~71\,
	combout => \ADC_Manager1|bit_counter[20]~72_combout\,
	cout => \ADC_Manager1|bit_counter[20]~73\);

-- Location: LCCOMB_X8_Y5_N28
\ADC_Manager1|Selector453~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector453~0_combout\ = (\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(20),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector453~0_combout\);

-- Location: LCFF_X7_Y5_N9
\ADC_Manager1|bit_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector453~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(20));

-- Location: LCCOMB_X8_Y5_N2
\ADC_Manager1|Selector452~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector452~0_combout\ = (\ADC_Manager1|bit_counter\(21) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(21),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector452~0_combout\);

-- Location: LCFF_X7_Y5_N11
\ADC_Manager1|bit_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector452~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(21));

-- Location: LCCOMB_X8_Y5_N30
\ADC_Manager1|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~6_combout\ = (!\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|bit_counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(20),
	datad => \ADC_Manager1|bit_counter\(21),
	combout => \ADC_Manager1|Equal2~6_combout\);

-- Location: LCCOMB_X8_Y5_N18
\ADC_Manager1|Selector454~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector454~0_combout\ = (\ADC_Manager1|bit_counter\(19) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(19),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector454~0_combout\);

-- Location: LCFF_X7_Y5_N7
\ADC_Manager1|bit_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector454~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(19));

-- Location: LCCOMB_X8_Y5_N4
\ADC_Manager1|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~5_combout\ = (!\ADC_Manager1|bit_counter\(16) & (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|bit_counter\(19) & !\ADC_Manager1|bit_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(16),
	datab => \ADC_Manager1|bit_counter\(18),
	datac => \ADC_Manager1|bit_counter\(19),
	datad => \ADC_Manager1|bit_counter\(17),
	combout => \ADC_Manager1|Equal2~5_combout\);

-- Location: LCCOMB_X8_Y5_N24
\ADC_Manager1|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~7_combout\ = (!\ADC_Manager1|bit_counter\(22) & (\ADC_Manager1|Equal2~6_combout\ & (\ADC_Manager1|Equal2~5_combout\ & !\ADC_Manager1|bit_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(22),
	datab => \ADC_Manager1|Equal2~6_combout\,
	datac => \ADC_Manager1|Equal2~5_combout\,
	datad => \ADC_Manager1|bit_counter\(23),
	combout => \ADC_Manager1|Equal2~7_combout\);

-- Location: LCCOMB_X14_Y8_N6
\ADC_Manager1|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~11_combout\ = (\ADC_Manager1|Equal2~9_combout\ & \ADC_Manager1|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~9_combout\,
	datac => \ADC_Manager1|Equal2~8_combout\,
	combout => \ADC_Manager1|Equal2~11_combout\);

-- Location: LCCOMB_X14_Y8_N12
\ADC_Manager1|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~3_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & (((!\ADC_Manager1|Equal2~11_combout\) # (!\ADC_Manager1|Equal2~7_combout\)) # (!\ADC_Manager1|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~4_combout\,
	datab => \ADC_Manager1|Equal2~7_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Equal2~11_combout\,
	combout => \ADC_Manager1|Selector1~3_combout\);

-- Location: LCCOMB_X14_Y8_N4
\ADC_Manager1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector0~0_combout\ = (\ADC_Manager1|main_next_state.read_init_mem~regout\) # ((\ADC_Manager1|Selector4~4_combout\ & (!\ADC_Manager1|ram_counter[0]~31_combout\ & !\ADC_Manager1|Selector1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~4_combout\,
	datab => \ADC_Manager1|ram_counter[0]~31_combout\,
	datac => \ADC_Manager1|main_next_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector1~3_combout\,
	combout => \ADC_Manager1|Selector0~0_combout\);

-- Location: LCFF_X14_Y8_N5
\ADC_Manager1|main_next_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.read_init_mem~regout\);

-- Location: LCFF_X14_Y8_N29
\ADC_Manager1|main_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.read_init_mem~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.read_init_mem~regout\);

-- Location: LCCOMB_X14_Y7_N28
\ADC_Manager1|c_long_func_input[6][2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][2]~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_short_func_input_index\(3)) # (!\ADC_Manager1|c_short_func_input_index\(0))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(3)) # (!\ADC_Manager1|c_short_func_input_index\(0)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_short_func_input_index\(3) & !\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_long_func_input[6][2]~2_combout\);

-- Location: LCCOMB_X14_Y7_N26
\ADC_Manager1|c_long_func_input[6][2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][2]~3_combout\ = (!\ADC_Manager1|main_state.idle~regout\ & (\ADC_Manager1|main_state.read_init_mem~regout\ & ((!\ADC_Manager1|c_long_func_input[6][2]~2_combout\) # (!\ADC_Manager1|main_state.finding_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.idle~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][2]~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][2]~3_combout\);

-- Location: LCFF_X21_Y3_N5
\corr_long|output_int[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[11]~41_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(11));

-- Location: LCCOMB_X15_Y7_N0
\ADC_Manager1|c_long_func_input[4][6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[4][6]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|c_long_func_input[4][6]~0_combout\);

-- Location: LCCOMB_X15_Y7_N18
\ADC_Manager1|c_10_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_long_func_input[4][6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[4][6]~0_combout\,
	combout => \ADC_Manager1|c_10_value[11]~0_combout\);

-- Location: LCFF_X25_Y3_N27
\ADC_Manager1|c_10_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(11));

-- Location: LCCOMB_X15_Y7_N20
\ADC_Manager1|c_11_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_long_func_input[4][6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[4][6]~0_combout\,
	combout => \ADC_Manager1|c_11_value[11]~0_combout\);

-- Location: LCFF_X24_Y3_N23
\ADC_Manager1|c_11_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(10));

-- Location: LCFF_X25_Y3_N23
\ADC_Manager1|c_10_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(9));

-- Location: LCFF_X27_Y4_N27
\ADC_Manager1|c_10_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(8));

-- Location: LCFF_X25_Y3_N19
\ADC_Manager1|c_10_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(7));

-- Location: LCFF_X21_Y4_N27
\corr_long|output_int[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[6]~31_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(6));

-- Location: LCCOMB_X27_Y4_N0
\ADC_Manager1|c_10_value[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[6]~feeder_combout\ = \corr_long|output_int\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(6),
	combout => \ADC_Manager1|c_10_value[6]~feeder_combout\);

-- Location: LCFF_X27_Y4_N1
\ADC_Manager1|c_10_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[6]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(6));

-- Location: LCFF_X21_Y4_N25
\corr_long|output_int[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[5]~29_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(5));

-- Location: LCFF_X27_Y4_N7
\ADC_Manager1|c_10_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(5));

-- Location: LCFF_X21_Y4_N23
\corr_long|output_int[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[4]~27_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(4));

-- Location: LCFF_X27_Y4_N5
\ADC_Manager1|c_10_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(4));

-- Location: LCFF_X21_Y4_N21
\corr_long|output_int[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[3]~25_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(3));

-- Location: LCFF_X25_Y3_N29
\ADC_Manager1|c_10_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(3));

-- Location: LCFF_X21_Y4_N19
\corr_long|output_int[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[2]~23_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(2));

-- Location: LCFF_X25_Y3_N3
\ADC_Manager1|c_10_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(2));

-- Location: LCFF_X21_Y4_N17
\corr_long|output_int[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[1]~21_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(1));

-- Location: LCCOMB_X25_Y3_N0
\ADC_Manager1|c_10_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[1]~feeder_combout\ = \corr_long|output_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(1),
	combout => \ADC_Manager1|c_10_value[1]~feeder_combout\);

-- Location: LCFF_X25_Y3_N1
\ADC_Manager1|c_10_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(1));

-- Location: LCFF_X21_Y4_N15
\corr_long|output_int[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[0]~19_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(0));

-- Location: LCFF_X25_Y4_N3
\ADC_Manager1|c_11_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(0));

-- Location: LCCOMB_X25_Y3_N4
\ADC_Manager1|LessThan12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan12~1_cout\);

-- Location: LCCOMB_X25_Y3_N6
\ADC_Manager1|LessThan12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan12~1_cout\) # (!\ADC_Manager1|c_10_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan12~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~1_cout\,
	cout => \ADC_Manager1|LessThan12~3_cout\);

-- Location: LCCOMB_X25_Y3_N8
\ADC_Manager1|LessThan12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & (\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan12~3_cout\)) # (!\ADC_Manager1|c_11_value\(2) & ((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan12~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~3_cout\,
	cout => \ADC_Manager1|LessThan12~5_cout\);

-- Location: LCCOMB_X25_Y3_N10
\ADC_Manager1|LessThan12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan12~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan12~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~5_cout\,
	cout => \ADC_Manager1|LessThan12~7_cout\);

-- Location: LCCOMB_X25_Y3_N12
\ADC_Manager1|LessThan12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & (\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan12~7_cout\)) # (!\ADC_Manager1|c_11_value\(4) & ((\ADC_Manager1|c_10_value\(4)) # (!\ADC_Manager1|LessThan12~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~7_cout\,
	cout => \ADC_Manager1|LessThan12~9_cout\);

-- Location: LCCOMB_X25_Y3_N14
\ADC_Manager1|LessThan12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan12~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan12~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~9_cout\,
	cout => \ADC_Manager1|LessThan12~11_cout\);

-- Location: LCCOMB_X25_Y3_N16
\ADC_Manager1|LessThan12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan12~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_10_value\(6)) # (!\ADC_Manager1|LessThan12~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~11_cout\,
	cout => \ADC_Manager1|LessThan12~13_cout\);

-- Location: LCCOMB_X25_Y3_N18
\ADC_Manager1|LessThan12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan12~13_cout\) # (!\ADC_Manager1|c_10_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan12~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~13_cout\,
	cout => \ADC_Manager1|LessThan12~15_cout\);

-- Location: LCCOMB_X25_Y3_N20
\ADC_Manager1|LessThan12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan12~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan12~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~15_cout\,
	cout => \ADC_Manager1|LessThan12~17_cout\);

-- Location: LCCOMB_X25_Y3_N22
\ADC_Manager1|LessThan12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan12~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan12~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~17_cout\,
	cout => \ADC_Manager1|LessThan12~19_cout\);

-- Location: LCCOMB_X25_Y3_N24
\ADC_Manager1|LessThan12~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan12~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_11_value\(10) & 
-- !\ADC_Manager1|LessThan12~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~19_cout\,
	cout => \ADC_Manager1|LessThan12~21_cout\);

-- Location: LCCOMB_X25_Y3_N26
\ADC_Manager1|LessThan12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~22_combout\ = (\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan12~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan12~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan12~21_cout\,
	combout => \ADC_Manager1|LessThan12~22_combout\);

-- Location: LCCOMB_X15_Y7_N2
\ADC_Manager1|c_00_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux246~1_combout\ & (\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|c_00_value[11]~0_combout\);

-- Location: LCFF_X26_Y2_N25
\ADC_Manager1|c_00_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(10));

-- Location: LCFF_X25_Y4_N27
\ADC_Manager1|c_00_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(9));

-- Location: LCFF_X26_Y2_N19
\ADC_Manager1|c_00_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(8));

-- Location: LCFF_X26_Y2_N17
\ADC_Manager1|c_00_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(7));

-- Location: LCFF_X25_Y4_N17
\ADC_Manager1|c_00_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(4));

-- Location: LCFF_X25_Y4_N7
\ADC_Manager1|c_00_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(2));

-- Location: LCFF_X26_Y2_N13
\ADC_Manager1|c_00_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(1));

-- Location: LCFF_X25_Y3_N5
\ADC_Manager1|c_10_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(0));

-- Location: LCCOMB_X26_Y4_N8
\ADC_Manager1|LessThan11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan11~1_cout\);

-- Location: LCCOMB_X26_Y4_N10
\ADC_Manager1|LessThan11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan11~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_00_value\(1)) # (!\ADC_Manager1|LessThan11~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~1_cout\,
	cout => \ADC_Manager1|LessThan11~3_cout\);

-- Location: LCCOMB_X26_Y4_N12
\ADC_Manager1|LessThan11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan11~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan11~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~3_cout\,
	cout => \ADC_Manager1|LessThan11~5_cout\);

-- Location: LCCOMB_X26_Y4_N14
\ADC_Manager1|LessThan11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & ((!\ADC_Manager1|LessThan11~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_00_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan11~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~5_cout\,
	cout => \ADC_Manager1|LessThan11~7_cout\);

-- Location: LCCOMB_X26_Y4_N16
\ADC_Manager1|LessThan11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan11~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan11~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~7_cout\,
	cout => \ADC_Manager1|LessThan11~9_cout\);

-- Location: LCCOMB_X26_Y4_N18
\ADC_Manager1|LessThan11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & ((!\ADC_Manager1|LessThan11~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_00_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan11~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~9_cout\,
	cout => \ADC_Manager1|LessThan11~11_cout\);

-- Location: LCCOMB_X26_Y4_N20
\ADC_Manager1|LessThan11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & (\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan11~11_cout\)) # (!\ADC_Manager1|c_00_value\(6) & ((\ADC_Manager1|c_10_value\(6)) # (!\ADC_Manager1|LessThan11~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~11_cout\,
	cout => \ADC_Manager1|LessThan11~13_cout\);

-- Location: LCCOMB_X26_Y4_N22
\ADC_Manager1|LessThan11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan11~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan11~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~13_cout\,
	cout => \ADC_Manager1|LessThan11~15_cout\);

-- Location: LCCOMB_X26_Y4_N24
\ADC_Manager1|LessThan11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & ((!\ADC_Manager1|LessThan11~15_cout\) # (!\ADC_Manager1|c_00_value\(8)))) # (!\ADC_Manager1|c_10_value\(8) & (!\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan11~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~15_cout\,
	cout => \ADC_Manager1|LessThan11~17_cout\);

-- Location: LCCOMB_X26_Y4_N26
\ADC_Manager1|LessThan11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan11~17_cout\)) # (!\ADC_Manager1|c_10_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan11~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~17_cout\,
	cout => \ADC_Manager1|LessThan11~19_cout\);

-- Location: LCCOMB_X26_Y4_N28
\ADC_Manager1|LessThan11~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan11~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan11~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~19_cout\,
	cout => \ADC_Manager1|LessThan11~21_cout\);

-- Location: LCCOMB_X26_Y4_N30
\ADC_Manager1|LessThan11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan11~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan11~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan11~21_cout\,
	combout => \ADC_Manager1|LessThan11~22_combout\);

-- Location: LCCOMB_X15_Y7_N12
\ADC_Manager1|c_01_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (!\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_long_func_input[4][6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[4][6]~0_combout\,
	combout => \ADC_Manager1|c_01_value[11]~0_combout\);

-- Location: LCFF_X24_Y3_N25
\ADC_Manager1|c_01_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(11));

-- Location: LCFF_X26_Y2_N23
\ADC_Manager1|c_01_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(10));

-- Location: LCFF_X24_Y3_N9
\ADC_Manager1|c_01_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(9));

-- Location: LCFF_X24_Y3_N19
\ADC_Manager1|c_01_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(8));

-- Location: LCFF_X26_Y2_N15
\ADC_Manager1|c_01_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(1));

-- Location: LCCOMB_X24_Y3_N28
\ADC_Manager1|c_01_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[0]~feeder_combout\ = \corr_long|output_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(0),
	combout => \ADC_Manager1|c_01_value[0]~feeder_combout\);

-- Location: LCFF_X24_Y3_N29
\ADC_Manager1|c_01_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(0));

-- Location: LCCOMB_X27_Y3_N8
\ADC_Manager1|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan10~1_cout\);

-- Location: LCCOMB_X27_Y3_N10
\ADC_Manager1|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan10~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_01_value\(1)) # (!\ADC_Manager1|LessThan10~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~1_cout\,
	cout => \ADC_Manager1|LessThan10~3_cout\);

-- Location: LCCOMB_X27_Y3_N12
\ADC_Manager1|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & (\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan10~3_cout\)) # (!\ADC_Manager1|c_01_value\(2) & ((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan10~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~3_cout\,
	cout => \ADC_Manager1|LessThan10~5_cout\);

-- Location: LCCOMB_X27_Y3_N14
\ADC_Manager1|LessThan10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & ((!\ADC_Manager1|LessThan10~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_01_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan10~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~5_cout\,
	cout => \ADC_Manager1|LessThan10~7_cout\);

-- Location: LCCOMB_X27_Y3_N16
\ADC_Manager1|LessThan10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan10~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_10_value\(4)) # (!\ADC_Manager1|LessThan10~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~7_cout\,
	cout => \ADC_Manager1|LessThan10~9_cout\);

-- Location: LCCOMB_X27_Y3_N18
\ADC_Manager1|LessThan10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan10~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan10~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~9_cout\,
	cout => \ADC_Manager1|LessThan10~11_cout\);

-- Location: LCCOMB_X27_Y3_N20
\ADC_Manager1|LessThan10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan10~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_10_value\(6)) # (!\ADC_Manager1|LessThan10~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~11_cout\,
	cout => \ADC_Manager1|LessThan10~13_cout\);

-- Location: LCCOMB_X27_Y3_N22
\ADC_Manager1|LessThan10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & ((!\ADC_Manager1|LessThan10~13_cout\) # (!\ADC_Manager1|c_10_value\(7)))) # (!\ADC_Manager1|c_01_value\(7) & (!\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan10~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~13_cout\,
	cout => \ADC_Manager1|LessThan10~15_cout\);

-- Location: LCCOMB_X27_Y3_N24
\ADC_Manager1|LessThan10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & ((!\ADC_Manager1|LessThan10~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_10_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~15_cout\,
	cout => \ADC_Manager1|LessThan10~17_cout\);

-- Location: LCCOMB_X27_Y3_N26
\ADC_Manager1|LessThan10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan10~17_cout\)) # (!\ADC_Manager1|c_10_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan10~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~17_cout\,
	cout => \ADC_Manager1|LessThan10~19_cout\);

-- Location: LCCOMB_X27_Y3_N28
\ADC_Manager1|LessThan10~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan10~19_cout\) # (!\ADC_Manager1|c_01_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_01_value\(10) & 
-- !\ADC_Manager1|LessThan10~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~19_cout\,
	cout => \ADC_Manager1|LessThan10~21_cout\);

-- Location: LCCOMB_X27_Y3_N30
\ADC_Manager1|LessThan10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~22_combout\ = (\ADC_Manager1|c_10_value\(11) & ((\ADC_Manager1|LessThan10~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_10_value\(11) & (\ADC_Manager1|LessThan10~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan10~21_cout\,
	combout => \ADC_Manager1|LessThan10~22_combout\);

-- Location: LCCOMB_X26_Y3_N0
\ADC_Manager1|process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~2_combout\ = (\ADC_Manager1|LessThan12~22_combout\ & (\ADC_Manager1|LessThan11~22_combout\ & \ADC_Manager1|LessThan10~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan12~22_combout\,
	datac => \ADC_Manager1|LessThan11~22_combout\,
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|process_1~2_combout\);

-- Location: LCCOMB_X25_Y2_N4
\ADC_Manager1|c_00_value[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~feeder_combout\ = \corr_long|output_int\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(11),
	combout => \ADC_Manager1|c_00_value[11]~feeder_combout\);

-- Location: LCFF_X25_Y2_N5
\ADC_Manager1|c_00_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[11]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(11));

-- Location: LCFF_X25_Y4_N19
\ADC_Manager1|c_00_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(5));

-- Location: LCCOMB_X25_Y4_N4
\ADC_Manager1|c_00_value[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[3]~feeder_combout\ = \corr_long|output_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(3),
	combout => \ADC_Manager1|c_00_value[3]~feeder_combout\);

-- Location: LCFF_X25_Y4_N5
\ADC_Manager1|c_00_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[3]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(3));

-- Location: LCFF_X26_Y2_N1
\ADC_Manager1|c_00_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(0));

-- Location: LCCOMB_X27_Y4_N8
\ADC_Manager1|LessThan15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan15~1_cout\);

-- Location: LCCOMB_X27_Y4_N10
\ADC_Manager1|LessThan15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan15~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan15~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~1_cout\,
	cout => \ADC_Manager1|LessThan15~3_cout\);

-- Location: LCCOMB_X27_Y4_N12
\ADC_Manager1|LessThan15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan15~3_cout\) # (!\ADC_Manager1|c_10_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan15~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~3_cout\,
	cout => \ADC_Manager1|LessThan15~5_cout\);

-- Location: LCCOMB_X27_Y4_N14
\ADC_Manager1|LessThan15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan15~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan15~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~5_cout\,
	cout => \ADC_Manager1|LessThan15~7_cout\);

-- Location: LCCOMB_X27_Y4_N16
\ADC_Manager1|LessThan15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan15~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan15~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~7_cout\,
	cout => \ADC_Manager1|LessThan15~9_cout\);

-- Location: LCCOMB_X27_Y4_N18
\ADC_Manager1|LessThan15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan15~9_cout\) # (!\ADC_Manager1|c_00_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan15~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~9_cout\,
	cout => \ADC_Manager1|LessThan15~11_cout\);

-- Location: LCCOMB_X27_Y4_N20
\ADC_Manager1|LessThan15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & ((!\ADC_Manager1|LessThan15~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_00_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan15~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~11_cout\,
	cout => \ADC_Manager1|LessThan15~13_cout\);

-- Location: LCCOMB_X27_Y4_N22
\ADC_Manager1|LessThan15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan15~13_cout\)) # (!\ADC_Manager1|c_00_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan15~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~13_cout\,
	cout => \ADC_Manager1|LessThan15~15_cout\);

-- Location: LCCOMB_X27_Y4_N24
\ADC_Manager1|LessThan15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan15~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan15~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~15_cout\,
	cout => \ADC_Manager1|LessThan15~17_cout\);

-- Location: LCCOMB_X27_Y4_N26
\ADC_Manager1|LessThan15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan15~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan15~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~17_cout\,
	cout => \ADC_Manager1|LessThan15~19_cout\);

-- Location: LCCOMB_X27_Y4_N28
\ADC_Manager1|LessThan15~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan15~19_cout\)) # (!\ADC_Manager1|c_10_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan15~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~19_cout\,
	cout => \ADC_Manager1|LessThan15~21_cout\);

-- Location: LCCOMB_X27_Y4_N30
\ADC_Manager1|LessThan15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan15~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan15~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan15~21_cout\,
	combout => \ADC_Manager1|LessThan15~22_combout\);

-- Location: LCFF_X24_Y3_N11
\ADC_Manager1|c_11_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(11));

-- Location: LCFF_X24_Y3_N17
\ADC_Manager1|c_11_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(7));

-- Location: LCFF_X24_Y4_N25
\ADC_Manager1|c_11_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(6));

-- Location: LCFF_X24_Y3_N13
\ADC_Manager1|c_11_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(5));

-- Location: LCFF_X24_Y4_N15
\ADC_Manager1|c_11_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(3));

-- Location: LCCOMB_X25_Y4_N0
\ADC_Manager1|c_11_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[1]~feeder_combout\ = \corr_long|output_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(1),
	combout => \ADC_Manager1|c_11_value[1]~feeder_combout\);

-- Location: LCFF_X25_Y4_N1
\ADC_Manager1|c_11_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(1));

-- Location: LCCOMB_X25_Y2_N6
\ADC_Manager1|LessThan16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan16~1_cout\);

-- Location: LCCOMB_X25_Y2_N8
\ADC_Manager1|LessThan16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan16~1_cout\)) # (!\ADC_Manager1|c_00_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan16~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~1_cout\,
	cout => \ADC_Manager1|LessThan16~3_cout\);

-- Location: LCCOMB_X25_Y2_N10
\ADC_Manager1|LessThan16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & (\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan16~3_cout\)) # (!\ADC_Manager1|c_11_value\(2) & ((\ADC_Manager1|c_00_value\(2)) # (!\ADC_Manager1|LessThan16~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~3_cout\,
	cout => \ADC_Manager1|LessThan16~5_cout\);

-- Location: LCCOMB_X25_Y2_N12
\ADC_Manager1|LessThan16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan16~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan16~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~5_cout\,
	cout => \ADC_Manager1|LessThan16~7_cout\);

-- Location: LCCOMB_X25_Y2_N14
\ADC_Manager1|LessThan16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan16~7_cout\)) # (!\ADC_Manager1|c_11_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan16~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~7_cout\,
	cout => \ADC_Manager1|LessThan16~9_cout\);

-- Location: LCCOMB_X25_Y2_N16
\ADC_Manager1|LessThan16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan16~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan16~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~9_cout\,
	cout => \ADC_Manager1|LessThan16~11_cout\);

-- Location: LCCOMB_X25_Y2_N18
\ADC_Manager1|LessThan16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & ((!\ADC_Manager1|LessThan16~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_00_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan16~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~11_cout\,
	cout => \ADC_Manager1|LessThan16~13_cout\);

-- Location: LCCOMB_X25_Y2_N20
\ADC_Manager1|LessThan16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan16~13_cout\)) # (!\ADC_Manager1|c_00_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan16~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~13_cout\,
	cout => \ADC_Manager1|LessThan16~15_cout\);

-- Location: LCCOMB_X25_Y2_N22
\ADC_Manager1|LessThan16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan16~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_00_value\(8)) # (!\ADC_Manager1|LessThan16~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~15_cout\,
	cout => \ADC_Manager1|LessThan16~17_cout\);

-- Location: LCCOMB_X25_Y2_N24
\ADC_Manager1|LessThan16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan16~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan16~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~17_cout\,
	cout => \ADC_Manager1|LessThan16~19_cout\);

-- Location: LCCOMB_X25_Y2_N26
\ADC_Manager1|LessThan16~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & ((!\ADC_Manager1|LessThan16~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_00_value\(10) & (!\ADC_Manager1|c_11_value\(10) & 
-- !\ADC_Manager1|LessThan16~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~19_cout\,
	cout => \ADC_Manager1|LessThan16~21_cout\);

-- Location: LCCOMB_X25_Y2_N28
\ADC_Manager1|LessThan16~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan16~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan16~21_cout\ & !\ADC_Manager1|c_11_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan16~21_cout\,
	combout => \ADC_Manager1|LessThan16~22_combout\);

-- Location: LCCOMB_X26_Y2_N0
\ADC_Manager1|process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~1_combout\ = ((!\ADC_Manager1|LessThan16~22_combout\) # (!\ADC_Manager1|LessThan15~22_combout\)) # (!\ADC_Manager1|LessThan14~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan14~22_combout\,
	datab => \ADC_Manager1|LessThan15~22_combout\,
	datad => \ADC_Manager1|LessThan16~22_combout\,
	combout => \ADC_Manager1|process_1~1_combout\);

-- Location: LCCOMB_X25_Y6_N0
\ADC_Manager1|Mux213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux213~0_combout\ = (\ADC_Manager1|process_1~0_combout\) # ((!\ADC_Manager1|process_1~2_combout\ & \ADC_Manager1|process_1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|process_1~2_combout\,
	datad => \ADC_Manager1|process_1~1_combout\,
	combout => \ADC_Manager1|Mux213~0_combout\);

-- Location: LCFF_X25_Y4_N31
\ADC_Manager1|c_11_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(4));

-- Location: LCCOMB_X24_Y4_N26
\ADC_Manager1|LessThan21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~0_combout\ = (\ADC_Manager1|c_11_value\(2)) # ((\ADC_Manager1|c_11_value\(5)) # ((\ADC_Manager1|c_11_value\(3)) # (\ADC_Manager1|c_11_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_11_value\(5),
	datac => \ADC_Manager1|c_11_value\(3),
	datad => \ADC_Manager1|c_11_value\(4),
	combout => \ADC_Manager1|LessThan21~0_combout\);

-- Location: LCCOMB_X24_Y4_N28
\ADC_Manager1|LessThan21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~2_combout\ = (\ADC_Manager1|LessThan21~1_combout\) # ((\ADC_Manager1|c_11_value\(10)) # ((\ADC_Manager1|c_11_value\(11)) # (\ADC_Manager1|LessThan21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan21~1_combout\,
	datab => \ADC_Manager1|c_11_value\(10),
	datac => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|LessThan21~0_combout\,
	combout => \ADC_Manager1|LessThan21~2_combout\);

-- Location: LCFF_X25_Y4_N25
\ADC_Manager1|c_11_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(8));

-- Location: LCFF_X26_Y2_N11
\ADC_Manager1|c_01_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(7));

-- Location: LCFF_X24_Y3_N15
\ADC_Manager1|c_01_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(6));

-- Location: LCFF_X24_Y3_N1
\ADC_Manager1|c_01_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(5));

-- Location: LCFF_X25_Y3_N17
\ADC_Manager1|c_01_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(3));

-- Location: LCFF_X24_Y3_N3
\ADC_Manager1|c_01_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(2));

-- Location: LCCOMB_X24_Y3_N2
\ADC_Manager1|LessThan19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~1_cout\ = CARRY((!\ADC_Manager1|c_01_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan19~1_cout\);

-- Location: LCCOMB_X24_Y3_N4
\ADC_Manager1|LessThan19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan19~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan19~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~1_cout\,
	cout => \ADC_Manager1|LessThan19~3_cout\);

-- Location: LCCOMB_X24_Y3_N6
\ADC_Manager1|LessThan19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan19~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan19~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~3_cout\,
	cout => \ADC_Manager1|LessThan19~5_cout\);

-- Location: LCCOMB_X24_Y3_N8
\ADC_Manager1|LessThan19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan19~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan19~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~5_cout\,
	cout => \ADC_Manager1|LessThan19~7_cout\);

-- Location: LCCOMB_X24_Y3_N10
\ADC_Manager1|LessThan19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan19~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_11_value\(4)) # (!\ADC_Manager1|LessThan19~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~7_cout\,
	cout => \ADC_Manager1|LessThan19~9_cout\);

-- Location: LCCOMB_X24_Y3_N12
\ADC_Manager1|LessThan19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & (\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan19~9_cout\)) # (!\ADC_Manager1|c_11_value\(5) & ((\ADC_Manager1|c_01_value\(5)) # (!\ADC_Manager1|LessThan19~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~9_cout\,
	cout => \ADC_Manager1|LessThan19~11_cout\);

-- Location: LCCOMB_X24_Y3_N14
\ADC_Manager1|LessThan19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan19~11_cout\) # (!\ADC_Manager1|c_01_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan19~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~11_cout\,
	cout => \ADC_Manager1|LessThan19~13_cout\);

-- Location: LCCOMB_X24_Y3_N16
\ADC_Manager1|LessThan19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan19~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan19~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~13_cout\,
	cout => \ADC_Manager1|LessThan19~15_cout\);

-- Location: LCCOMB_X24_Y3_N18
\ADC_Manager1|LessThan19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan19~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan19~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~15_cout\,
	cout => \ADC_Manager1|LessThan19~17_cout\);

-- Location: LCCOMB_X24_Y3_N20
\ADC_Manager1|LessThan19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan19~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan19~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~17_cout\,
	cout => \ADC_Manager1|LessThan19~19_cout\);

-- Location: LCCOMB_X24_Y3_N22
\ADC_Manager1|LessThan19~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan19~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan19~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~19_cout\,
	cout => \ADC_Manager1|LessThan19~21_cout\);

-- Location: LCCOMB_X24_Y3_N24
\ADC_Manager1|LessThan19~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan19~21_cout\ & \ADC_Manager1|c_11_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan19~21_cout\) # (\ADC_Manager1|c_11_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan19~21_cout\,
	combout => \ADC_Manager1|LessThan19~22_combout\);

-- Location: LCFF_X24_Y3_N21
\ADC_Manager1|c_11_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(9));

-- Location: LCCOMB_X24_Y4_N0
\ADC_Manager1|LessThan18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan18~1_cout\);

-- Location: LCCOMB_X24_Y4_N2
\ADC_Manager1|LessThan18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan18~1_cout\)) # (!\ADC_Manager1|c_11_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan18~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~1_cout\,
	cout => \ADC_Manager1|LessThan18~3_cout\);

-- Location: LCCOMB_X24_Y4_N4
\ADC_Manager1|LessThan18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan18~3_cout\) # (!\ADC_Manager1|c_10_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan18~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~3_cout\,
	cout => \ADC_Manager1|LessThan18~5_cout\);

-- Location: LCCOMB_X24_Y4_N6
\ADC_Manager1|LessThan18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan18~5_cout\) # (!\ADC_Manager1|c_11_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan18~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~5_cout\,
	cout => \ADC_Manager1|LessThan18~7_cout\);

-- Location: LCCOMB_X24_Y4_N8
\ADC_Manager1|LessThan18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & (\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan18~7_cout\)) # (!\ADC_Manager1|c_10_value\(4) & ((\ADC_Manager1|c_11_value\(4)) # (!\ADC_Manager1|LessThan18~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~7_cout\,
	cout => \ADC_Manager1|LessThan18~9_cout\);

-- Location: LCCOMB_X24_Y4_N10
\ADC_Manager1|LessThan18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan18~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan18~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~9_cout\,
	cout => \ADC_Manager1|LessThan18~11_cout\);

-- Location: LCCOMB_X24_Y4_N12
\ADC_Manager1|LessThan18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan18~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan18~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~11_cout\,
	cout => \ADC_Manager1|LessThan18~13_cout\);

-- Location: LCCOMB_X24_Y4_N14
\ADC_Manager1|LessThan18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan18~13_cout\) # (!\ADC_Manager1|c_11_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan18~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~13_cout\,
	cout => \ADC_Manager1|LessThan18~15_cout\);

-- Location: LCCOMB_X24_Y4_N16
\ADC_Manager1|LessThan18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan18~15_cout\)) # (!\ADC_Manager1|c_10_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan18~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~15_cout\,
	cout => \ADC_Manager1|LessThan18~17_cout\);

-- Location: LCCOMB_X24_Y4_N18
\ADC_Manager1|LessThan18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan18~17_cout\) # (!\ADC_Manager1|c_11_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan18~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~17_cout\,
	cout => \ADC_Manager1|LessThan18~19_cout\);

-- Location: LCCOMB_X24_Y4_N20
\ADC_Manager1|LessThan18~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan18~19_cout\)) # (!\ADC_Manager1|c_10_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan18~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~19_cout\,
	cout => \ADC_Manager1|LessThan18~21_cout\);

-- Location: LCCOMB_X24_Y4_N22
\ADC_Manager1|LessThan18~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan18~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan18~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan18~21_cout\,
	combout => \ADC_Manager1|LessThan18~22_combout\);

-- Location: LCCOMB_X24_Y4_N30
\ADC_Manager1|data_buffer[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~6_combout\ = (\ADC_Manager1|LessThan20~22_combout\ & (\ADC_Manager1|LessThan21~2_combout\ & (\ADC_Manager1|LessThan19~22_combout\ & \ADC_Manager1|LessThan18~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan20~22_combout\,
	datab => \ADC_Manager1|LessThan21~2_combout\,
	datac => \ADC_Manager1|LessThan19~22_combout\,
	datad => \ADC_Manager1|LessThan18~22_combout\,
	combout => \ADC_Manager1|data_buffer[2]~6_combout\);

-- Location: LCCOMB_X26_Y4_N0
\ADC_Manager1|LessThan17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~0_combout\ = (\ADC_Manager1|c_00_value\(3)) # ((\ADC_Manager1|c_00_value\(4)) # ((\ADC_Manager1|c_00_value\(2)) # (\ADC_Manager1|c_00_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_00_value\(4),
	datac => \ADC_Manager1|c_00_value\(2),
	datad => \ADC_Manager1|c_00_value\(5),
	combout => \ADC_Manager1|LessThan17~0_combout\);

-- Location: LCFF_X25_Y4_N21
\ADC_Manager1|c_00_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(6));

-- Location: LCCOMB_X26_Y4_N6
\ADC_Manager1|LessThan17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~1_combout\ = (\ADC_Manager1|c_00_value\(7)) # ((\ADC_Manager1|c_00_value\(9)) # ((\ADC_Manager1|c_00_value\(6)) # (\ADC_Manager1|c_00_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_00_value\(9),
	datac => \ADC_Manager1|c_00_value\(6),
	datad => \ADC_Manager1|c_00_value\(8),
	combout => \ADC_Manager1|LessThan17~1_combout\);

-- Location: LCCOMB_X26_Y4_N4
\ADC_Manager1|LessThan17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~2_combout\ = (\ADC_Manager1|c_00_value\(11)) # ((\ADC_Manager1|LessThan17~0_combout\) # ((\ADC_Manager1|c_00_value\(10)) # (\ADC_Manager1|LessThan17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datab => \ADC_Manager1|LessThan17~0_combout\,
	datac => \ADC_Manager1|c_00_value\(10),
	datad => \ADC_Manager1|LessThan17~1_combout\,
	combout => \ADC_Manager1|LessThan17~2_combout\);

-- Location: LCCOMB_X25_Y6_N28
\ADC_Manager1|data_buffer[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~7_combout\ = (!\ADC_Manager1|process_1~2_combout\ & ((\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|data_buffer[2]~6_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|LessThan17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~1_combout\,
	datab => \ADC_Manager1|data_buffer[2]~6_combout\,
	datac => \ADC_Manager1|process_1~2_combout\,
	datad => \ADC_Manager1|LessThan17~2_combout\,
	combout => \ADC_Manager1|data_buffer[0]~7_combout\);

-- Location: LCCOMB_X26_Y3_N28
\ADC_Manager1|data_buffer[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~2_combout\ = (\ADC_Manager1|c_10_value\(5)) # ((\ADC_Manager1|c_10_value\(3)) # ((\ADC_Manager1|c_10_value\(6)) # (\ADC_Manager1|c_10_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_10_value\(3),
	datac => \ADC_Manager1|c_10_value\(6),
	datad => \ADC_Manager1|c_10_value\(4),
	combout => \ADC_Manager1|data_buffer[3]~2_combout\);

-- Location: LCCOMB_X25_Y3_N2
\ADC_Manager1|data_buffer[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~3_combout\ = (\ADC_Manager1|c_10_value\(7)) # (\ADC_Manager1|c_10_value\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_10_value\(7),
	datad => \ADC_Manager1|c_10_value\(8),
	combout => \ADC_Manager1|data_buffer[3]~3_combout\);

-- Location: LCCOMB_X25_Y3_N30
\ADC_Manager1|data_buffer[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~4_combout\ = (\ADC_Manager1|c_10_value\(10)) # ((\ADC_Manager1|c_10_value\(9)) # ((\ADC_Manager1|data_buffer[3]~3_combout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_10_value\(9),
	datac => \ADC_Manager1|data_buffer[3]~3_combout\,
	datad => \ADC_Manager1|c_10_value\(11),
	combout => \ADC_Manager1|data_buffer[3]~4_combout\);

-- Location: LCCOMB_X26_Y3_N26
\ADC_Manager1|data_buffer[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~1_combout\ = (\ADC_Manager1|c_10_value\(2)) # (((!\ADC_Manager1|LessThan10~22_combout\) # (!\ADC_Manager1|LessThan11~22_combout\)) # (!\ADC_Manager1|LessThan12~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|LessThan12~22_combout\,
	datac => \ADC_Manager1|LessThan11~22_combout\,
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|data_buffer[3]~1_combout\);

-- Location: LCCOMB_X26_Y3_N30
\ADC_Manager1|data_buffer[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~5_combout\ = (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|data_buffer[3]~2_combout\) # ((\ADC_Manager1|data_buffer[3]~4_combout\) # (\ADC_Manager1|data_buffer[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datab => \ADC_Manager1|data_buffer[3]~2_combout\,
	datac => \ADC_Manager1|data_buffer[3]~4_combout\,
	datad => \ADC_Manager1|data_buffer[3]~1_combout\,
	combout => \ADC_Manager1|data_buffer[3]~5_combout\);

-- Location: LCCOMB_X25_Y6_N30
\ADC_Manager1|data_buffer[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~8_combout\ = (\ADC_Manager1|data_counts[31]~32_combout\ & ((\ADC_Manager1|data_buffer[3]~0_combout\) # ((!\ADC_Manager1|data_buffer[0]~7_combout\ & \ADC_Manager1|data_buffer[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[3]~0_combout\,
	datab => \ADC_Manager1|data_buffer[0]~7_combout\,
	datac => \ADC_Manager1|data_counts[31]~32_combout\,
	datad => \ADC_Manager1|data_buffer[3]~5_combout\,
	combout => \ADC_Manager1|data_buffer[0]~8_combout\);

-- Location: LCFF_X25_Y6_N1
\ADC_Manager1|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux213~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(0));

-- Location: LCCOMB_X25_Y6_N18
\ADC_Manager1|Mux212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux212~0_combout\ = (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|process_1~2_combout\) # (\ADC_Manager1|process_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|process_1~2_combout\,
	datad => \ADC_Manager1|process_1~1_combout\,
	combout => \ADC_Manager1|Mux212~0_combout\);

-- Location: LCFF_X25_Y6_N19
\ADC_Manager1|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux212~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(1));

-- Location: LCFF_X25_Y3_N25
\ADC_Manager1|c_10_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(10));

-- Location: LCCOMB_X26_Y3_N2
\ADC_Manager1|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan6~1_cout\);

-- Location: LCCOMB_X26_Y3_N4
\ADC_Manager1|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan6~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~1_cout\,
	cout => \ADC_Manager1|LessThan6~3_cout\);

-- Location: LCCOMB_X26_Y3_N6
\ADC_Manager1|LessThan6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan6~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~3_cout\,
	cout => \ADC_Manager1|LessThan6~5_cout\);

-- Location: LCCOMB_X26_Y3_N8
\ADC_Manager1|LessThan6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan6~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_10_value\(3)) # (!\ADC_Manager1|LessThan6~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~5_cout\,
	cout => \ADC_Manager1|LessThan6~7_cout\);

-- Location: LCCOMB_X26_Y3_N10
\ADC_Manager1|LessThan6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan6~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~7_cout\,
	cout => \ADC_Manager1|LessThan6~9_cout\);

-- Location: LCCOMB_X26_Y3_N12
\ADC_Manager1|LessThan6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan6~9_cout\) # (!\ADC_Manager1|c_01_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~9_cout\,
	cout => \ADC_Manager1|LessThan6~11_cout\);

-- Location: LCCOMB_X26_Y3_N14
\ADC_Manager1|LessThan6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & (\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan6~11_cout\)) # (!\ADC_Manager1|c_10_value\(6) & ((\ADC_Manager1|c_01_value\(6)) # (!\ADC_Manager1|LessThan6~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~11_cout\,
	cout => \ADC_Manager1|LessThan6~13_cout\);

-- Location: LCCOMB_X26_Y3_N16
\ADC_Manager1|LessThan6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan6~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan6~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~13_cout\,
	cout => \ADC_Manager1|LessThan6~15_cout\);

-- Location: LCCOMB_X26_Y3_N18
\ADC_Manager1|LessThan6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan6~15_cout\)) # (!\ADC_Manager1|c_10_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~15_cout\,
	cout => \ADC_Manager1|LessThan6~17_cout\);

-- Location: LCCOMB_X26_Y3_N20
\ADC_Manager1|LessThan6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan6~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan6~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~17_cout\,
	cout => \ADC_Manager1|LessThan6~19_cout\);

-- Location: LCCOMB_X26_Y3_N22
\ADC_Manager1|LessThan6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan6~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan6~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~19_cout\,
	cout => \ADC_Manager1|LessThan6~21_cout\);

-- Location: LCCOMB_X26_Y3_N24
\ADC_Manager1|LessThan6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan6~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (!\ADC_Manager1|c_10_value\(11) & \ADC_Manager1|LessThan6~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datab => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan6~21_cout\,
	combout => \ADC_Manager1|LessThan6~22_combout\);

-- Location: LCCOMB_X26_Y2_N2
\ADC_Manager1|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan7~1_cout\);

-- Location: LCCOMB_X26_Y2_N4
\ADC_Manager1|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan7~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan7~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~1_cout\,
	cout => \ADC_Manager1|LessThan7~3_cout\);

-- Location: LCCOMB_X26_Y2_N6
\ADC_Manager1|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan7~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan7~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~3_cout\,
	cout => \ADC_Manager1|LessThan7~5_cout\);

-- Location: LCCOMB_X26_Y2_N8
\ADC_Manager1|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & ((!\ADC_Manager1|LessThan7~5_cout\) # (!\ADC_Manager1|c_01_value\(3)))) # (!\ADC_Manager1|c_00_value\(3) & (!\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan7~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~5_cout\,
	cout => \ADC_Manager1|LessThan7~7_cout\);

-- Location: LCCOMB_X26_Y2_N10
\ADC_Manager1|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan7~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~7_cout\,
	cout => \ADC_Manager1|LessThan7~9_cout\);

-- Location: LCCOMB_X26_Y2_N12
\ADC_Manager1|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & ((!\ADC_Manager1|LessThan7~9_cout\) # (!\ADC_Manager1|c_01_value\(5)))) # (!\ADC_Manager1|c_00_value\(5) & (!\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~9_cout\,
	cout => \ADC_Manager1|LessThan7~11_cout\);

-- Location: LCCOMB_X26_Y2_N14
\ADC_Manager1|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & (\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan7~11_cout\)) # (!\ADC_Manager1|c_00_value\(6) & ((\ADC_Manager1|c_01_value\(6)) # (!\ADC_Manager1|LessThan7~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~11_cout\,
	cout => \ADC_Manager1|LessThan7~13_cout\);

-- Location: LCCOMB_X26_Y2_N16
\ADC_Manager1|LessThan7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan7~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan7~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~13_cout\,
	cout => \ADC_Manager1|LessThan7~15_cout\);

-- Location: LCCOMB_X26_Y2_N18
\ADC_Manager1|LessThan7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan7~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan7~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~15_cout\,
	cout => \ADC_Manager1|LessThan7~17_cout\);

-- Location: LCCOMB_X26_Y2_N20
\ADC_Manager1|LessThan7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & ((!\ADC_Manager1|LessThan7~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_00_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan7~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~17_cout\,
	cout => \ADC_Manager1|LessThan7~19_cout\);

-- Location: LCCOMB_X26_Y2_N22
\ADC_Manager1|LessThan7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan7~19_cout\)) # (!\ADC_Manager1|c_00_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan7~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~19_cout\,
	cout => \ADC_Manager1|LessThan7~21_cout\);

-- Location: LCCOMB_X26_Y2_N24
\ADC_Manager1|LessThan7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan7~21_cout\ & \ADC_Manager1|c_01_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan7~21_cout\) # (\ADC_Manager1|c_01_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan7~21_cout\,
	combout => \ADC_Manager1|LessThan7~22_combout\);

-- Location: LCCOMB_X25_Y6_N26
\ADC_Manager1|data_buffer[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~10_combout\ = (!\ADC_Manager1|process_1~2_combout\ & (((!\ADC_Manager1|LessThan7~22_combout\) # (!\ADC_Manager1|LessThan6~22_combout\)) # (!\ADC_Manager1|LessThan8~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan8~22_combout\,
	datab => \ADC_Manager1|LessThan6~22_combout\,
	datac => \ADC_Manager1|process_1~2_combout\,
	datad => \ADC_Manager1|LessThan7~22_combout\,
	combout => \ADC_Manager1|data_buffer[2]~10_combout\);

-- Location: LCCOMB_X25_Y6_N4
\ADC_Manager1|data_buffer[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~11_combout\ = (\ADC_Manager1|data_buffer[2]~10_combout\ & ((\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|data_buffer[2]~6_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|LessThan17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~1_combout\,
	datab => \ADC_Manager1|data_buffer[2]~10_combout\,
	datac => \ADC_Manager1|data_buffer[2]~6_combout\,
	datad => \ADC_Manager1|LessThan17~2_combout\,
	combout => \ADC_Manager1|data_buffer[2]~11_combout\);

-- Location: LCCOMB_X25_Y6_N8
\ADC_Manager1|data_buffer[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~12_combout\ = (\ADC_Manager1|data_buffer\(2) & ((\ADC_Manager1|data_buffer[2]~9_combout\) # ((\ADC_Manager1|data_buffer\(0))))) # (!\ADC_Manager1|data_buffer\(2) & (((!\ADC_Manager1|data_buffer[2]~11_combout\ & 
-- \ADC_Manager1|data_buffer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~9_combout\,
	datab => \ADC_Manager1|data_buffer[2]~11_combout\,
	datac => \ADC_Manager1|data_buffer\(2),
	datad => \ADC_Manager1|data_buffer\(0),
	combout => \ADC_Manager1|data_buffer[2]~12_combout\);

-- Location: LCCOMB_X26_Y2_N30
\ADC_Manager1|LessThan9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~0_combout\ = (\ADC_Manager1|c_01_value\(4)) # ((\ADC_Manager1|c_01_value\(5)) # ((\ADC_Manager1|c_01_value\(3)) # (\ADC_Manager1|c_01_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_01_value\(5),
	datac => \ADC_Manager1|c_01_value\(3),
	datad => \ADC_Manager1|c_01_value\(2),
	combout => \ADC_Manager1|LessThan9~0_combout\);

-- Location: LCCOMB_X26_Y2_N28
\ADC_Manager1|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~1_combout\ = (\ADC_Manager1|c_01_value\(7)) # ((\ADC_Manager1|c_01_value\(8)) # ((\ADC_Manager1|c_01_value\(6)) # (\ADC_Manager1|c_01_value\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_01_value\(8),
	datac => \ADC_Manager1|c_01_value\(6),
	datad => \ADC_Manager1|c_01_value\(9),
	combout => \ADC_Manager1|LessThan9~1_combout\);

-- Location: LCCOMB_X26_Y2_N26
\ADC_Manager1|LessThan9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~2_combout\ = (\ADC_Manager1|c_01_value\(11)) # ((\ADC_Manager1|LessThan9~0_combout\) # ((\ADC_Manager1|LessThan9~1_combout\) # (\ADC_Manager1|c_01_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datab => \ADC_Manager1|LessThan9~0_combout\,
	datac => \ADC_Manager1|LessThan9~1_combout\,
	datad => \ADC_Manager1|c_01_value\(10),
	combout => \ADC_Manager1|LessThan9~2_combout\);

-- Location: LCCOMB_X25_Y6_N14
\ADC_Manager1|data_buffer[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~13_combout\ = (\ADC_Manager1|data_counts[31]~32_combout\ & ((\ADC_Manager1|data_buffer[3]~5_combout\) # ((\ADC_Manager1|process_1~0_combout\ & \ADC_Manager1|LessThan9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datab => \ADC_Manager1|data_counts[31]~32_combout\,
	datac => \ADC_Manager1|LessThan9~2_combout\,
	datad => \ADC_Manager1|data_buffer[3]~5_combout\,
	combout => \ADC_Manager1|data_buffer[3]~13_combout\);

-- Location: LCFF_X25_Y6_N9
\ADC_Manager1|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[2]~12_combout\,
	ena => \ADC_Manager1|data_buffer[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(2));

-- Location: LCCOMB_X25_Y6_N22
\ADC_Manager1|data_buffer[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~14_combout\ = (\ADC_Manager1|data_buffer\(3) & ((\ADC_Manager1|data_buffer[2]~9_combout\) # ((\ADC_Manager1|data_buffer\(1))))) # (!\ADC_Manager1|data_buffer\(3) & (((!\ADC_Manager1|data_buffer[2]~11_combout\ & 
-- \ADC_Manager1|data_buffer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~9_combout\,
	datab => \ADC_Manager1|data_buffer[2]~11_combout\,
	datac => \ADC_Manager1|data_buffer\(3),
	datad => \ADC_Manager1|data_buffer\(1),
	combout => \ADC_Manager1|data_buffer[3]~14_combout\);

-- Location: LCFF_X25_Y6_N23
\ADC_Manager1|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[3]~14_combout\,
	ena => \ADC_Manager1|data_buffer[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(3));

-- Location: LCCOMB_X25_Y6_N16
\ADC_Manager1|data_buffer[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~15_combout\ = (\ADC_Manager1|data_buffer\(4) & ((\ADC_Manager1|data_buffer[2]~9_combout\) # ((\ADC_Manager1|data_buffer\(2))))) # (!\ADC_Manager1|data_buffer\(4) & (((!\ADC_Manager1|data_buffer[2]~11_combout\ & 
-- \ADC_Manager1|data_buffer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~9_combout\,
	datab => \ADC_Manager1|data_buffer[2]~11_combout\,
	datac => \ADC_Manager1|data_buffer\(4),
	datad => \ADC_Manager1|data_buffer\(2),
	combout => \ADC_Manager1|data_buffer[4]~15_combout\);

-- Location: LCFF_X25_Y6_N17
\ADC_Manager1|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[4]~15_combout\,
	ena => \ADC_Manager1|data_buffer[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(4));

-- Location: LCCOMB_X25_Y6_N10
\ADC_Manager1|data_buffer[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[5]~16_combout\ = (\ADC_Manager1|data_buffer\(5) & ((\ADC_Manager1|data_buffer[2]~9_combout\) # ((\ADC_Manager1|data_buffer\(3))))) # (!\ADC_Manager1|data_buffer\(5) & (((!\ADC_Manager1|data_buffer[2]~11_combout\ & 
-- \ADC_Manager1|data_buffer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~9_combout\,
	datab => \ADC_Manager1|data_buffer[2]~11_combout\,
	datac => \ADC_Manager1|data_buffer\(5),
	datad => \ADC_Manager1|data_buffer\(3),
	combout => \ADC_Manager1|data_buffer[5]~16_combout\);

-- Location: LCFF_X25_Y6_N11
\ADC_Manager1|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[5]~16_combout\,
	ena => \ADC_Manager1|data_buffer[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(5));

-- Location: LCCOMB_X27_Y6_N30
\clock_divider1|counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~5_combout\ = (\clock_divider1|Add1~0_combout\ & (((\clock_divider1|counter\(0)) # (!\clock_divider1|counter\(2))) # (!\clock_divider1|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|Add1~0_combout\,
	datab => \clock_divider1|LessThan0~4_combout\,
	datac => \clock_divider1|counter\(0),
	datad => \clock_divider1|counter\(2),
	combout => \clock_divider1|counter~5_combout\);

-- Location: LCFF_X27_Y6_N31
\clock_divider1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(0));

-- Location: LCCOMB_X27_Y6_N22
\clock_divider1|counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~4_combout\ = (\clock_divider1|Add1~4_combout\ & (((\clock_divider1|counter\(0)) # (!\clock_divider1|counter\(2))) # (!\clock_divider1|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|Add1~4_combout\,
	datab => \clock_divider1|LessThan0~4_combout\,
	datac => \clock_divider1|counter\(2),
	datad => \clock_divider1|counter\(0),
	combout => \clock_divider1|counter~4_combout\);

-- Location: LCFF_X27_Y6_N23
\clock_divider1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(2));

-- Location: LCCOMB_X26_Y6_N2
\clock_divider1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~2_combout\ = (\clock_divider1|counter\(1) & (!\clock_divider1|Add1~1\)) # (!\clock_divider1|counter\(1) & ((\clock_divider1|Add1~1\) # (GND)))
-- \clock_divider1|Add1~3\ = CARRY((!\clock_divider1|Add1~1\) # (!\clock_divider1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(1),
	datad => VCC,
	cin => \clock_divider1|Add1~1\,
	combout => \clock_divider1|Add1~2_combout\,
	cout => \clock_divider1|Add1~3\);

-- Location: LCFF_X26_Y6_N3
\clock_divider1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(1));

-- Location: LCCOMB_X26_Y6_N6
\clock_divider1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~6_combout\ = (\clock_divider1|counter\(3) & (!\clock_divider1|Add1~5\)) # (!\clock_divider1|counter\(3) & ((\clock_divider1|Add1~5\) # (GND)))
-- \clock_divider1|Add1~7\ = CARRY((!\clock_divider1|Add1~5\) # (!\clock_divider1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(3),
	datad => VCC,
	cin => \clock_divider1|Add1~5\,
	combout => \clock_divider1|Add1~6_combout\,
	cout => \clock_divider1|Add1~7\);

-- Location: LCCOMB_X26_Y6_N8
\clock_divider1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~8_combout\ = (\clock_divider1|counter\(4) & (\clock_divider1|Add1~7\ $ (GND))) # (!\clock_divider1|counter\(4) & (!\clock_divider1|Add1~7\ & VCC))
-- \clock_divider1|Add1~9\ = CARRY((\clock_divider1|counter\(4) & !\clock_divider1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(4),
	datad => VCC,
	cin => \clock_divider1|Add1~7\,
	combout => \clock_divider1|Add1~8_combout\,
	cout => \clock_divider1|Add1~9\);

-- Location: LCFF_X26_Y6_N9
\clock_divider1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(4));

-- Location: LCCOMB_X26_Y6_N12
\clock_divider1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~12_combout\ = (\clock_divider1|counter\(6) & (\clock_divider1|Add1~11\ $ (GND))) # (!\clock_divider1|counter\(6) & (!\clock_divider1|Add1~11\ & VCC))
-- \clock_divider1|Add1~13\ = CARRY((\clock_divider1|counter\(6) & !\clock_divider1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(6),
	datad => VCC,
	cin => \clock_divider1|Add1~11\,
	combout => \clock_divider1|Add1~12_combout\,
	cout => \clock_divider1|Add1~13\);

-- Location: LCFF_X26_Y6_N13
\clock_divider1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(6));

-- Location: LCFF_X26_Y6_N7
\clock_divider1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(3));

-- Location: LCCOMB_X27_Y6_N2
\clock_divider1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~2_combout\ = (!\clock_divider1|counter\(5) & (!\clock_divider1|counter\(6) & (!\clock_divider1|counter\(3) & !\clock_divider1|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datab => \clock_divider1|counter\(6),
	datac => \clock_divider1|counter\(3),
	datad => \clock_divider1|counter\(4),
	combout => \clock_divider1|LessThan0~2_combout\);

-- Location: LCCOMB_X26_Y6_N14
\clock_divider1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~14_combout\ = (\clock_divider1|counter\(7) & (!\clock_divider1|Add1~13\)) # (!\clock_divider1|counter\(7) & ((\clock_divider1|Add1~13\) # (GND)))
-- \clock_divider1|Add1~15\ = CARRY((!\clock_divider1|Add1~13\) # (!\clock_divider1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(7),
	datad => VCC,
	cin => \clock_divider1|Add1~13\,
	combout => \clock_divider1|Add1~14_combout\,
	cout => \clock_divider1|Add1~15\);

-- Location: LCFF_X26_Y6_N15
\clock_divider1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(7));

-- Location: LCCOMB_X26_Y6_N16
\clock_divider1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~16_combout\ = (\clock_divider1|counter\(8) & (\clock_divider1|Add1~15\ $ (GND))) # (!\clock_divider1|counter\(8) & (!\clock_divider1|Add1~15\ & VCC))
-- \clock_divider1|Add1~17\ = CARRY((\clock_divider1|counter\(8) & !\clock_divider1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(8),
	datad => VCC,
	cin => \clock_divider1|Add1~15\,
	combout => \clock_divider1|Add1~16_combout\,
	cout => \clock_divider1|Add1~17\);

-- Location: LCCOMB_X26_Y6_N18
\clock_divider1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~18_combout\ = (\clock_divider1|counter\(9) & (!\clock_divider1|Add1~17\)) # (!\clock_divider1|counter\(9) & ((\clock_divider1|Add1~17\) # (GND)))
-- \clock_divider1|Add1~19\ = CARRY((!\clock_divider1|Add1~17\) # (!\clock_divider1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(9),
	datad => VCC,
	cin => \clock_divider1|Add1~17\,
	combout => \clock_divider1|Add1~18_combout\,
	cout => \clock_divider1|Add1~19\);

-- Location: LCFF_X26_Y6_N19
\clock_divider1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(9));

-- Location: LCCOMB_X26_Y6_N20
\clock_divider1|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~20_combout\ = (\clock_divider1|counter\(10) & (\clock_divider1|Add1~19\ $ (GND))) # (!\clock_divider1|counter\(10) & (!\clock_divider1|Add1~19\ & VCC))
-- \clock_divider1|Add1~21\ = CARRY((\clock_divider1|counter\(10) & !\clock_divider1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(10),
	datad => VCC,
	cin => \clock_divider1|Add1~19\,
	combout => \clock_divider1|Add1~20_combout\,
	cout => \clock_divider1|Add1~21\);

-- Location: LCFF_X26_Y6_N21
\clock_divider1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(10));

-- Location: LCFF_X26_Y6_N17
\clock_divider1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(8));

-- Location: LCCOMB_X27_Y6_N8
\clock_divider1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~1_combout\ = (!\clock_divider1|counter\(7) & (!\clock_divider1|counter\(9) & (!\clock_divider1|counter\(10) & !\clock_divider1|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(7),
	datab => \clock_divider1|counter\(9),
	datac => \clock_divider1|counter\(10),
	datad => \clock_divider1|counter\(8),
	combout => \clock_divider1|LessThan0~1_combout\);

-- Location: LCCOMB_X26_Y6_N22
\clock_divider1|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~22_combout\ = (\clock_divider1|counter\(11) & (!\clock_divider1|Add1~21\)) # (!\clock_divider1|counter\(11) & ((\clock_divider1|Add1~21\) # (GND)))
-- \clock_divider1|Add1~23\ = CARRY((!\clock_divider1|Add1~21\) # (!\clock_divider1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(11),
	datad => VCC,
	cin => \clock_divider1|Add1~21\,
	combout => \clock_divider1|Add1~22_combout\,
	cout => \clock_divider1|Add1~23\);

-- Location: LCFF_X26_Y6_N23
\clock_divider1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(11));

-- Location: LCCOMB_X26_Y6_N26
\clock_divider1|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~26_combout\ = (\clock_divider1|counter\(13) & (!\clock_divider1|Add1~25\)) # (!\clock_divider1|counter\(13) & ((\clock_divider1|Add1~25\) # (GND)))
-- \clock_divider1|Add1~27\ = CARRY((!\clock_divider1|Add1~25\) # (!\clock_divider1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(13),
	datad => VCC,
	cin => \clock_divider1|Add1~25\,
	combout => \clock_divider1|Add1~26_combout\,
	cout => \clock_divider1|Add1~27\);

-- Location: LCFF_X26_Y6_N27
\clock_divider1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(13));

-- Location: LCFF_X26_Y6_N29
\clock_divider1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(14));

-- Location: LCCOMB_X27_Y6_N26
\clock_divider1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~0_combout\ = (!\clock_divider1|counter\(12) & (!\clock_divider1|counter\(14) & (!\clock_divider1|counter\(13) & !\clock_divider1|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datab => \clock_divider1|counter\(14),
	datac => \clock_divider1|counter\(13),
	datad => \clock_divider1|counter\(11),
	combout => \clock_divider1|LessThan0~0_combout\);

-- Location: LCCOMB_X27_Y6_N0
\clock_divider1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~4_combout\ = (\clock_divider1|LessThan0~3_combout\ & (\clock_divider1|LessThan0~2_combout\ & (\clock_divider1|LessThan0~1_combout\ & \clock_divider1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~3_combout\,
	datab => \clock_divider1|LessThan0~2_combout\,
	datac => \clock_divider1|LessThan0~1_combout\,
	datad => \clock_divider1|LessThan0~0_combout\,
	combout => \clock_divider1|LessThan0~4_combout\);

-- Location: LCCOMB_X27_Y6_N16
\UART_Controller_1|uart_clk_divider|half_clock[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\);

-- Location: LCFF_X27_Y6_N17
\UART_Controller_1|uart_clk_divider|half_clock[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|half_clock\(6));

-- Location: LCCOMB_X27_Y6_N18
\clock_divider1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~5_combout\ = ((\clock_divider1|counter\(2)) # (!\UART_Controller_1|uart_clk_divider|half_clock\(6))) # (!\clock_divider1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|LessThan0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|half_clock\(6),
	datad => \clock_divider1|counter\(2),
	combout => \clock_divider1|LessThan0~5_combout\);

-- Location: LCCOMB_X27_Y6_N24
\clock_divider1|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|clock_out~feeder_combout\ = \clock_divider1|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|LessThan0~5_combout\,
	combout => \clock_divider1|clock_out~feeder_combout\);

-- Location: LCFF_X27_Y6_N25
\clock_divider1|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \clock_divider1|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|clock_out~regout\);

-- Location: LCCOMB_X24_Y7_N8
\UART_Controller_1|uart_tx_1|data_send[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N0
\UART_Controller_1|uart_clk_divider|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~0_combout\ = \UART_Controller_1|uart_clk_divider|counter\(0) $ (VCC)
-- \UART_Controller_1|uart_clk_divider|Add1~1\ = CARRY(\UART_Controller_1|uart_clk_divider|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~1\);

-- Location: LCFF_X21_Y5_N1
\UART_Controller_1|uart_clk_divider|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(0));

-- Location: LCCOMB_X21_Y5_N2
\UART_Controller_1|uart_clk_divider|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(1) & (!\UART_Controller_1|uart_clk_divider|Add1~1\)) # (!\UART_Controller_1|uart_clk_divider|counter\(1) & ((\UART_Controller_1|uart_clk_divider|Add1~1\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~3\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~1\) # (!\UART_Controller_1|uart_clk_divider|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~1\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~3\);

-- Location: LCFF_X21_Y5_N3
\UART_Controller_1|uart_clk_divider|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(1));

-- Location: LCCOMB_X21_Y5_N4
\UART_Controller_1|uart_clk_divider|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~4_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|Add1~3\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(2) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~3\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~5\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(2) & !\UART_Controller_1|uart_clk_divider|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~3\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~5\);

-- Location: LCFF_X21_Y5_N5
\UART_Controller_1|uart_clk_divider|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(2));

-- Location: LCCOMB_X21_Y5_N6
\UART_Controller_1|uart_clk_divider|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~6_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(3) & (!\UART_Controller_1|uart_clk_divider|Add1~5\)) # (!\UART_Controller_1|uart_clk_divider|counter\(3) & ((\UART_Controller_1|uart_clk_divider|Add1~5\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~7\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~5\) # (!\UART_Controller_1|uart_clk_divider|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~5\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~7\);

-- Location: LCCOMB_X21_Y5_N8
\UART_Controller_1|uart_clk_divider|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~8_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(4) & (\UART_Controller_1|uart_clk_divider|Add1~7\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(4) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~7\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~9\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(4) & !\UART_Controller_1|uart_clk_divider|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(4),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~7\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~9\);

-- Location: LCFF_X21_Y5_N9
\UART_Controller_1|uart_clk_divider|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(4));

-- Location: LCCOMB_X21_Y5_N14
\UART_Controller_1|uart_clk_divider|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~14_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(7) & (!\UART_Controller_1|uart_clk_divider|Add1~13\)) # (!\UART_Controller_1|uart_clk_divider|counter\(7) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~13\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~15\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~13\) # (!\UART_Controller_1|uart_clk_divider|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(7),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~13\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~15\);

-- Location: LCCOMB_X20_Y5_N16
\UART_Controller_1|uart_clk_divider|counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~1_combout\ = (!\UART_Controller_1|uart_clk_divider|Equal0~4_combout\ & \UART_Controller_1|uart_clk_divider|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~1_combout\);

-- Location: LCFF_X20_Y5_N17
\UART_Controller_1|uart_clk_divider|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(7));

-- Location: LCCOMB_X21_Y5_N16
\UART_Controller_1|uart_clk_divider|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~16_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(8) & (\UART_Controller_1|uart_clk_divider|Add1~15\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(8) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~15\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~17\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(8) & !\UART_Controller_1|uart_clk_divider|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(8),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~15\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~17\);

-- Location: LCCOMB_X21_Y5_N18
\UART_Controller_1|uart_clk_divider|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~18_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(9) & (!\UART_Controller_1|uart_clk_divider|Add1~17\)) # (!\UART_Controller_1|uart_clk_divider|counter\(9) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~17\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~19\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~17\) # (!\UART_Controller_1|uart_clk_divider|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(9),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~17\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~19\);

-- Location: LCFF_X21_Y5_N19
\UART_Controller_1|uart_clk_divider|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(9));

-- Location: LCCOMB_X21_Y5_N20
\UART_Controller_1|uart_clk_divider|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~20_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(10) & (\UART_Controller_1|uart_clk_divider|Add1~19\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~19\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~21\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~19\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~21\);

-- Location: LCCOMB_X21_Y5_N22
\UART_Controller_1|uart_clk_divider|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~22_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|Add1~21\)) # (!\UART_Controller_1|uart_clk_divider|counter\(11) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~21\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~23\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~21\) # (!\UART_Controller_1|uart_clk_divider|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~21\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~23\);

-- Location: LCFF_X21_Y5_N23
\UART_Controller_1|uart_clk_divider|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(11));

-- Location: LCCOMB_X21_Y5_N24
\UART_Controller_1|uart_clk_divider|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~24_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(12) & (\UART_Controller_1|uart_clk_divider|Add1~23\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(12) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~23\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~25\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(12) & !\UART_Controller_1|uart_clk_divider|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(12),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~23\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~25\);

-- Location: LCCOMB_X21_Y5_N26
\UART_Controller_1|uart_clk_divider|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~26_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|Add1~25\)) # (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~25\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~27\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~25\) # (!\UART_Controller_1|uart_clk_divider|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~25\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~27\);

-- Location: LCCOMB_X21_Y5_N28
\UART_Controller_1|uart_clk_divider|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~28_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(14) & (\UART_Controller_1|uart_clk_divider|Add1~27\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(14) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~27\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~29\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(14) & !\UART_Controller_1|uart_clk_divider|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(14),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~27\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~29\);

-- Location: LCFF_X21_Y5_N29
\UART_Controller_1|uart_clk_divider|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(14));

-- Location: LCCOMB_X21_Y5_N30
\UART_Controller_1|uart_clk_divider|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~30_combout\ = \UART_Controller_1|uart_clk_divider|Add1~29\ $ (\UART_Controller_1|uart_clk_divider|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	cin => \UART_Controller_1|uart_clk_divider|Add1~29\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~30_combout\);

-- Location: LCFF_X21_Y5_N31
\UART_Controller_1|uart_clk_divider|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(15));

-- Location: LCCOMB_X20_Y5_N26
\UART_Controller_1|uart_clk_divider|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|counter\(15) & (\UART_Controller_1|uart_clk_divider|half_clock\(6) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(13),
	datab => \UART_Controller_1|uart_clk_divider|counter\(15),
	datac => \UART_Controller_1|uart_clk_divider|half_clock\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(14),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\);

-- Location: LCFF_X21_Y5_N7
\UART_Controller_1|uart_clk_divider|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(3));

-- Location: LCCOMB_X20_Y5_N18
\UART_Controller_1|uart_clk_divider|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~3_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|counter\(3) & (\UART_Controller_1|uart_clk_divider|counter\(0) & 
-- \UART_Controller_1|uart_clk_divider|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(2),
	datab => \UART_Controller_1|uart_clk_divider|counter\(3),
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter\(1),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~3_combout\);

-- Location: LCCOMB_X20_Y5_N0
\UART_Controller_1|uart_clk_divider|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~0_combout\ = (!\UART_Controller_1|uart_clk_divider|Equal0~4_combout\ & \UART_Controller_1|uart_clk_divider|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~0_combout\);

-- Location: LCFF_X20_Y5_N1
\UART_Controller_1|uart_clk_divider|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(13));

-- Location: LCFF_X21_Y5_N25
\UART_Controller_1|uart_clk_divider|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(12));

-- Location: LCCOMB_X20_Y5_N8
\UART_Controller_1|uart_clk_divider|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(14) & (!\UART_Controller_1|uart_clk_divider|counter\(15) & (\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(14),
	datab => \UART_Controller_1|uart_clk_divider|counter\(15),
	datac => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => \UART_Controller_1|uart_clk_divider|counter\(12),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y5_N30
\UART_Controller_1|uart_clk_divider|counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~2_combout\ = (!\UART_Controller_1|uart_clk_divider|Equal0~4_combout\ & \UART_Controller_1|uart_clk_divider|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~2_combout\);

-- Location: LCFF_X20_Y5_N31
\UART_Controller_1|uart_clk_divider|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(8));

-- Location: LCCOMB_X20_Y5_N22
\UART_Controller_1|uart_clk_divider|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~1_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(11) & (\UART_Controller_1|uart_clk_divider|counter\(8) & (\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(11),
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datac => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => \UART_Controller_1|uart_clk_divider|counter\(9),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y5_N20
\UART_Controller_1|uart_clk_divider|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~4_combout\ = (\UART_Controller_1|uart_clk_divider|Equal0~2_combout\ & (\UART_Controller_1|uart_clk_divider|Equal0~3_combout\ & (\UART_Controller_1|uart_clk_divider|Equal0~0_combout\ & 
-- \UART_Controller_1|uart_clk_divider|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Equal0~2_combout\,
	datab => \UART_Controller_1|uart_clk_divider|Equal0~3_combout\,
	datac => \UART_Controller_1|uart_clk_divider|Equal0~0_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Equal0~1_combout\,
	combout => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\);

-- Location: LCCOMB_X20_Y5_N14
\UART_Controller_1|uart_clk_divider|counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~3_combout\ = (!\UART_Controller_1|uart_clk_divider|Equal0~4_combout\ & \UART_Controller_1|uart_clk_divider|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~3_combout\);

-- Location: LCFF_X20_Y5_N15
\UART_Controller_1|uart_clk_divider|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(10));

-- Location: LCCOMB_X20_Y5_N4
\UART_Controller_1|uart_clk_divider|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => \UART_Controller_1|uart_clk_divider|counter\(11),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\);

-- Location: LCCOMB_X20_Y5_N2
\UART_Controller_1|uart_clk_divider|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ = ((\UART_Controller_1|uart_clk_divider|counter\(12) & ((!\UART_Controller_1|uart_clk_divider|LessThan0~2_combout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~1_combout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\,
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\,
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(12),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\);

-- Location: LCFF_X1_Y6_N23
\UART_Controller_1|uart_clk_divider|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	sdata => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|clock_out~regout\);

-- Location: LCCOMB_X24_Y7_N28
\UART_Controller_1|uart_tx_1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~0_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (((!\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\)))) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~0_combout\);

-- Location: LCCOMB_X25_Y7_N30
\UART_Controller_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~0_combout\ = (!\UART_Controller_1|curr_state.reading_fifo2~regout\ & ((\UART_Controller_1|START_SEND_DATA~2_combout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|next_state.reading_fifo2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y7_N14
\UART_Controller_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~1_combout\ = (\UART_Controller_1|Selector2~0_combout\) # ((!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (\UART_Controller_1|next_state.reading_fifo2~regout\ & !\UART_Controller_1|curr_state.transmiting~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|Selector2~0_combout\,
	datac => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|Selector2~1_combout\);

-- Location: LCFF_X25_Y7_N15
\UART_Controller_1|next_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo2~regout\);

-- Location: LCFF_X25_Y7_N1
\UART_Controller_1|curr_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo2~regout\);

-- Location: LCCOMB_X25_Y7_N0
\UART_Controller_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~0_combout\ = ((\UART_Controller_1|curr_state.reading_fifo2~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.transmiting~regout\))) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y7_N16
\UART_Controller_1|uart_tx_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~0_combout\);

-- Location: LCFF_X25_Y7_N17
\UART_Controller_1|uart_tx_1|TX_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\);

-- Location: LCCOMB_X25_Y7_N26
\UART_Controller_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~1_combout\ = (\UART_Controller_1|curr_state.reading_fifo2~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\) # ((\UART_Controller_1|Selector3~0_combout\ & \UART_Controller_1|next_state.transmiting~regout\)))) # 
-- (!\UART_Controller_1|curr_state.reading_fifo2~regout\ & (\UART_Controller_1|Selector3~0_combout\ & (\UART_Controller_1|next_state.transmiting~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datab => \UART_Controller_1|Selector3~0_combout\,
	datac => \UART_Controller_1|next_state.transmiting~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector3~1_combout\);

-- Location: LCFF_X25_Y7_N27
\UART_Controller_1|next_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.transmiting~regout\);

-- Location: LCFF_X25_Y7_N3
\UART_Controller_1|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.transmiting~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.transmiting~regout\);

-- Location: LCCOMB_X25_Y7_N2
\UART_Controller_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~0_combout\ = ((\UART_Controller_1|curr_state.transmiting~regout\) # ((\UART_Controller_1|curr_state.reading_fifo2~regout\ & !\UART_Controller_1|uart_tx_1|TX_BUSY~regout\))) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector0~0_combout\);

-- Location: LCCOMB_X25_Y7_N20
\UART_Controller_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~1_combout\ = (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (((\UART_Controller_1|next_state.idle~regout\)) # (!\UART_Controller_1|Selector0~0_combout\))) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & 
-- (!\UART_Controller_1|curr_state.transmiting~regout\ & ((\UART_Controller_1|next_state.idle~regout\) # (!\UART_Controller_1|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|Selector0~0_combout\,
	datac => \UART_Controller_1|next_state.idle~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|Selector0~1_combout\);

-- Location: LCFF_X25_Y7_N21
\UART_Controller_1|next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.idle~regout\);

-- Location: LCFF_X25_Y7_N11
\UART_Controller_1|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.idle~regout\);

-- Location: LCCOMB_X25_Y7_N10
\UART_Controller_1|START_SEND_DATA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|START_SEND_DATA~2_combout\ = (\UART_Controller_1|curr_state.idle~regout\ & !\UART_Controller_1|curr_state.transmiting~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|curr_state.idle~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|START_SEND_DATA~2_combout\);

-- Location: LCCOMB_X25_Y7_N6
\UART_Controller_1|uart_tx_1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\) # ((\UART_Controller_1|START_SEND_DATA~2_combout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\) # (\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~0_combout\);

-- Location: LCCOMB_X25_Y7_N22
\UART_Controller_1|uart_tx_1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|Selector5~0_combout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|Selector5~0_combout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector5~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~1_combout\);

-- Location: LCFF_X25_Y7_N23
\UART_Controller_1|uart_tx_1|tx_next_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\);

-- Location: LCFF_X25_Y7_N7
\UART_Controller_1|uart_tx_1|tx_curr_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\);

-- Location: LCCOMB_X24_Y7_N26
\UART_Controller_1|uart_tx_1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~1_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (((!\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)))) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~1_combout\);

-- Location: LCCOMB_X25_Y7_N28
\UART_Controller_1|uart_tx_1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~2_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~2_combout\);

-- Location: LCFF_X25_Y7_N29
\UART_Controller_1|uart_tx_1|tx_next_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\);

-- Location: LCCOMB_X24_Y7_N14
\UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\);

-- Location: LCFF_X24_Y7_N15
\UART_Controller_1|uart_tx_1|tx_curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\);

-- Location: LCCOMB_X26_Y7_N10
\UART_Controller_1|uart_tx_1|data_index[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_index[1]~0_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_clk_divider|clock_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\);

-- Location: LCFF_X26_Y7_N11
\UART_Controller_1|uart_tx_1|data_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(0));

-- Location: LCCOMB_X26_Y7_N26
\UART_Controller_1|uart_tx_1|tx_next_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(1) & \UART_Controller_1|uart_tx_1|data_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\);

-- Location: LCCOMB_X26_Y7_N0
\UART_Controller_1|uart_tx_1|data_index[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ = ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~12_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\);

-- Location: LCCOMB_X26_Y7_N8
\UART_Controller_1|uart_tx_1|data_index[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ = (\UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(1) $ (\UART_Controller_1|uart_tx_1|data_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\);

-- Location: LCFF_X26_Y7_N9
\UART_Controller_1|uart_tx_1|data_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(1));

-- Location: LCCOMB_X26_Y7_N4
\UART_Controller_1|uart_tx_1|tx_next_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(1) & (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & \UART_Controller_1|uart_tx_1|data_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(2),
	datab => \UART_Controller_1|uart_tx_1|data_index\(1),
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\);

-- Location: LCCOMB_X25_Y7_N18
\UART_Controller_1|uart_tx_1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\)))) # (!\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector6~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~1_combout\);

-- Location: LCFF_X25_Y7_N19
\UART_Controller_1|uart_tx_1|tx_next_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\);

-- Location: LCCOMB_X24_Y7_N6
\UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\);

-- Location: LCFF_X24_Y7_N7
\UART_Controller_1|uart_tx_1|tx_curr_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\);

-- Location: LCCOMB_X25_Y7_N8
\UART_Controller_1|uart_tx_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\) # ((!\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & \UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector2~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~1_combout\);

-- Location: LCFF_X25_Y7_N9
\UART_Controller_1|uart_tx_1|tx_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\);

-- Location: LCFF_X25_Y7_N5
\UART_Controller_1|uart_tx_1|tx_curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\);

-- Location: LCCOMB_X25_Y7_N24
\UART_Controller_1|uart_tx_1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~2_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\) # ((!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & 
-- \UART_Controller_1|START_SEND_DATA~2_combout\)))) # (!\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector3~1_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~2_combout\);

-- Location: LCFF_X25_Y7_N25
\UART_Controller_1|uart_tx_1|tx_next_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\);

-- Location: LCCOMB_X24_Y7_N16
\UART_Controller_1|uart_tx_1|tx_curr_state.sync~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.sync~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~feeder_combout\);

-- Location: LCFF_X24_Y7_N17
\UART_Controller_1|uart_tx_1|tx_curr_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\);

-- Location: LCFF_X24_Y7_N9
\UART_Controller_1|uart_tx_1|data_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(3));

-- Location: LCFF_X24_Y7_N31
\UART_Controller_1|uart_tx_1|data_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(2));

-- Location: LCCOMB_X24_Y7_N12
\UART_Controller_1|uart_tx_1|data_send[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\);

-- Location: LCFF_X24_Y7_N13
\UART_Controller_1|uart_tx_1|data_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(1));

-- Location: LCFF_X24_Y7_N23
\UART_Controller_1|uart_tx_1|data_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(0));

-- Location: LCCOMB_X24_Y7_N22
\UART_Controller_1|uart_tx_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & ((\UART_Controller_1|uart_tx_1|data_send\(1)) # ((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(0) & !\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datab => \UART_Controller_1|uart_tx_1|data_send\(1),
	datac => \UART_Controller_1|uart_tx_1|data_send\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y7_N30
\UART_Controller_1|uart_tx_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~3_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(1) & ((\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & (\UART_Controller_1|uart_tx_1|data_send\(3))) # (!\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & 
-- ((\UART_Controller_1|uart_tx_1|data_send\(2)))))) # (!\UART_Controller_1|uart_tx_1|data_index\(1) & (((\UART_Controller_1|uart_tx_1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(1),
	datab => \UART_Controller_1|uart_tx_1|data_send\(3),
	datac => \UART_Controller_1|uart_tx_1|data_send\(2),
	datad => \UART_Controller_1|uart_tx_1|Mux0~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Mux0~3_combout\);

-- Location: LCCOMB_X26_Y7_N30
\UART_Controller_1|uart_tx_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Add0~0_combout\);

-- Location: LCCOMB_X26_Y7_N12
\UART_Controller_1|uart_tx_1|data_index[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ = (\UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(2))))) # (!\UART_Controller_1|uart_tx_1|data_index[1]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Add0~0_combout\ $ (\UART_Controller_1|uart_tx_1|data_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|data_index[1]~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\);

-- Location: LCFF_X26_Y7_N13
\UART_Controller_1|uart_tx_1|data_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(2));

-- Location: LCCOMB_X24_Y7_N18
\UART_Controller_1|uart_tx_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|Mux0~1_combout\)) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~1_combout\,
	datab => \UART_Controller_1|uart_tx_1|Mux0~3_combout\,
	datad => \UART_Controller_1|uart_tx_1|data_index\(2),
	combout => \UART_Controller_1|uart_tx_1|Selector0~0_combout\);

-- Location: LCCOMB_X24_Y7_N0
\UART_Controller_1|uart_tx_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Selector0~0_combout\)) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|Selector0~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~1_combout\);

-- Location: LCFF_X24_Y7_N1
\UART_Controller_1|uart_tx_1|TX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX~regout\);

-- Location: LCFF_X21_Y3_N7
\corr_long|output_int[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[12]~43_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(12));

-- Location: LCFF_X21_Y3_N13
\corr_long|output_int[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[15]~49_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(15));

-- Location: LCCOMB_X17_Y3_N10
\corr_long|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~26_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add5~25\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add5~25\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add5~25\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add5~25\) # (GND)))))
-- \corr_long|Add5~27\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add5~25\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add5~25\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add5~25\,
	combout => \corr_long|Add5~26_combout\,
	cout => \corr_long|Add5~27\);

-- Location: LCCOMB_X17_Y3_N16
\corr_long|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~32_combout\ = !\corr_long|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add5~31\,
	combout => \corr_long|Add5~32_combout\);

-- Location: LCCOMB_X17_Y1_N12
\corr_long|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~28_combout\ = ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add7~27\)))) # (GND)
-- \corr_long|Add7~29\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add7~27\))) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add7~27\,
	combout => \corr_long|Add7~28_combout\,
	cout => \corr_long|Add7~29\);

-- Location: LCCOMB_X18_Y3_N16
\corr_long|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~34_combout\ = \corr_long|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add6~33\,
	combout => \corr_long|Add6~34_combout\);

-- Location: LCCOMB_X13_Y3_N6
\corr_long|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~22_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add9~21\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add9~21\)))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add9~21\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add9~21\) # 
-- (GND)))))
-- \corr_long|Add9~23\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add9~21\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add9~21\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add9~21\,
	combout => \corr_long|Add9~22_combout\,
	cout => \corr_long|Add9~23\);

-- Location: LCCOMB_X13_Y3_N16
\corr_long|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~32_combout\ = !\corr_long|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add9~31\,
	combout => \corr_long|Add9~32_combout\);

-- Location: LCCOMB_X15_Y3_N8
\corr_long|Add11~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~24_combout\ = ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add11~23\)))) # (GND)
-- \corr_long|Add11~25\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add11~23\))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add11~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add11~23\,
	combout => \corr_long|Add11~24_combout\,
	cout => \corr_long|Add11~25\);

-- Location: LCCOMB_X15_Y3_N10
\corr_long|Add11~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~26_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add11~25\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add11~25\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add11~25\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add11~25\) # 
-- (GND)))))
-- \corr_long|Add11~27\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add11~25\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add11~25\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add11~25\,
	combout => \corr_long|Add11~26_combout\,
	cout => \corr_long|Add11~27\);

-- Location: LCCOMB_X15_Y3_N12
\corr_long|Add11~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~28_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add11~27\)))) # (GND)
-- \corr_long|Add11~29\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add11~27\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add11~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add11~27\,
	combout => \corr_long|Add11~28_combout\,
	cout => \corr_long|Add11~29\);

-- Location: LCCOMB_X14_Y3_N8
\corr_long|Add10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~26_combout\ = (\corr_long|Add9~26_combout\ & ((\corr_long|Add11~26_combout\ & (\corr_long|Add10~25\ & VCC)) # (!\corr_long|Add11~26_combout\ & (!\corr_long|Add10~25\)))) # (!\corr_long|Add9~26_combout\ & ((\corr_long|Add11~26_combout\ & 
-- (!\corr_long|Add10~25\)) # (!\corr_long|Add11~26_combout\ & ((\corr_long|Add10~25\) # (GND)))))
-- \corr_long|Add10~27\ = CARRY((\corr_long|Add9~26_combout\ & (!\corr_long|Add11~26_combout\ & !\corr_long|Add10~25\)) # (!\corr_long|Add9~26_combout\ & ((!\corr_long|Add10~25\) # (!\corr_long|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~26_combout\,
	datab => \corr_long|Add11~26_combout\,
	datad => VCC,
	cin => \corr_long|Add10~25\,
	combout => \corr_long|Add10~26_combout\,
	cout => \corr_long|Add10~27\);

-- Location: LCCOMB_X14_Y3_N10
\corr_long|Add10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~28_combout\ = ((\corr_long|Add9~28_combout\ $ (\corr_long|Add11~28_combout\ $ (!\corr_long|Add10~27\)))) # (GND)
-- \corr_long|Add10~29\ = CARRY((\corr_long|Add9~28_combout\ & ((\corr_long|Add11~28_combout\) # (!\corr_long|Add10~27\))) # (!\corr_long|Add9~28_combout\ & (\corr_long|Add11~28_combout\ & !\corr_long|Add10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~28_combout\,
	datab => \corr_long|Add11~28_combout\,
	datad => VCC,
	cin => \corr_long|Add10~27\,
	combout => \corr_long|Add10~28_combout\,
	cout => \corr_long|Add10~29\);

-- Location: LCCOMB_X14_Y3_N12
\corr_long|Add10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~30_combout\ = (\corr_long|Add9~30_combout\ & ((\corr_long|Add11~30_combout\ & (\corr_long|Add10~29\ & VCC)) # (!\corr_long|Add11~30_combout\ & (!\corr_long|Add10~29\)))) # (!\corr_long|Add9~30_combout\ & ((\corr_long|Add11~30_combout\ & 
-- (!\corr_long|Add10~29\)) # (!\corr_long|Add11~30_combout\ & ((\corr_long|Add10~29\) # (GND)))))
-- \corr_long|Add10~31\ = CARRY((\corr_long|Add9~30_combout\ & (!\corr_long|Add11~30_combout\ & !\corr_long|Add10~29\)) # (!\corr_long|Add9~30_combout\ & ((!\corr_long|Add10~29\) # (!\corr_long|Add11~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~30_combout\,
	datab => \corr_long|Add11~30_combout\,
	datad => VCC,
	cin => \corr_long|Add10~29\,
	combout => \corr_long|Add10~30_combout\,
	cout => \corr_long|Add10~31\);

-- Location: LCCOMB_X15_Y5_N4
\corr_long|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~20_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add3~19\)))) # (GND)
-- \corr_long|Add3~21\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add3~19\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add3~19\,
	combout => \corr_long|Add3~20_combout\,
	cout => \corr_long|Add3~21\);

-- Location: LCCOMB_X15_Y5_N10
\corr_long|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~26_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add3~25\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add3~25\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add3~25\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add3~25\) # (GND)))))
-- \corr_long|Add3~27\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add3~25\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add3~25\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add3~25\,
	combout => \corr_long|Add3~26_combout\,
	cout => \corr_long|Add3~27\);

-- Location: LCCOMB_X15_Y5_N12
\corr_long|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~28_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add3~27\)))) # (GND)
-- \corr_long|Add3~29\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add3~27\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add3~27\,
	combout => \corr_long|Add3~28_combout\,
	cout => \corr_long|Add3~29\);

-- Location: LCCOMB_X15_Y5_N14
\corr_long|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~30_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add3~29\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add3~29\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add3~29\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add3~29\) # (GND)))))
-- \corr_long|Add3~31\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add3~29\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add3~29\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add3~29\,
	combout => \corr_long|Add3~30_combout\,
	cout => \corr_long|Add3~31\);

-- Location: LCCOMB_X15_Y5_N16
\corr_long|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~32_combout\ = !\corr_long|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add3~31\,
	combout => \corr_long|Add3~32_combout\);

-- Location: LCCOMB_X17_Y9_N0
\corr_long|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~16_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add1~15\)))) # (GND)
-- \corr_long|Add1~17\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add1~15\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add1~15\,
	combout => \corr_long|Add1~16_combout\,
	cout => \corr_long|Add1~17\);

-- Location: LCCOMB_X17_Y9_N4
\corr_long|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~20_combout\ = ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add1~19\)))) # (GND)
-- \corr_long|Add1~21\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add1~19\))) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add1~19\,
	combout => \corr_long|Add1~20_combout\,
	cout => \corr_long|Add1~21\);

-- Location: LCCOMB_X17_Y9_N6
\corr_long|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~22_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add1~21\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add1~21\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add1~21\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add1~21\) # (GND)))))
-- \corr_long|Add1~23\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add1~21\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add1~21\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add1~21\,
	combout => \corr_long|Add1~22_combout\,
	cout => \corr_long|Add1~23\);

-- Location: LCCOMB_X17_Y9_N8
\corr_long|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~24_combout\ = ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add1~23\)))) # (GND)
-- \corr_long|Add1~25\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add1~23\))) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add1~23\,
	combout => \corr_long|Add1~24_combout\,
	cout => \corr_long|Add1~25\);

-- Location: LCCOMB_X17_Y5_N2
\corr_long|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~18_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add0~17\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add0~17\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add0~17\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add0~17\) # (GND)))))
-- \corr_long|Add0~19\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add0~17\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add0~17\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add0~17\,
	combout => \corr_long|Add0~18_combout\,
	cout => \corr_long|Add0~19\);

-- Location: LCCOMB_X18_Y5_N4
\corr_long|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~22_combout\ = (\corr_long|Add0~22_combout\ & ((\corr_long|Add1~22_combout\ & (\corr_long|Add2~21\ & VCC)) # (!\corr_long|Add1~22_combout\ & (!\corr_long|Add2~21\)))) # (!\corr_long|Add0~22_combout\ & ((\corr_long|Add1~22_combout\ & 
-- (!\corr_long|Add2~21\)) # (!\corr_long|Add1~22_combout\ & ((\corr_long|Add2~21\) # (GND)))))
-- \corr_long|Add2~23\ = CARRY((\corr_long|Add0~22_combout\ & (!\corr_long|Add1~22_combout\ & !\corr_long|Add2~21\)) # (!\corr_long|Add0~22_combout\ & ((!\corr_long|Add2~21\) # (!\corr_long|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~22_combout\,
	datab => \corr_long|Add1~22_combout\,
	datad => VCC,
	cin => \corr_long|Add2~21\,
	combout => \corr_long|Add2~22_combout\,
	cout => \corr_long|Add2~23\);

-- Location: LCCOMB_X18_Y5_N6
\corr_long|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~24_combout\ = ((\corr_long|Add0~24_combout\ $ (\corr_long|Add1~24_combout\ $ (!\corr_long|Add2~23\)))) # (GND)
-- \corr_long|Add2~25\ = CARRY((\corr_long|Add0~24_combout\ & ((\corr_long|Add1~24_combout\) # (!\corr_long|Add2~23\))) # (!\corr_long|Add0~24_combout\ & (\corr_long|Add1~24_combout\ & !\corr_long|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~24_combout\,
	datab => \corr_long|Add1~24_combout\,
	datad => VCC,
	cin => \corr_long|Add2~23\,
	combout => \corr_long|Add2~24_combout\,
	cout => \corr_long|Add2~25\);

-- Location: LCCOMB_X19_Y5_N8
\corr_long|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~26_combout\ = (\corr_long|Add2~26_combout\ & ((\corr_long|Add3~26_combout\ & (\corr_long|Add4~25\ & VCC)) # (!\corr_long|Add3~26_combout\ & (!\corr_long|Add4~25\)))) # (!\corr_long|Add2~26_combout\ & ((\corr_long|Add3~26_combout\ & 
-- (!\corr_long|Add4~25\)) # (!\corr_long|Add3~26_combout\ & ((\corr_long|Add4~25\) # (GND)))))
-- \corr_long|Add4~27\ = CARRY((\corr_long|Add2~26_combout\ & (!\corr_long|Add3~26_combout\ & !\corr_long|Add4~25\)) # (!\corr_long|Add2~26_combout\ & ((!\corr_long|Add4~25\) # (!\corr_long|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~26_combout\,
	datab => \corr_long|Add3~26_combout\,
	datad => VCC,
	cin => \corr_long|Add4~25\,
	combout => \corr_long|Add4~26_combout\,
	cout => \corr_long|Add4~27\);

-- Location: LCCOMB_X19_Y5_N10
\corr_long|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~28_combout\ = ((\corr_long|Add2~28_combout\ $ (\corr_long|Add3~28_combout\ $ (!\corr_long|Add4~27\)))) # (GND)
-- \corr_long|Add4~29\ = CARRY((\corr_long|Add2~28_combout\ & ((\corr_long|Add3~28_combout\) # (!\corr_long|Add4~27\))) # (!\corr_long|Add2~28_combout\ & (\corr_long|Add3~28_combout\ & !\corr_long|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~28_combout\,
	datab => \corr_long|Add3~28_combout\,
	datad => VCC,
	cin => \corr_long|Add4~27\,
	combout => \corr_long|Add4~28_combout\,
	cout => \corr_long|Add4~29\);

-- Location: LCCOMB_X19_Y5_N12
\corr_long|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~30_combout\ = (\corr_long|Add2~30_combout\ & ((\corr_long|Add3~30_combout\ & (\corr_long|Add4~29\ & VCC)) # (!\corr_long|Add3~30_combout\ & (!\corr_long|Add4~29\)))) # (!\corr_long|Add2~30_combout\ & ((\corr_long|Add3~30_combout\ & 
-- (!\corr_long|Add4~29\)) # (!\corr_long|Add3~30_combout\ & ((\corr_long|Add4~29\) # (GND)))))
-- \corr_long|Add4~31\ = CARRY((\corr_long|Add2~30_combout\ & (!\corr_long|Add3~30_combout\ & !\corr_long|Add4~29\)) # (!\corr_long|Add2~30_combout\ & ((!\corr_long|Add4~29\) # (!\corr_long|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~30_combout\,
	datab => \corr_long|Add3~30_combout\,
	datad => VCC,
	cin => \corr_long|Add4~29\,
	combout => \corr_long|Add4~30_combout\,
	cout => \corr_long|Add4~31\);

-- Location: LCCOMB_X19_Y5_N14
\corr_long|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~32_combout\ = ((\corr_long|Add2~32_combout\ $ (\corr_long|Add3~32_combout\ $ (!\corr_long|Add4~31\)))) # (GND)
-- \corr_long|Add4~33\ = CARRY((\corr_long|Add2~32_combout\ & ((\corr_long|Add3~32_combout\) # (!\corr_long|Add4~31\))) # (!\corr_long|Add2~32_combout\ & (\corr_long|Add3~32_combout\ & !\corr_long|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~32_combout\,
	datab => \corr_long|Add3~32_combout\,
	datad => VCC,
	cin => \corr_long|Add4~31\,
	combout => \corr_long|Add4~32_combout\,
	cout => \corr_long|Add4~33\);

-- Location: LCCOMB_X20_Y3_N16
\corr_long|Add12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~34_combout\ = (\corr_long|Add4~34_combout\ & ((\corr_long|Add8~34_combout\ & (\corr_long|Add12~33\ & VCC)) # (!\corr_long|Add8~34_combout\ & (!\corr_long|Add12~33\)))) # (!\corr_long|Add4~34_combout\ & ((\corr_long|Add8~34_combout\ & 
-- (!\corr_long|Add12~33\)) # (!\corr_long|Add8~34_combout\ & ((\corr_long|Add12~33\) # (GND)))))
-- \corr_long|Add12~35\ = CARRY((\corr_long|Add4~34_combout\ & (!\corr_long|Add8~34_combout\ & !\corr_long|Add12~33\)) # (!\corr_long|Add4~34_combout\ & ((!\corr_long|Add12~33\) # (!\corr_long|Add8~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~34_combout\,
	datab => \corr_long|Add8~34_combout\,
	datad => VCC,
	cin => \corr_long|Add12~33\,
	combout => \corr_long|Add12~34_combout\,
	cout => \corr_long|Add12~35\);

-- Location: LCCOMB_X21_Y3_N16
\corr_long|output_int[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[17]~53_combout\ = (\corr_long|Add12~34_combout\ & (!\corr_long|output_int[16]~52\)) # (!\corr_long|Add12~34_combout\ & ((\corr_long|output_int[16]~52\) # (GND)))
-- \corr_long|output_int[17]~54\ = CARRY((!\corr_long|output_int[16]~52\) # (!\corr_long|Add12~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|Add12~34_combout\,
	datad => VCC,
	cin => \corr_long|output_int[16]~52\,
	combout => \corr_long|output_int[17]~53_combout\,
	cout => \corr_long|output_int[17]~54\);

-- Location: LCFF_X21_Y3_N17
\corr_long|output_int[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[17]~53_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(17));

-- Location: LCCOMB_X17_Y9_N12
\corr_long|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~28_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add1~27\)))) # (GND)
-- \corr_long|Add1~29\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add1~27\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add1~27\,
	combout => \corr_long|Add1~28_combout\,
	cout => \corr_long|Add1~29\);

-- Location: LCCOMB_X17_Y9_N16
\corr_long|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~32_combout\ = !\corr_long|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add1~31\,
	combout => \corr_long|Add1~32_combout\);

-- Location: LCCOMB_X17_Y5_N10
\corr_long|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~26_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add0~25\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add0~25\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add0~25\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add0~25\) # (GND)))))
-- \corr_long|Add0~27\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add0~25\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add0~25\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add0~25\,
	combout => \corr_long|Add0~26_combout\,
	cout => \corr_long|Add0~27\);

-- Location: LCCOMB_X18_Y5_N16
\corr_long|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~34_combout\ = \corr_long|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add2~33\,
	combout => \corr_long|Add2~34_combout\);

-- Location: LCCOMB_X19_Y5_N18
\corr_long|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~36_combout\ = !\corr_long|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add4~35\,
	combout => \corr_long|Add4~36_combout\);

-- Location: LCCOMB_X20_Y3_N18
\corr_long|Add12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~36_combout\ = \corr_long|Add8~36_combout\ $ (\corr_long|Add4~36_combout\ $ (!\corr_long|Add12~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~36_combout\,
	datab => \corr_long|Add4~36_combout\,
	cin => \corr_long|Add12~35\,
	combout => \corr_long|Add12~36_combout\);

-- Location: LCCOMB_X21_Y3_N18
\corr_long|output_int[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int[18]~55_combout\ = \corr_long|output_int[17]~54\ $ (!\corr_long|Add12~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|Add12~36_combout\,
	cin => \corr_long|output_int[17]~54\,
	combout => \corr_long|output_int[18]~55_combout\);

-- Location: LCFF_X21_Y3_N19
\corr_long|output_int[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int[18]~55_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(18));

-- Location: LCCOMB_X22_Y12_N12
\ADC_Manager1|Selector405~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector405~0_combout\ = (\ADC_Manager1|c_preamb_func[49][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[49][0]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector405~0_combout\);

-- Location: LCCOMB_X22_Y12_N24
\ADC_Manager1|Selector405~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector405~1_combout\ = (\ADC_Manager1|main_state.waiting_preambule~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector405~1_combout\);

-- Location: LCFF_X22_Y12_N13
\ADC_Manager1|c_long_func_input[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector405~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][0]~regout\);

-- Location: LCCOMB_X22_Y11_N6
\ADC_Manager1|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~3_combout\ = (\ADC_Manager1|Decoder0~0_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~0_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~3_combout\);

-- Location: LCFF_X22_Y12_N27
\ADC_Manager1|c_preamb_func[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][1]~regout\);

-- Location: LCCOMB_X22_Y12_N10
\ADC_Manager1|Selector404~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector404~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][1]~regout\,
	combout => \ADC_Manager1|Selector404~0_combout\);

-- Location: LCFF_X22_Y12_N11
\ADC_Manager1|c_long_func_input[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector404~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][1]~regout\);

-- Location: LCFF_X22_Y12_N29
\ADC_Manager1|c_preamb_func[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][2]~regout\);

-- Location: LCCOMB_X22_Y12_N20
\ADC_Manager1|Selector403~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector403~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][2]~regout\,
	combout => \ADC_Manager1|Selector403~0_combout\);

-- Location: LCFF_X22_Y12_N21
\ADC_Manager1|c_long_func_input[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector403~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][2]~regout\);

-- Location: LCFF_X22_Y12_N7
\ADC_Manager1|c_preamb_func[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][3]~regout\);

-- Location: LCCOMB_X22_Y12_N2
\ADC_Manager1|Selector402~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector402~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][3]~regout\,
	combout => \ADC_Manager1|Selector402~0_combout\);

-- Location: LCFF_X22_Y12_N3
\ADC_Manager1|c_long_func_input[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector402~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][3]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\ADC_Manager1|Selector401~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector401~0_combout\ = (\ADC_Manager1|c_preamb_func[49][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[49][4]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector401~0_combout\);

-- Location: LCFF_X22_Y12_N1
\ADC_Manager1|c_long_func_input[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector401~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][4]~regout\);

-- Location: LCFF_X22_Y12_N31
\ADC_Manager1|c_preamb_func[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][5]~regout\);

-- Location: LCCOMB_X22_Y12_N18
\ADC_Manager1|Selector400~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector400~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][5]~regout\,
	combout => \ADC_Manager1|Selector400~0_combout\);

-- Location: LCFF_X22_Y12_N19
\ADC_Manager1|c_long_func_input[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector400~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][5]~regout\);

-- Location: LCCOMB_X22_Y12_N4
\ADC_Manager1|c_preamb_func[49][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\);

-- Location: LCFF_X22_Y12_N5
\ADC_Manager1|c_preamb_func[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][6]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\ADC_Manager1|Selector399~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector399~0_combout\ = (\ADC_Manager1|c_preamb_func[49][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[49][6]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector399~0_combout\);

-- Location: LCFF_X22_Y12_N9
\ADC_Manager1|c_long_func_input[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector399~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][6]~regout\);

-- Location: LCFF_X22_Y12_N23
\ADC_Manager1|c_preamb_func[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][7]~regout\);

-- Location: LCCOMB_X22_Y12_N14
\ADC_Manager1|Selector398~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector398~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][7]~regout\,
	combout => \ADC_Manager1|Selector398~0_combout\);

-- Location: LCFF_X22_Y12_N15
\ADC_Manager1|c_long_func_input[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector398~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][7]~regout\);

-- Location: LCCOMB_X17_Y12_N12
\ADC_Manager1|c_preamb_func[48][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N2
\ADC_Manager1|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~4_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|Decoder0~2_combout\,
	combout => \ADC_Manager1|Decoder0~4_combout\);

-- Location: LCFF_X17_Y12_N13
\ADC_Manager1|c_preamb_func[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][0]~regout\);

-- Location: LCCOMB_X17_Y12_N20
\ADC_Manager1|Selector397~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector397~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][0]~regout\,
	combout => \ADC_Manager1|Selector397~0_combout\);

-- Location: LCFF_X17_Y12_N21
\ADC_Manager1|c_long_func_input[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector397~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][0]~regout\);

-- Location: LCCOMB_X17_Y12_N26
\ADC_Manager1|c_preamb_func[48][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[48][1]~feeder_combout\);

-- Location: LCFF_X17_Y12_N27
\ADC_Manager1|c_preamb_func[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][1]~regout\);

-- Location: LCCOMB_X17_Y12_N6
\ADC_Manager1|Selector396~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector396~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][1]~regout\,
	combout => \ADC_Manager1|Selector396~0_combout\);

-- Location: LCFF_X17_Y12_N7
\ADC_Manager1|c_long_func_input[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector396~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][1]~regout\);

-- Location: LCFF_X17_Y12_N17
\ADC_Manager1|c_preamb_func[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][2]~regout\);

-- Location: LCCOMB_X17_Y12_N28
\ADC_Manager1|Selector395~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector395~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[48][2]~regout\,
	combout => \ADC_Manager1|Selector395~0_combout\);

-- Location: LCFF_X17_Y12_N29
\ADC_Manager1|c_long_func_input[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector395~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][2]~regout\);

-- Location: LCCOMB_X17_Y12_N22
\ADC_Manager1|c_preamb_func[48][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_preamb_func[48][3]~feeder_combout\);

-- Location: LCFF_X17_Y12_N23
\ADC_Manager1|c_preamb_func[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][3]~regout\);

-- Location: LCCOMB_X17_Y12_N14
\ADC_Manager1|Selector394~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector394~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][3]~regout\,
	combout => \ADC_Manager1|Selector394~0_combout\);

-- Location: LCFF_X17_Y12_N15
\ADC_Manager1|c_long_func_input[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector394~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][3]~regout\);

-- Location: LCCOMB_X17_Y12_N24
\ADC_Manager1|c_preamb_func[48][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\);

-- Location: LCFF_X17_Y12_N25
\ADC_Manager1|c_preamb_func[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][4]~regout\);

-- Location: LCCOMB_X17_Y12_N0
\ADC_Manager1|Selector393~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector393~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[48][4]~regout\,
	combout => \ADC_Manager1|Selector393~0_combout\);

-- Location: LCFF_X17_Y12_N1
\ADC_Manager1|c_long_func_input[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector393~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][4]~regout\);

-- Location: LCFF_X17_Y12_N31
\ADC_Manager1|c_preamb_func[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][5]~regout\);

-- Location: LCCOMB_X17_Y12_N18
\ADC_Manager1|Selector392~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector392~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][5]~regout\,
	combout => \ADC_Manager1|Selector392~0_combout\);

-- Location: LCFF_X17_Y12_N19
\ADC_Manager1|c_long_func_input[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector392~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][5]~regout\);

-- Location: LCCOMB_X17_Y12_N8
\ADC_Manager1|c_preamb_func[48][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[48][6]~feeder_combout\);

-- Location: LCFF_X17_Y12_N9
\ADC_Manager1|c_preamb_func[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][6]~regout\);

-- Location: LCCOMB_X17_Y12_N4
\ADC_Manager1|Selector391~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector391~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[48][6]~regout\,
	combout => \ADC_Manager1|Selector391~0_combout\);

-- Location: LCFF_X17_Y12_N5
\ADC_Manager1|c_long_func_input[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector391~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][6]~regout\);

-- Location: LCCOMB_X17_Y12_N2
\ADC_Manager1|c_preamb_func[48][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_preamb_func[48][7]~feeder_combout\);

-- Location: LCFF_X17_Y12_N3
\ADC_Manager1|c_preamb_func[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][7]~regout\);

-- Location: LCCOMB_X17_Y12_N10
\ADC_Manager1|Selector390~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector390~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][7]~regout\,
	combout => \ADC_Manager1|Selector390~0_combout\);

-- Location: LCFF_X17_Y12_N11
\ADC_Manager1|c_long_func_input[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector390~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][7]~regout\);

-- Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(0));

-- Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(1));

-- Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(2));

-- Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(3));

-- Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(4));

-- Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(5));

-- Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clock_divider1|clock_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SYNC);

-- Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_Controller_1|uart_tx_1|TX~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX);

-- Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(0));

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(1));

-- Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(2));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(3));

-- Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(4));

-- Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(5));

-- Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(6));

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(7));

-- Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(8));

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(9));

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(10));

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(11));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(12));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(13));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(14));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(15));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(16));

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(17));

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(18));

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(19));

-- Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(0));

-- Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(1));

-- Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(2));

-- Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(3));

-- Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(4));

-- Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(5));

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(6));

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(7));

-- Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(8));

-- Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(9));

-- Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(10));

-- Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(11));

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(12));

-- Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(13));

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(14));

-- Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(15));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(16));

-- Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(17));

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(18));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(19));
END structure;


