INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/encoder/encoder.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/encoder/encoder.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
