// Seed: 272829652
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  tri0  id_5,
    output tri   id_6
);
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5
);
  rnmos (id_4, 1, id_5, 1, id_3, id_5);
  module_0(
      id_3, id_0, id_3, id_1, id_0, id_2, id_3
  );
  wire id_7;
  assign id_3 = id_2;
endmodule
