<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › pci › pci-sh5.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci-sh5.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2001 David J. Mckay (david.mckay@st.com)</span>
<span class="cm"> * Copyright (C) 2003, 2004 Paul Mundt</span>
<span class="cm"> * Copyright (C) 2004 Richard Curnow</span>
<span class="cm"> *</span>
<span class="cm"> * May be copied or modified under the terms of the GNU General Public</span>
<span class="cm"> * License.  See linux/COPYING for more information.</span>
<span class="cm"> *</span>
<span class="cm"> * Support functions for the SH5 PCI hardware.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/rwsem.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;cpu/irq.h&gt;</span>
<span class="cp">#include &lt;asm/pci.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &quot;pci-sh5.h&quot;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pcicr_virt</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">PCI_IO_AREA</span><span class="p">;</span>

<span class="cm">/* Rounds a number UP to the nearest power of two. Used for</span>
<span class="cm"> * sizing the PCI window.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">__init</span> <span class="nf">r2p2</span><span class="p">(</span><span class="n">u32</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">num</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">i</span><span class="o">--</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">;</span>
	<span class="cm">/* If the original number isn&#39;t a power of 2, round it up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="n">num</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pcish5_err_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">get_irq_regs</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="n">pci_int</span><span class="p">,</span> <span class="n">pci_air</span><span class="p">,</span> <span class="n">pci_cir</span><span class="p">,</span> <span class="n">pci_aint</span><span class="p">;</span>

	<span class="n">pci_int</span> <span class="o">=</span> <span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">INT</span><span class="p">);</span>
	<span class="n">pci_cir</span> <span class="o">=</span> <span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">CIR</span><span class="p">);</span>
	<span class="n">pci_air</span> <span class="o">=</span> <span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">AIR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_int</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI INTERRUPT (at %08llx)!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI INT -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_int</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI AIR -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_air</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI CIR -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_cir</span><span class="p">);</span>
		<span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">INT</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pci_aint</span> <span class="o">=</span> <span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">AINT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_aint</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI ARB INTERRUPT!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI AINT -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_aint</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI AIR -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_air</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI CIR -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_cir</span><span class="p">);</span>
		<span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">AINT</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pcish5_serr_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;SERR IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh5_pci_resources</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_channel</span> <span class="n">sh5pci_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh5_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">sh5_pci_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh5_pci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mem_offset</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_offset</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh5pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memStart</span> <span class="o">=</span> <span class="n">__pa</span><span class="p">(</span><span class="n">memory_start</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memSize</span> <span class="o">=</span> <span class="n">__pa</span><span class="p">(</span><span class="n">memory_end</span><span class="p">)</span> <span class="o">-</span> <span class="n">memStart</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lsr0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uval</span><span class="p">;</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">IRQ_ERR</span><span class="p">,</span> <span class="n">pcish5_err_irq</span><span class="p">,</span>
                        <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;PCI Error&quot;</span><span class="p">,</span><span class="nb">NULL</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCISH5: Cannot hook PCI_PERR interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
        <span class="p">}</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">IRQ_SERR</span><span class="p">,</span> <span class="n">pcish5_serr_irq</span><span class="p">,</span>
                        <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;PCI SERR interrupt&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCISH5: Cannot hook PCI_SERR interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
        <span class="p">}</span>

	<span class="n">pcicr_virt</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">SH5PCI_ICR_BASE</span><span class="p">,</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pcicr_virt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to remap PCICR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">PCI_IO_AREA</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">SH5PCI_IO_BASE</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">PCI_IO_AREA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to remap PCIIO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear snoop registers */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CSCR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CSCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

        <span class="cm">/* Switch off interrupts */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">INTM</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">AINTM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">PINTM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

        <span class="cm">/* Set bus active, take it out of reset */</span>
        <span class="n">uval</span> <span class="o">=</span> <span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">CR</span><span class="p">);</span>

	<span class="cm">/* Set command Register */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CR</span><span class="p">,</span> <span class="n">uval</span> <span class="o">|</span> <span class="n">CR_LOCK_MASK</span> <span class="o">|</span> <span class="n">CR_CFINT</span><span class="o">|</span> <span class="n">CR_FTO</span> <span class="o">|</span> <span class="n">CR_PFE</span> <span class="o">|</span>
		     <span class="n">CR_PFCS</span> <span class="o">|</span> <span class="n">CR_BMAM</span><span class="p">);</span>

	<span class="n">uval</span><span class="o">=</span><span class="n">SH5PCI_READ</span><span class="p">(</span><span class="n">CR</span><span class="p">);</span>

        <span class="cm">/* Allow it to be a master */</span>
	<span class="cm">/* NB - WE DISABLE I/O ACCESS to stop overlap */</span>
        <span class="cm">/* set WAIT bit to enable stepping, an attempt to improve stability */</span>
	<span class="n">SH5PCI_WRITE_SHORT</span><span class="p">(</span><span class="n">CSR_CMD</span><span class="p">,</span>
			    <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span>
			    <span class="n">PCI_COMMAND_WAIT</span><span class="p">);</span>

        <span class="cm">/*</span>
<span class="cm">        ** Set translation mapping memory in order to convert the address</span>
<span class="cm">        ** used for the main bus, to the PCI internal address.</span>
<span class="cm">        */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">MBR</span><span class="p">,</span><span class="mh">0x40000000</span><span class="p">);</span>

        <span class="cm">/* Always set the max size 512M */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">MBMR</span><span class="p">,</span> <span class="n">PCISH5_MEM_SIZCONV</span><span class="p">(</span><span class="mi">512</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">));</span>

        <span class="cm">/*</span>
<span class="cm">        ** I/O addresses are mapped at internal PCI specific address</span>
<span class="cm">        ** as is described into the configuration bridge table.</span>
<span class="cm">        ** These are changed to 0, to allow cards that have legacy</span>
<span class="cm">        ** io such as vga to function correctly. We set the SH5 IOBAR to</span>
<span class="cm">        ** 256K, which is a bit big as we can only have 64K of address space</span>
<span class="cm">        */</span>

        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">IOBR</span><span class="p">,</span><span class="mh">0x0</span><span class="p">);</span>

        <span class="cm">/* Set up a 256K window. Totally pointless waste  of address space */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">IOBMR</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* The SH5 has a HUGE 256K I/O region, which breaks the PCI spec.</span>
<span class="cm">	 * Ideally, we would want to map the I/O region somewhere, but it</span>
<span class="cm">	 * is so big this is not that easy!</span>
<span class="cm">         */</span>
	<span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CSR_IBAR0</span><span class="p">,</span><span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Set memory size value */</span>
        <span class="n">memSize</span> <span class="o">=</span> <span class="n">memory_end</span> <span class="o">-</span> <span class="n">memory_start</span><span class="p">;</span>

	<span class="cm">/* Now we set up the mbars so the PCI bus can see the memory of</span>
<span class="cm">	 * the machine */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">memSize</span> <span class="o">&lt;</span> <span class="p">(</span><span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">))</span> <span class="p">{</span>
                <span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCISH5: Ridiculous memory size of 0x%lx?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">memSize</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
        <span class="p">}</span>

        <span class="cm">/* Set LSR 0 */</span>
        <span class="n">lsr0</span> <span class="o">=</span> <span class="p">(</span><span class="n">memSize</span> <span class="o">&gt;</span> <span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">))</span> <span class="o">?</span> <span class="mh">0x1ff00001</span> <span class="o">:</span>
		<span class="p">((</span><span class="n">r2p2</span><span class="p">(</span><span class="n">memSize</span><span class="p">)</span> <span class="o">-</span> <span class="mh">0x100000</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">LSR0</span><span class="p">,</span> <span class="n">lsr0</span><span class="p">);</span>

        <span class="cm">/* Set MBAR 0 */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CSR_MBAR0</span><span class="p">,</span> <span class="n">memory_start</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">LAR0</span><span class="p">,</span> <span class="n">memory_start</span><span class="p">);</span>

        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">CSR_MBAR1</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">LAR1</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">LSR1</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>

        <span class="cm">/* Enable the PCI interrupts on the device */</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">INTM</span><span class="p">,</span>  <span class="o">~</span><span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">AINTM</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">);</span>
        <span class="n">SH5PCI_WRITE</span><span class="p">(</span><span class="n">PINTM</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">sh5_pci_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">PCI_IO_AREA</span><span class="p">;</span>
	<span class="n">sh5_pci_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">PCI_IO_AREA</span> <span class="o">+</span> <span class="mh">0x10000</span><span class="p">;</span>

	<span class="n">sh5_pci_resources</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">memStart</span><span class="p">;</span>
	<span class="n">sh5_pci_resources</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">memStart</span> <span class="o">+</span> <span class="n">memSize</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh5pci_controller</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh5pci_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
