/home/jazouani/llvm/build/Release+Asserts/bin/llc < /home/jazouani/llvm/llvm-3.2/test/CodeGen/X86/vector-gep.ll -march=x86 -mcpu=corei7-avx | /home/jazouani/llvm/build/Release+Asserts/bin/FileCheck /home/jazouani/llvm/llvm-3.2/test/CodeGen/X86/vector-gep.ll &&
/home/jazouani/llvm/build/Release+Asserts/bin/opt -instsimplify /home/jazouani/llvm/llvm-3.2/test/CodeGen/X86/vector-gep.ll -disable-output
