Fitter Retime Stage Report for bts_xcvr
Tue Oct 28 13:02:45 2025
Quartus Prime Version 24.2.0 Build 40 06/27/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Clock Domain altera_reserved_tck
  6. Critical Chain Summary for Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13
  7. Critical Chain Summary for Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15
  8. Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
  9. Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
 10. Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
 11. Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11 (Meets timing requirements: No further analysis performed.)
 12. Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8 (Meets timing requirements: No further analysis performed.)
 13. Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9 (Meets timing requirements: No further analysis performed.)
 14. Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
 15. Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
 16. Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10 (Meets timing requirements: No further analysis performed.)
 17. Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
 18. Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
 19. Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
 20. Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11 (Meets timing requirements: No further analysis performed.)
 21. Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
 22. Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10 (Meets timing requirements: No further analysis performed.)
 23. Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9 (Meets timing requirements: No further analysis performed.)
 24. Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
 25. Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
 26. Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8 (Meets timing requirements: No further analysis performed.)
 27. Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
 28. Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
 29. Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
 30. Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
 31. Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
 32. Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
 33. Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
 34. Clock Domain iopll_u0|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
 35. Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 36. Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 37. Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 38. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 39. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 40. Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 41. Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 42. Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 43. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 44. Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 45. Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 46. Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 47. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 48. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 49. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 50. Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 51. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 52. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 53. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 54. Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 55. Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 56. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 57. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 58. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 59. Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 60. Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 61. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 62. Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 63. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 64. Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 65. Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 66. Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 67. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 68. Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 69. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 70. Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 71. Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 72. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 73. Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 74. Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 75. Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 76. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 77. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 78. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 79. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 80. Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 81. Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 82. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 83. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 84. Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 85. Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 86. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 87. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 88. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 89. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 90. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 91. Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 92. Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 93. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 94. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 95. Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 96. Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 97. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 98. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
 99. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
100. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
101. Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
102. Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
103. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
104. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
105. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
106. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
107. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
108. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
109. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
110. Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
111. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
112. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
113. Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
114. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
115. Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
116. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
117. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
118. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
119. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
120. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
121. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
122. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
123. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
124. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
125. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
126. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
127. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
128. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
129. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
130. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
131. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
132. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
133. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
134. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
135. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
136. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
137. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
138. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
139. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
140. Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
141. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
142. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
143. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
144. Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
145. Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
146. Clock Domain iopll_u0|iopll_0_outclk1 (Meets timing requirements: No further analysis performed.)
147. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Reset Sequence Requirement                                                                                                          ;
+-------------------------------------------------------------------------------------------------------+-----------------------------+
; Clock Name                                                                                            ; Number of additional cycles ;
+-------------------------------------------------------------------------------------------------------+-----------------------------+
; internal_clk                                                                                          ; 0                           ;
; iopll_u0|iopll_0_refclk                                                                               ; 0                           ;
; iopll_u0|iopll_0_n_cnt_clk                                                                            ; 0                           ;
; iopll_u0|iopll_0_m_cnt_clk                                                                            ; 0                           ;
; iopll_u0|iopll_0_outclk0                                                                              ; 0                           ;
; iopll_u0|iopll_0_outclk1                                                                              ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch15                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch15                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch14                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch14                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13                                ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch13                      ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch13                      ; 0                           ;
; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13                                ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12                                ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch12                      ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12                      ; 0                           ;
; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12                                ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch13                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch13                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch12                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch11                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch11                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch11                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch10                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch10                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch10                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9                                  ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch9                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch9                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch9                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9                                  ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8                                  ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch8                         ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch8                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch8                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8                                  ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch15                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch15                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch15                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pld_pcs_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pma_aib_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14                                 ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_ref|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_pld_pcs_clk_reg|ch14                        ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_transfer_clk_ref|ch14                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch14                       ; 0                           ;
; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14                                 ; 0                           ;
; refclk_fgt13Ach4_p                                                                                    ; 0                           ;
; refclk_fgt13Cch4_p                                                                                    ; 0                           ;
; altera_reserved_tck                                                                                   ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                           ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                           ; 0                           ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch6.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch18.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch1.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch7.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch19.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch2.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch3.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch9_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch9.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch10_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch10.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch5.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch11_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch11.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch17.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch6.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch18.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch1.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch7.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch13_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch13.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch12_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch12.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch19.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch2.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch14_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch14.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch13_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch13.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch3.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch15_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch15.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch14_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch14.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch5.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch15_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch15.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch17.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch12_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch12.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch13_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch13.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch14_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch14.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch15_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch15.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch6.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch18.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch1.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch7.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch19.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch2.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch3.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch9_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch9.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch10_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch10.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch5.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch11_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch11.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch17.reg                  ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg                    ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg                   ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5.reg                ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23.reg               ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4.reg            ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16.reg           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref           ; 0                           ;
; dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22.reg           ; 0                           ;
; altera_int_osc_clk                                                                                    ; 0                           ;
+-------------------------------------------------------------------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer                                                                                                                                                                    ; Limiting Reason                                           ; Recommendation                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Domain altera_reserved_tck                                                                                                                                                  ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path.                                              ;
;                                                                                                                                                                                   ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.                                                  ;
;                                                                                                                                                                                   ;                                                           ;    Increased clock speed may be possible through other optimization techniques.                                                   ;
; Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13                                                                                               ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15                                                                                                ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8                                                                                                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9                                                                                                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12                                                                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12                                                                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9                                                                                                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13                                                                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8                                                                                                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14                                                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]                                                                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain altera_int_osc_clk                                                                                                                                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain iopll_u0|iopll_0_outclk0                                                                                                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                                                                                          ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                                                                                          ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                                                                                          ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                                                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                                                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                                                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk     ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk      ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk      ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk        ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk        ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk      ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain iopll_u0|iopll_0_outclk1                                                                                                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Clock Domain altera_reserved_tck
===============================================================================
+-------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                  ;
+-------------------------------------------------------------------------------------+
; Recommendation                                                                      ;
+-------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                        ;
;                                                                                     ;
; The source or destination register is involved in a cross-partition transfer        ;
;    and so Hyper-Registers on the routing path cannot be used and are not displayed  ;
;    on the critical chain. Consider duplicating the register to isolate the critical ;
;    path from the cross-partition transfer.                                          ;
;                                                                                     ;
; Retiming Restriction: Boundary Port Restriction                                     ;
;  Unable to retime across boundary ports:                                            ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi              ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo              ;
;                                                                                     ;
; Retiming Restriction: Cross Partition Transfer Restriction                          ;
;  Unable to retime across nodes involved in cross-partition transfers:               ;
;    altera_reserved_tdi~input                                                        ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                   ;
;    altera_reserved_tdo~output                                                       ;
+-------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                    ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Path Info            ; Register ; Register ID ; Element                                                                   ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdi                                                       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|i                                               ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|o                                               ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi       ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdi        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|i                                              ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|o                                              ;
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdo                                                       ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                               ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                                 ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                                ;
;   or remove retiming restrictions                                                                                                                                                                                                                                                             ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                       ;
;                                                                                                                                                                                                                                                                                               ;
; Retiming Restrictions at Register #1:                                                                                                                                                                                                                                                         ;
;  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]                                                                                                                                                           ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                               ;
; Add additional pipeline stages at Register #2:                                                                                                                                                                                                                                                ;
;  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                                                                                                          ;
;  Add additional pipeline stages along these paths BEFORE the destinations                                                                                                                                                                                                                     ;
;   from bus q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[8:0] to bus q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[63:0] ;
;                                                                                                                                                                                                                                                                                               ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                                                                                                              ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                                                                                                            ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                                                                                                                        ;
;   q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                                                                                                         ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                            ;
;                                                                                                                                                                                                                                                                                               ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                                  ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/domain-boundary-entry-and-domain-boundary.html'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                 ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                     ; Register ID ; Element                                                                                                                                                                                            ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register                 ; #1          ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]                                                                 ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]|q                                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~LAB_RE_X362_Y75_N0_I99                                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~R6_X357_Y75_N0_I4                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~C1_X356_Y75_N0_I8                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~C1_X356_Y76_N0_I8                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~LOCAL_INTERCONNECT_X356_Y77_N0_I19                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~BLOCK_INPUT_MUX_PASSTHROUGH_X356_Y77_N0_I5                      ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|buffered_data[9]~LAB_RE_X356_Y77_N0_I4                                           ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12|datab                                                            ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12|combout                                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_LAB_RE_X356_Y77_N0_I91                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_R0_X356_Y77_N0_I4                                               ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_C4_X356_Y73_N0_I13                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_R2_X357_Y73_N0_I6                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_C1_X358_Y73_N0_I14                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_LOCAL_INTERCONNECT_X358_Y74_N0_I33                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_BLOCK_INPUT_MUX_PASSTHROUGH_X358_Y74_N0_I39                     ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~12~_LAB_RE_X358_Y74_N0_I33                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16|datad                                                            ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16|combout                                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LAB_RE_X358_Y74_N0_I138                                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_C1_X358_Y74_N0_I14                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_C1_X358_Y75_N0_I14                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_R1_X359_Y76_N0_I14                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LOCAL_INTERCONNECT_X359_Y76_N0_I37                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_BLOCK_INPUT_MUX_PASSTHROUGH_X359_Y76_N0_I53                     ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LAB_RE_X359_Y76_N0_I52                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7|datab                                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7|combout                                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~cw_la_lab/lab_lut5outb[1]                                           ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LAB_RE_X359_Y76_N0_I140                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~C1_X359_Y75_N0_I27                                                  ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~R0_X359_Y75_N0_I50                                                  ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~R0_X359_Y75_N0_I14                                                  ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LOCAL_INTERCONNECT_X359_Y75_N0_I30                                  ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~BLOCK_INPUT_MUX_PASSTHROUGH_X359_Y75_N0_I35                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LAB_RE_X359_Y75_N0_I39                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn|datae                                                           ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn|combout                                                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~cw_la_lab/laboutt[19]                                           ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LAB_RE_X359_Y75_N0_I108                                        ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_R1_X360_Y75_N0_I16                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_R2_X361_Y75_N0_I8                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_C1_X362_Y74_N0_I17                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LOCAL_INTERCONNECT_X362_Y74_N0_I38                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X362_Y74_N0_I82                    ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LAB_RE_X362_Y74_N0_I80                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]~xtophalf/xale3/xcw_la_le_regctrl/xcw_la_le_regctrl_reg/nce_out ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]|ena                                                            ;
; Domain Boundary Exit ; REG (Metastability required) ; #2          ; q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                ;
+----------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                               ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                              ;
;   or remove retiming restrictions                                                                                                                                                                                                                                                           ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                     ;
;                                                                                                                                                                                                                                                                                             ;
; Retiming Restrictions at Register #1:                                                                                                                                                                                                                                                       ;
;  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]                                                                                                                                                         ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                                                      ;
;   Node has an SDC exception (such as false-path or multicycle)                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                             ;
; Add additional pipeline stages at Register #2:                                                                                                                                                                                                                                              ;
;  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                                                                                                         ;
;  Add additional pipeline stages along these paths BEFORE the destinations                                                                                                                                                                                                                   ;
;   from bus q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|pattern_select[8:0] to bus q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[63:0] ;
;                                                                                                                                                                                                                                                                                             ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                                                                                                            ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                                                                                                          ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                                                                                                                      ;
;   q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]                                                                                                                                                        ;
;   q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                                                                                                        ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                          ;
;                                                                                                                                                                                                                                                                                             ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                                ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/domain-boundary-entry-and-domain-boundary.html'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                ;
+----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                     ; Register ID ; Element                                                                                                                                                                                           ;
+----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; REG (Metastability required) ; #1          ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]                                                                ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]|q                                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~LAB_RE_X357_Y62_N0_I109                                        ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~C1_X357_Y61_N0_I21                                             ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~R4_X358_Y61_N0_I15                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~R0_X361_Y61_N0_I41                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~R0_X361_Y61_N0_I24                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~LOCAL_INTERCONNECT_X361_Y61_N0_I10                             ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~BLOCK_INPUT_MUX_PASSTHROUGH_X361_Y61_N0_I7                     ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[17]~LAB_RE_X361_Y61_N0_I1                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10|datad                                                            ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10|combout                                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_LAB_RE_X361_Y61_N0_I134                                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_C1_X361_Y60_N0_I1                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_R2_X362_Y60_N0_I0                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_LOCAL_INTERCONNECT_X363_Y60_N0_I3                               ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_BLOCK_INPUT_MUX_PASSTHROUGH_X363_Y60_N0_I48                     ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~10~_LAB_RE_X363_Y60_N0_I50                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16|datac                                                            ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16|combout                                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LAB_RE_X363_Y60_N0_I145                                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_C1_X363_Y60_N0_I22                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_C1_X363_Y61_N0_I22                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_R1_X363_Y62_N0_I23                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_R2_X361_Y62_N0_I11                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_R1_X360_Y62_N0_I23                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LOCAL_INTERCONNECT_X359_Y62_N0_I56                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_BLOCK_INPUT_MUX_PASSTHROUGH_X359_Y62_N0_I13                     ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~16~_LAB_RE_X359_Y62_N0_I12                                          ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7|datab                                                               ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7|combout                                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~cw_la_lab/laboutt[7]                                                ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LAB_RE_X359_Y62_N0_I96                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LOCAL_INTERCONNECT_X359_Y62_N0_I17                                  ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~BLOCK_INPUT_MUX_PASSTHROUGH_X359_Y62_N0_I45                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reduce_nor_7~LAB_RE_X359_Y62_N0_I44                                              ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn|datab                                                           ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn|combout                                                         ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~cw_la_lab/laboutb[2]                                            ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LAB_RE_X359_Y62_N0_I111                                        ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_R0_X359_Y62_N0_I39                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_R1_X360_Y62_N0_I32                                             ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_R6_X361_Y62_N0_I15                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_C1_X366_Y62_N0_I28                                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LOCAL_INTERCONNECT_X366_Y63_N0_I59                             ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X366_Y63_N0_I82                    ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|Select_74~33xsyn~_LAB_RE_X366_Y63_N0_I80                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]~xtophalf/xale1/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out ;
; Long Path (Critical) ;                              ;             ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]|ena                                                            ;
; Domain Boundary Exit ; REG (Metastability required) ; #2          ; q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|expected_data[58]                                                                ;
+----------------------+------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2] (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain iopll_u0|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_clkout|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from altera_int_osc_clk to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_clkout|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|rx_clkout|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|rx_clkout|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch12 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|rx_clkout|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|rx_clkout|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|rx_clkout|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|rx_clkout|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|rx_transfer_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch8 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch15 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch9 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch14 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch13 to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch11 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_pma_aib_clk_reg|ch10 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from dummy_bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3.reg to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from iopll_u0|iopll_0_outclk1 to bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain iopll_u0|iopll_0_outclk1 (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.2.0 Build 40 06/27/2024 SC Pro Edition
    Info: Processing started: Tue Oct 28 12:46:39 2025
    Info: System process ID: 1268
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off bts_xcvr -c bts_xcvr
Info: qfit2_default_script.tcl version: #1
Info: Project  = bts_xcvr
Info: Revision = bts_xcvr
Info (17966): Starting Hyper-Retimer operations.
Info (18914): The Hyper-Retimer was unable to optimize the design due to retiming restrictions. Run Fast Forward Timing Closure Recommendations to see step-by-step suggestions for design changes and show the estimated performance improvement from making these changes.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:19
Info: Following instance found in the design -  q_sys_u0|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_0|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_1|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_10|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_11|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_2|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_3|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_4|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_5|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_6|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_7|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_8|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_001|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*
Info: Following instance found in the design -  q_sys_u0|ftile_xcvr_test_9|rst_controller_003|*
Info: Following instance found in the design -  q_sys_u0|rst_controller|*
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*


