`timescale 1ps / 1 ps `default_nettype id_1
module module_0;
  id_1 id_2 (
      .id_3(id_4),
      .id_3(id_3)
  );
  logic id_5 (
      1,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_2
  );
  logic [id_2 : id_3] id_6;
endmodule
