# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {Dcache_tb_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.Dcache_tb xil_defaultlib.glbl 
# Start time: 11:23:58 on Aug 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Dcache_tb(fast)
# Loading work.Dcache(fast)
# Loading work.cArbMerge2_6b(fast)
# Loading work.cPmtFifo1(fast)
# Loading work.sender(fast)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT1(fast__1)
# Loading work.pmtRelay(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.FDPE(fast)
# Loading work.receiver(fast)
# Loading work.delay1Unit(fast)
# Loading work.delay1U(fast)
# Loading work.contTap(fast)
# Loading work.delay2U(fast)
# Loading work.cFifo1(fast)
# Loading work.relay(fast)
# Loading work.cMutexMerge6_outpmt_6b(fast)
# Loading work.cPmtFifo2(fast)
# Loading work.Dcache_bank_dataSram0(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast)
# Loading work.Dcache_bank_dataSram1(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast__1)
# Loading work.Dcache_bank_tagSRAM(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast__2)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast__2)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast__2)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast__3)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast__1)
# Loading work.Dcache_D_V_buffer(fast)
# Loading work.cSelector6(fast)
# Loading work.dcache_plru_evict(fast)
# Loading work.dcache_tag_compare(fast)
# Loading work.cSelector5_fire2(fast)
# Loading work.Dcache_plru_buffer(fast)
# Loading work.cMutexMerge2_1b(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module Dcache_tb.u_Dcache.u_Dcache_bank_dataSram0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module Dcache_tb.u_Dcache.u_Dcache_bank_dataSram1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module Dcache_tb.u_Dcache.u_Dcache_bank_tagSRAM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Note: $stop    : ../../../../memory_system.srcs/sim_1/new/Dcache_tb.v(249)
#    Time: 500 ns  Iteration: 0  Instance: /Dcache_tb
# Break in Module Dcache_tb at ../../../../memory_system.srcs/sim_1/new/Dcache_tb.v line 249
# End time: 11:24:27 on Aug 03,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
