InputFile	TotalNodes	#TaskNodes	#MessageNodes	#Processors	#Buses	CCR	Deadline	OptimalScheduleLength	ExecutionTime(second)

./inputFiles/input_graph4_ccr_0.25_deadline_100_processor_2_bus_1.txt	25	10	15	2	1	0.276	57	57.0	10.5084
./inputFiles/input_graph4_ccr_0.25_deadline_100_processor_2_bus_2.txt	25	10	15	2	2	0.25	57	57.0	11.0015
./inputFiles/input_graph4_ccr_0.25_deadline_100_processor_4_bus_1.txt	25	10	15	4	1	0.277	42	42.0	138.7408
./inputFiles/input_graph4_ccr_0.25_deadline_100_processor_4_bus_2.txt	25	10	15	4	2	0.251	37	37.0	1.5933
./inputFiles/input_graph4_ccr_0.25_deadline_110_processor_2_bus_1.txt	25	10	15	2	1	0.276	63	57.0	41.6174
./inputFiles/input_graph4_ccr_0.25_deadline_110_processor_2_bus_2.txt	25	10	15	2	2	0.25	63	57.0	48.4801
./inputFiles/input_graph4_ccr_0.25_deadline_110_processor_4_bus_1.txt	25	10	15	4	1	0.277	46	42.0	173.8125
./inputFiles/input_graph4_ccr_0.25_deadline_110_processor_4_bus_2.txt	25	10	15	4	2	0.251	41	37.0	11.4779
./inputFiles/input_graph4_ccr_0.25_deadline_120_processor_2_bus_1.txt	25	10	15	2	1	0.276	68	57.0	116.6487
./inputFiles/input_graph4_ccr_0.25_deadline_120_processor_2_bus_2.txt	25	10	15	2	2	0.25	68	57.0	47.8311
./inputFiles/input_graph4_ccr_0.25_deadline_120_processor_4_bus_1.txt	25	10	15	4	1	0.277	50	42.0	309.9259
./inputFiles/input_graph4_ccr_0.25_deadline_120_processor_4_bus_2.txt	25	10	15	4	2	0.251	44	37.0	23.9414
./inputFiles/input_graph4_ccr_0.5_deadline_100_processor_2_bus_1.txt	25	10	15	2	1	0.52	55	55.0	41.8138
./inputFiles/input_graph4_ccr_0.5_deadline_100_processor_2_bus_2.txt	25	10	15	2	2	0.496	54	54.0	21.9583
./inputFiles/input_graph4_ccr_0.5_deadline_100_processor_4_bus_1.txt	25	10	15	4	1	0.525	45	45.0	46.2131
./inputFiles/input_graph4_ccr_0.5_deadline_100_processor_4_bus_2.txt	25	10	15	4	2	0.501	38	38.0	1.867
./inputFiles/input_graph4_ccr_0.5_deadline_110_processor_2_bus_1.txt	25	10	15	2	1	0.52	60	55.0	82.9697
./inputFiles/input_graph4_ccr_0.5_deadline_110_processor_2_bus_2.txt	25	10	15	2	2	0.496	59	54.0	45.8973
./inputFiles/input_graph4_ccr_0.5_deadline_110_processor_4_bus_1.txt	25	10	15	4	1	0.525	49	45.0	68.8767
./inputFiles/input_graph4_ccr_0.5_deadline_110_processor_4_bus_2.txt	25	10	15	4	2	0.501	42	38.0	6.554
./inputFiles/input_graph4_ccr_0.5_deadline_120_processor_2_bus_1.txt	25	10	15	2	1	0.52	66	55.0	204.6901
./inputFiles/input_graph4_ccr_0.5_deadline_120_processor_2_bus_2.txt	25	10	15	2	2	0.496	65	54.0	85.2129
./inputFiles/input_graph4_ccr_0.5_deadline_120_processor_4_bus_1.txt	25	10	15	4	1	0.525	54	45.0	165.1142
./inputFiles/input_graph4_ccr_0.5_deadline_120_processor_4_bus_2.txt	25	10	15	4	2	0.501	46	38.0	13.0067
./inputFiles/input_graph4_ccr_0.75_deadline_100_processor_2_bus_1.txt	25	10	15	2	1	0.796	58	58.0	505.0134
./inputFiles/input_graph4_ccr_0.75_deadline_100_processor_2_bus_2.txt	25	10	15	2	2	0.759	52	52.0	43.4975
./inputFiles/input_graph4_ccr_0.75_deadline_100_processor_4_bus_2.txt	25	10	15	4	2	0.753	45	45.0	255.55
./inputFiles/input_graph4_ccr_0.75_deadline_110_processor_2_bus_1.txt	25	10	15	2	1	0.796	64	58.0	582.1851
./inputFiles/input_graph4_ccr_0.75_deadline_110_processor_2_bus_2.txt	25	10	15	2	2	0.759	57	52.0	253.3312
./inputFiles/input_graph4_ccr_0.75_deadline_110_processor_4_bus_2.txt	25	10	15	4	2	0.753	49	45.0	246.4829
./inputFiles/input_graph4_ccr_0.75_deadline_120_processor_2_bus_1.txt	25	10	15	2	1	0.796	70	58.0	1075.6461
./inputFiles/input_graph4_ccr_0.75_deadline_120_processor_2_bus_2.txt	25	10	15	2	2	0.759	62	52.0	241.6919
./inputFiles/input_graph4_ccr_0.75_deadline_120_processor_4_bus_2.txt	25	10	15	4	2	0.753	54	45.0	124.2533
