# do {tcr_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ctpreadout.ip_user_files/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vcom -64 -93 -work xil_defaultlib ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/buffer_fifo.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/packer.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/prsg_tcr.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/tc_statemachine.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/top_tc_statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity buffer_fifo
# -- Compiling architecture Behavioral of buffer_fifo
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity prsg_tcr
# -- Compiling architecture Behavioral of prsg_tcr
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# ** Warning: ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/tc_statemachine.vhd(82): (vcom-1013) Initial value of "c_FEE_ID" depends on value of signal "sn".
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vcom -64 -2008 -work xil_defaultlib ../../../../Trigger_class_record/TCR_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Compiling entity tcr_tb
# -- Compiling architecture Behavioral of tcr_tb
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
