--
-- Definition of a single port ROM for KCPSM program defined by 2034_example_7.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2034_example_7.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2034_example_7.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 2034_example_7.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "0FFFC00160A2004000380030002800200018001000080000000060BB60526077";
attribute INIT_01 of ram_256_x_16 : label is  "0200024001180010060007088608870E8608870E8608870E8608870E50100FFF";
attribute INIT_02 of ram_256_x_16 : label is  "5432000054320100E100C0CC403202400201543200F05432010FA10080CC542A";
attribute INIT_03 of ram_256_x_16 : label is  "024882010128002000CD010C403C00330103543A020202480118001002400200";
attribute INIT_04 of ram_256_x_16 : label is  "01080000A1008001010800000830093889088808890E8808890E8808890E605E";
attribute INIT_05 of ram_256_x_16 : label is  "0E800F88400000A0009900A800D20090009800000080000000880024400F2180";
attribute INIT_06 of ram_256_x_16 : label is  "5467C001A97888705C6E8A088B0E8808890A0010080009000AA00BA80C900D98";
attribute INIT_07 of ram_256_x_16 : label is  "0301600120086001220401084000200800AE4000088009880E900F98E968C860";
attribute INIT_08 of ram_256_x_16 : label is  "607A4230220F02600910607A02002008602060774000547BC101200882000380";
attribute INIT_09 of ram_256_x_16 : label is  "60200610607A02500710607A02588B008A068B008A068B008A068B008A060810";
attribute INIT_0A of ram_256_x_16 : label is  "54ADC10160A80128400054A9C001000B40002008608020086080607740002008";
attribute INIT_0B of ram_256_x_16 : label is  "400054BCC40160B60414400054B7C30160B10314400054B2C20160AC02194000";
attribute INIT_0C of ram_256_x_16 : label is  "60860A300B380C0360860A200B280C0260860A100B180C0160860A000B080C00";
attribute INIT_0D of ram_256_x_16 : label is  "00000000000000000000000000000000000000000000000000000000C0010F00";
attribute INIT_0E of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_0F of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"0FFFC00160A2004000380030002800200018001000080000000060BB60526077",
               INIT_01 => X"0200024001180010060007088608870E8608870E8608870E8608870E50100FFF",
               INIT_02 => X"5432000054320100E100C0CC403202400201543200F05432010FA10080CC542A",
               INIT_03 => X"024882010128002000CD010C403C00330103543A020202480118001002400200",
               INIT_04 => X"01080000A1008001010800000830093889088808890E8808890E8808890E605E",
               INIT_05 => X"0E800F88400000A0009900A800D20090009800000080000000880024400F2180",
               INIT_06 => X"5467C001A97888705C6E8A088B0E8808890A0010080009000AA00BA80C900D98",
               INIT_07 => X"0301600120086001220401084000200800AE4000088009880E900F98E968C860",
               INIT_08 => X"607A4230220F02600910607A02002008602060774000547BC101200882000380",
               INIT_09 => X"60200610607A02500710607A02588B008A068B008A068B008A068B008A060810",
               INIT_0A => X"54ADC10160A80128400054A9C001000B40002008608020086080607740002008",
               INIT_0B => X"400054BCC40160B60414400054B7C30160B10314400054B2C20160AC02194000",
               INIT_0C => X"60860A300B380C0360860A200B280C0260860A100B180C0160860A000B080C00",
               INIT_0D => X"00000000000000000000000000000000000000000000000000000000C0010F00",
               INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2034_example_7.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

