# ShiftRegisterWithParallelLoad
Design Shift Register with parallel load 8bit and simulation by preSyn and postSyn

